Analysis & Synthesis report for SDRreceiver
Fri Sep 08 14:25:28 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 12. State Machine - |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 13. State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state
 14. State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state
 15. State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state
 16. State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state
 17. State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state
 18. State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst
 27. Source assignments for mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore
 28. Source assignments for mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated
 29. Source assignments for mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst
 30. Source assignments for mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore
 31. Source assignments for mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated
 32. Parameter Settings for User Entity Instance: mpll:u_mpll|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: serial_recv:u_serial_recv
 34. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst
 35. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst
 36. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 37. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 38. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
 39. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
 40. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13
 41. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18
 42. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19
 43. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13
 44. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13
 45. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
 46. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
 47. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15
 48. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_13
 49. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_14
 50. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component
 51. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1
 52. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14
 53. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component
 54. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2
 55. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14
 56. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component
 57. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3
 58. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component
 59. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4
 60. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component
 61. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5
 62. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component
 63. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6
 64. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component
 65. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7
 66. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component
 67. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8
 68. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component
 69. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9
 70. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component
 71. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10
 72. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
 73. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
 74. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst
 75. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 76. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 77. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
 78. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
 79. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13
 80. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18
 81. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19
 82. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13
 83. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13
 84. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
 85. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
 86. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15
 87. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_13
 88. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_14
 89. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component
 90. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1
 91. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14
 92. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component
 93. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2
 94. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14
 95. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component
 96. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3
 97. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component
 98. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4
 99. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component
100. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5
101. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component
102. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6
103. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component
104. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7
105. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component
106. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8
107. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component
108. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9
109. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component
110. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10
111. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
112. Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
113. Parameter Settings for Inferred Entity Instance: mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1
114. Parameter Settings for Inferred Entity Instance: mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0
115. altpll Parameter Settings by Entity Instance
116. altsyncram Parameter Settings by Entity Instance
117. lpm_mult Parameter Settings by Entity Instance
118. Port Connectivity Checks: "mDSP:u_mDSP|mfir:u_q_mfir"
119. Port Connectivity Checks: "mDSP:u_mDSP|mfir:u_i_mfir"
120. Port Connectivity Checks: "mDSP:u_mDSP|mcic:u_q_mcic"
121. Port Connectivity Checks: "mDSP:u_mDSP|mcic:u_i_mcic"
122. Port Connectivity Checks: "mDSP:u_mDSP|mnco:u_mnco"
123. Elapsed Time Per Partition
124. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 08 14:25:28 2017       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; SDRreceiver                                 ;
; Top-level Entity Name              ; SDRreceiver                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,834                                       ;
;     Total combinational functions  ; 2,351                                       ;
;     Dedicated logic registers      ; 4,729                                       ;
; Total registers                    ; 4729                                        ;
; Total pins                         ; 19                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 378                                         ;
; Embedded Multiplier 9-bit elements ; 48                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; SDRreceiver        ; SDRreceiver        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+---------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                        ; Library ;
+---------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; SDRreceiver.v                                                 ; yes             ; User Verilog HDL File                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v                                                 ;         ;
; mpll.v                                                        ; yes             ; User Wizard-Generated File             ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v                                                        ;         ;
; multiply.v                                                    ; yes             ; User Verilog HDL File                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v                                                    ;         ;
; mDSP.v                                                        ; yes             ; User Verilog HDL File                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v                                                        ;         ;
; mnco_st.v                                                     ; yes             ; User Verilog HDL File                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v                                                     ;         ;
; mnco.v                                                        ; yes             ; User Wizard-Generated File             ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco.v                                                        ;         ;
; mcic.v                                                        ; yes             ; User Wizard-Generated File             ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v                                                        ;         ;
; mcic_cic.vhd                                                  ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd                                                  ;         ;
; cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd                 ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd                 ;         ;
; cic-library/auk_dspip_differentiator_cic_131.vhd              ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;         ;
; cic-library/auk_dspip_downsample_cic_131.vhd                  ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd                  ;         ;
; cic-library/auk_dspip_integrator_cic_131.vhd                  ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;         ;
; cic-library/auk_dspip_math_pkg_cic_131.vhd                    ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_math_pkg_cic_131.vhd                    ;         ;
; cic-library/auk_dspip_lib_pkg_cic_131.vhd                     ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_lib_pkg_cic_131.vhd                     ;         ;
; cic-library/auk_dspip_delay_cic_131.vhd                       ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_delay_cic_131.vhd                       ;         ;
; cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd       ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd       ;         ;
; cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd     ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd     ;         ;
; cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd ;         ;
; cic-library/auk_dspip_roundsat_cic_131.vhd                    ; yes             ; Encrypted User VHDL File               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd                    ;         ;
; mfir.v                                                        ; yes             ; User Wizard-Generated File             ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v                                                        ; mfir    ;
; mfir/auk_dspip_math_pkg_hpfir.vhd                             ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_math_pkg_hpfir.vhd                             ; mfir    ;
; mfir/auk_dspip_lib_pkg_hpfir.vhd                              ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_lib_pkg_hpfir.vhd                              ; mfir    ;
; mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd          ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd          ; mfir    ;
; mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd                ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd                ; mfir    ;
; mfir/auk_dspip_avalon_streaming_source_hpfir.vhd              ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_source_hpfir.vhd              ; mfir    ;
; mfir/auk_dspip_roundsat_hpfir.vhd                             ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_roundsat_hpfir.vhd                             ; mfir    ;
; mfir/dspba_library_package.vhd                                ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library_package.vhd                                ; mfir    ;
; mfir/dspba_library.vhd                                        ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library.vhd                                        ; mfir    ;
; mfir/mfir_0002_rtl.vhd                                        ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd                                        ; mfir    ;
; mfir/mfir_0002_ast.vhd                                        ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd                                        ; mfir    ;
; mfir/mfir_0002.vhd                                            ; yes             ; User VHDL File                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd                                            ; mfir    ;
; serial_recv.v                                                 ; yes             ; User Verilog HDL File                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/serial_recv.v                                                 ;         ;
; serial_send.v                                                 ; yes             ; User Verilog HDL File                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/serial_send.v                                                 ;         ;
; altpll.tdf                                                    ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/altpll.tdf                                                      ;         ;
; aglobal131.inc                                                ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/aglobal131.inc                                                  ;         ;
; stratix_pll.inc                                               ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                                 ;         ;
; stratixii_pll.inc                                             ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                               ;         ;
; cycloneii_pll.inc                                             ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                               ;         ;
; db/mpll_altpll.v                                              ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v                                              ;         ;
; cord_init.v                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_init.v                                       ;         ;
; cord_fs.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_fs.v                                         ;         ;
; cord_seg_sel.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_seg_sel.v                                    ;         ;
; asj_altqmcpipe.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v                                  ;         ;
; lpm_add_sub.tdf                                               ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                 ;         ;
; addcore.inc                                                   ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/addcore.inc                                                     ;         ;
; look_add.inc                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/look_add.inc                                                    ;         ;
; bypassff.inc                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/bypassff.inc                                                    ;         ;
; altshift.inc                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/altshift.inc                                                    ;         ;
; alt_stratix_add_sub.inc                                       ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                         ;         ;
; db/add_sub_v4i.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_v4i.tdf                                            ;         ;
; asj_dxx_g.v                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx_g.v                                       ;         ;
; asj_dxx.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v                                         ;         ;
; db/add_sub_tth.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_tth.tdf                                            ;         ;
; asj_nco_apr_dxx.v                                             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_apr_dxx.v                                 ;         ;
; cordic_zxor_1p_lpm.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v                              ;         ;
; db/add_sub_nrg.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_nrg.tdf                                            ;         ;
; cordic_sxor_1p_lpm.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v                              ;         ;
; cordic_axor_1p_lpm.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v                              ;         ;
; db/add_sub_48h.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_48h.tdf                                            ;         ;
; cord_2c.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_2c.v                                         ;         ;
; asj_crd.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_crd.v                                         ;         ;
; dop_reg.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/dop_reg.v                                         ;         ;
; asj_nco_isdr.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v                                    ;         ;
; lpm_counter.tdf                                               ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                                                 ;         ;
; lpm_constant.inc                                              ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                                ;         ;
; lpm_decode.inc                                                ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;         ;
; lpm_add_sub.inc                                               ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;         ;
; cmpconst.inc                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/cmpconst.inc                                                    ;         ;
; lpm_compare.inc                                               ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;         ;
; lpm_counter.inc                                               ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;         ;
; dffeea.inc                                                    ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/dffeea.inc                                                      ;         ;
; alt_counter_stratix.inc                                       ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                                         ;         ;
; db/cntr_pri.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_pri.tdf                                               ;         ;
; scfifo.tdf                                                    ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf                                                      ;         ;
; a_regfifo.inc                                                 ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                                   ;         ;
; a_dpfifo.inc                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                                    ;         ;
; a_i2fifo.inc                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                                    ;         ;
; a_fffifo.inc                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                                    ;         ;
; a_f2fifo.inc                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                                    ;         ;
; db/scfifo_bhh1.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf                                            ;         ;
; db/a_dpfifo_4s81.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf                                          ;         ;
; db/altsyncram_msf1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf                                        ;         ;
; db/cmpr_gs8.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cmpr_gs8.tdf                                               ;         ;
; db/cntr_tnb.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_tnb.tdf                                               ;         ;
; db/cntr_ao7.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_ao7.tdf                                               ;         ;
; db/cntr_unb.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_unb.tdf                                               ;         ;
; db/add_sub_pvi.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_pvi.tdf                                            ;         ;
; db/add_sub_qvi.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_qvi.tdf                                            ;         ;
; db/add_sub_ivi.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_ivi.tdf                                            ;         ;
; db/add_sub_kvi.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_kvi.tdf                                            ;         ;
; db/add_sub_mvi.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_mvi.tdf                                            ;         ;
; a_regfifo.tdf                                                 ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/a_regfifo.tdf                                                   ;         ;
; db/add_sub_j0j.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_j0j.tdf                                            ;         ;
; db/add_sub_i0j.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_i0j.tdf                                            ;         ;
; db/add_sub_h0j.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_h0j.tdf                                            ;         ;
; db/add_sub_p0j.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_p0j.tdf                                            ;         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;         ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;         ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;         ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;         ;
; altrom.inc                                                    ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/altrom.inc                                                      ;         ;
; altram.inc                                                    ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/altram.inc                                                      ;         ;
; altdpram.inc                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/altdpram.inc                                                    ;         ;
; db/altsyncram_e2o3.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_e2o3.tdf                                        ;         ;
; lpm_mult.tdf                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                    ;         ;
; multcore.inc                                                  ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/multcore.inc                                                    ;         ;
; db/mult_4eu.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mult_4eu.tdf                                               ;         ;
; altshift_taps.tdf                                             ; yes             ; Megafunction                           ; d:/software/quartus/quartus/libraries/megafunctions/altshift_taps.tdf                                               ;         ;
; db/shift_taps_bkm.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_bkm.tdf                                         ;         ;
; db/altsyncram_s1b1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_s1b1.tdf                                        ;         ;
; db/cntr_pqf.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_pqf.tdf                                               ;         ;
; db/cmpr_rgc.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cmpr_rgc.tdf                                               ;         ;
; db/cntr_fah.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_fah.tdf                                               ;         ;
; db/shift_taps_0jm.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_0jm.tdf                                         ;         ;
; db/altsyncram_uua1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_uua1.tdf                                        ;         ;
; db/cntr_4pf.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_4pf.tdf                                               ;         ;
; db/cntr_r8h.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_r8h.tdf                                               ;         ;
; db/mult_l5t.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mult_l5t.tdf                                               ;         ;
+---------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,834       ;
;                                             ;             ;
; Total combinational functions               ; 2351        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 150         ;
;     -- 3 input functions                    ; 1678        ;
;     -- <=2 input functions                  ; 523         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 515         ;
;     -- arithmetic mode                      ; 1836        ;
;                                             ;             ;
; Total registers                             ; 4729        ;
;     -- Dedicated logic registers            ; 4729        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 19          ;
; Total memory bits                           ; 378         ;
; Embedded Multiplier 9-bit elements          ; 48          ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 4508        ;
; Total fan-out                               ; 23788       ;
; Average fan-out                             ; 3.29        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SDRreceiver                                                                          ; 2351 (0)          ; 4729 (0)     ; 378         ; 48           ; 0       ; 24        ; 19   ; 0            ; |SDRreceiver                                                                                                                                                                                                                   ; work         ;
;    |mDSP:u_mDSP|                                                                      ; 2211 (0)          ; 4514 (0)     ; 378         ; 48           ; 0       ; 24        ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP                                                                                                                                                                                                       ; work         ;
;       |mcic:u_i_mcic|                                                                 ; 390 (0)           ; 657 (0)      ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic                                                                                                                                                                                         ; work         ;
;          |mcic_cic:mcic_cic_inst|                                                     ; 390 (0)           ; 657 (0)      ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst                                                                                                                                                                  ; work         ;
;             |auk_dspip_avalon_streaming_controller_cic_131:aii_controller|            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller                                                                                                     ; work         ;
;             |auk_dspip_avalon_streaming_sink_cic_131:aii_sink|                        ; 30 (9)            ; 34 (18)      ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink                                                                                                                 ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                              ; 21 (0)            ; 16 (0)       ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                         ; work         ;
;                   |scfifo_bhh1:auto_generated|                                        ; 21 (2)            ; 16 (1)       ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated                                              ; work         ;
;                      |a_dpfifo_4s81:dpfifo|                                           ; 19 (11)           ; 15 (7)       ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo                         ; work         ;
;                         |altsyncram_msf1:FIFOram|                                     ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                                      ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                                             ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr         ; work         ;
;             |auk_dspip_avalon_streaming_source_cic_131:aii_source|                    ; 3 (3)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source                                                                                                             ; work         ;
;             |mcic_cic_core:cic_core|                                                  ; 355 (18)          ; 586 (14)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core                                                                                                                                           ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|          ; 22 (22)           ; 65 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 0 (0)             ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|          ; 21 (21)           ; 62 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 0 (0)             ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|          ; 20 (20)           ; 59 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 0 (0)             ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|          ; 19 (19)           ; 57 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 0 (0)             ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|          ; 19 (19)           ; 57 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 0 (0)             ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|               ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst                                                                                    ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_0|                  ; 56 (0)            ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 56 (56)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_1|                  ; 48 (0)            ; 48 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 48 (48)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_2|                  ; 40 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 40 (40)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_3|                  ; 33 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_4|                  ; 26 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 26 (26)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|                 ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding                                                                                      ; work         ;
;                |scfifo:in_fifo|                                                       ; 3 (0)             ; 45 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo                                                                                                                            ; work         ;
;                   |a_regfifo:subfifo|                                                 ; 3 (3)             ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo                                                                                                          ; work         ;
;       |mcic:u_q_mcic|                                                                 ; 390 (0)           ; 658 (0)      ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic                                                                                                                                                                                         ; work         ;
;          |mcic_cic:mcic_cic_inst|                                                     ; 390 (0)           ; 658 (0)      ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst                                                                                                                                                                  ; work         ;
;             |auk_dspip_avalon_streaming_controller_cic_131:aii_controller|            ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller                                                                                                     ; work         ;
;             |auk_dspip_avalon_streaming_sink_cic_131:aii_sink|                        ; 30 (9)            ; 34 (18)      ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink                                                                                                                 ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                              ; 21 (0)            ; 16 (0)       ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                         ; work         ;
;                   |scfifo_bhh1:auto_generated|                                        ; 21 (2)            ; 16 (1)       ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated                                              ; work         ;
;                      |a_dpfifo_4s81:dpfifo|                                           ; 19 (11)           ; 15 (7)       ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo                         ; work         ;
;                         |altsyncram_msf1:FIFOram|                                     ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                                      ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                                             ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr         ; work         ;
;             |auk_dspip_avalon_streaming_source_cic_131:aii_source|                    ; 3 (3)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source                                                                                                             ; work         ;
;             |mcic_cic_core:cic_core|                                                  ; 355 (18)          ; 586 (14)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core                                                                                                                                           ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|          ; 22 (22)           ; 65 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 0 (0)             ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|          ; 21 (21)           ; 62 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 0 (0)             ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|          ; 20 (20)           ; 59 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 0 (0)             ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|          ; 19 (19)           ; 57 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 0 (0)             ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|          ; 19 (19)           ; 57 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 0 (0)             ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|               ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst                                                                                    ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_0|                  ; 56 (0)            ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 56 (56)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_1|                  ; 48 (0)            ; 48 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 48 (48)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_2|                  ; 40 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 40 (40)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_3|                  ; 33 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_4|                  ; 26 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 26 (26)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|                 ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding                                                                                      ; work         ;
;                |scfifo:in_fifo|                                                       ; 3 (0)             ; 45 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo                                                                                                                            ; work         ;
;                   |a_regfifo:subfifo|                                                 ; 3 (3)             ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo                                                                                                          ; work         ;
;       |mfir:u_i_mfir|                                                                 ; 370 (0)           ; 1200 (0)     ; 64          ; 22           ; 0       ; 11        ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir                                                                                                                                                                                         ; mfir         ;
;          |mfir_0002:mfir_inst|                                                        ; 370 (0)           ; 1200 (0)     ; 64          ; 22           ; 0       ; 11        ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst                                                                                                                                                                     ; mfir         ;
;             |mfir_0002_ast:mfir_0002_ast_inst|                                        ; 370 (0)           ; 1200 (0)     ; 64          ; 22           ; 0       ; 11        ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst                                                                                                                                    ; mfir         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                     ; mfir         ;
;                |mfir_0002_rtl:hpfircore|                                              ; 370 (370)         ; 1168 (723)   ; 64          ; 22           ; 0       ; 11        ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore                                                                                                            ; mfir         ;
;                   |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                             ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                                                      ; work         ;
;                      |altsyncram_e2o3:auto_generated|                                 ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated                                       ; work         ;
;                   |dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13                                                               ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_13|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13                                                                       ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_18|                              ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18                                                                       ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_19|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19                                                                       ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_memread_q_13|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                       ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15                                                                   ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14                                                                   ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14                                                                   ; mfir         ;
;                   |dspba_delay:d_xIn_0_13|                                            ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13                                                                                     ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_compute|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                                              ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_memread|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                                              ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr10|                                ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10                                                                         ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr1|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr2|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr3|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr4|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr5|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr6|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr7|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr8|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr9|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9                                                                          ; mfir         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_10_component|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component                                                                ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated                                        ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_1_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_2_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_3_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_4_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_5_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_6_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_7_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_8_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_9_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated                                         ; work         ;
;       |mfir:u_q_mfir|                                                                 ; 352 (0)           ; 1168 (0)     ; 64          ; 22           ; 0       ; 11        ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir                                                                                                                                                                                         ; mfir         ;
;          |mfir_0002:mfir_inst|                                                        ; 352 (0)           ; 1168 (0)     ; 64          ; 22           ; 0       ; 11        ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst                                                                                                                                                                     ; mfir         ;
;             |mfir_0002_ast:mfir_0002_ast_inst|                                        ; 352 (0)           ; 1168 (0)     ; 64          ; 22           ; 0       ; 11        ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst                                                                                                                                    ; mfir         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                     ; mfir         ;
;                |mfir_0002_rtl:hpfircore|                                              ; 352 (352)         ; 1136 (704)   ; 64          ; 22           ; 0       ; 11        ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore                                                                                                            ; mfir         ;
;                   |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                             ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                                                      ; work         ;
;                      |altsyncram_e2o3:auto_generated|                                 ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated                                       ; work         ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15                                                                   ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14                                                                   ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14                                                                   ; mfir         ;
;                   |dspba_delay:d_xIn_0_13|                                            ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13                                                                                     ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr10|                                ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10                                                                         ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr1|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr2|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr3|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr4|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr5|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr6|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr7|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr8|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr9|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9                                                                          ; mfir         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_10_component|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component                                                                ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated                                        ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_1_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_2_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_3_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_4_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_5_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_6_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_7_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_8_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_9_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated                                         ; work         ;
;       |mnco:u_mnco|                                                                   ; 708 (0)           ; 777 (0)      ; 58          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco                                                                                                                                                                                           ; work         ;
;          |mnco_st:mnco_st_inst|                                                       ; 708 (0)           ; 777 (0)      ; 58          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst                                                                                                                                                                      ; work         ;
;             |asj_altqmcpipe:ux000|                                                    ; 32 (0)            ; 64 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000                                                                                                                                                 ; work         ;
;                |lpm_add_sub:acc|                                                      ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                 ; work         ;
;                   |add_sub_v4i:auto_generated|                                        ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated                                                                                                      ; work         ;
;             |asj_crd:ux005|                                                           ; 29 (29)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005                                                                                                                                                        ; work         ;
;             |asj_dxx:ux002|                                                           ; 37 (0)            ; 27 (1)       ; 58          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002                                                                                                                                                        ; work         ;
;                |altshift_taps:dxxpdo_rtl_0|                                           ; 18 (0)            ; 11 (0)       ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0                                                                                                                             ; work         ;
;                   |shift_taps_bkm:auto_generated|                                     ; 18 (0)            ; 11 (1)       ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated                                                                                               ; work         ;
;                      |altsyncram_s1b1:altsyncram2|                                    ; 0 (0)             ; 0 (0)        ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2                                                                   ; work         ;
;                      |cntr_fah:cntr3|                                                 ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_fah:cntr3                                                                                ; work         ;
;                      |cntr_pqf:cntr1|                                                 ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1                                                                                ; work         ;
;                         |cmpr_rgc:cmpr6|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|cmpr_rgc:cmpr6                                                                 ; work         ;
;                |altshift_taps:dxxpdo_rtl_1|                                           ; 4 (0)             ; 4 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1                                                                                                                             ; work         ;
;                   |shift_taps_0jm:auto_generated|                                     ; 4 (0)             ; 4 (1)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated                                                                                               ; work         ;
;                      |altsyncram_uua1:altsyncram2|                                    ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2                                                                   ; work         ;
;                      |cntr_4pf:cntr1|                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_4pf:cntr1                                                                                ; work         ;
;                      |cntr_r8h:cntr3|                                                 ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_r8h:cntr3                                                                                ; work         ;
;                |lpm_add_sub:ux014|                                                    ; 15 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                      ; work         ;
;                   |add_sub_tth:auto_generated|                                        ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated                                                                                                           ; work         ;
;             |asj_dxx_g:ux001|                                                         ; 16 (16)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001                                                                                                                                                      ; work         ;
;             |cord_2c:cordinv|                                                         ; 18 (18)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv                                                                                                                                                      ; work         ;
;             |cord_fs:cfs|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs                                                                                                                                                          ; work         ;
;             |cord_init:ci|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci                                                                                                                                                         ; work         ;
;             |cordic_axor_1p_lpm:u11|                                                  ; 27 (17)           ; 27 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u14|                                                  ; 26 (16)           ; 26 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u17|                                                  ; 25 (15)           ; 25 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u20|                                                  ; 24 (14)           ; 24 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u23|                                                  ; 23 (13)           ; 23 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u26|                                                  ; 22 (12)           ; 22 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u29|                                                  ; 21 (11)           ; 21 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u5|                                                   ; 13 (3)            ; 13 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                      ; work         ;
;             |cordic_axor_1p_lpm:u8|                                                   ; 18 (8)            ; 27 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                      ; work         ;
;             |cordic_sxor_1p_lpm:u10|                                                  ; 27 (17)           ; 27 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u13|                                                  ; 26 (16)           ; 26 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u16|                                                  ; 25 (15)           ; 25 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u19|                                                  ; 24 (14)           ; 24 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u22|                                                  ; 23 (13)           ; 23 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u25|                                                  ; 22 (12)           ; 22 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u28|                                                  ; 21 (11)           ; 21 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u4|                                                   ; 11 (2)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                      ; work         ;
;             |cordic_sxor_1p_lpm:u7|                                                   ; 28 (18)           ; 28 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u12|                                                  ; 21 (11)           ; 22 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u15|                                                  ; 21 (11)           ; 22 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u18|                                                  ; 21 (11)           ; 22 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u21|                                                  ; 21 (11)           ; 22 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u24|                                                  ; 21 (11)           ; 22 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u27|                                                  ; 21 (11)           ; 13 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u3|                                                   ; 2 (0)             ; 3 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u6|                                                   ; 21 (11)           ; 22 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u9|                                                   ; 21 (11)           ; 21 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                      ; work         ;
;             |dop_reg:dop|                                                             ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop                                                                                                                                                          ; work         ;
;       |multiply:u_multiply|                                                           ; 1 (1)             ; 54 (54)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|multiply:u_multiply                                                                                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0                                                                                                                                                                    ; work         ;
;             |mult_l5t:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                            ; work         ;
;          |lpm_mult:Mult1|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1                                                                                                                                                                    ; work         ;
;             |mult_l5t:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SDRreceiver|mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                            ; work         ;
;    |mpll:u_mpll|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mpll:u_mpll                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mpll:u_mpll|altpll:altpll_component                                                                                                                                                                               ; work         ;
;          |mpll_altpll:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated                                                                                                                                                    ; work         ;
;    |serial_recv:u_serial_recv|                                                        ; 19 (19)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|serial_recv:u_serial_recv                                                                                                                                                                                         ; work         ;
;    |serial_send:u_serial_send|                                                        ; 121 (121)         ; 125 (125)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRreceiver|serial_send:u_serial_send                                                                                                                                                                                         ; work         ;
+---------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ALTSYNCRAM                                       ; M9K  ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64   ; None ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ALTSYNCRAM                                       ; M9K  ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64   ; None ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 21           ; 2            ; 21           ; 2            ; 42   ; None ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 2            ; 8            ; 2            ; 8            ; 16   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 24          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 48          ;
; Signed Embedded Multipliers           ; 24          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                  ; IP Include File                                                                                                     ;
+--------+------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Altera ; CIC (6AF7_00BB)        ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic                                                                                                           ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd                                                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller                       ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink                                   ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd       ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source                               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd     ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst      ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding        ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd                    ;
; Altera ; altera_fir_compiler_ii ; 13.1    ; N/A          ; N/A          ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir                                                                                                           ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v                                                        ;
; Altera ; NCO                    ; 13.1    ; N/A          ; N/A          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco                                                                                                             ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco.v                                                        ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs                                                                            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_fs.v                                         ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci                                                                           ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_init.v                                       ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv                                                                        ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_2c.v                                         ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_seg_sel:css                                                                       ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_seg_sel.v                                    ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop                                                                            ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/dop_reg.v                                         ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                  ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v                              ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000                                                                   ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v                                  ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001                                                                        ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx_g.v                                       ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002                                                                          ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v                                         ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005                                                                          ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_crd.v                                         ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_apr_dxx:ux0219                                                                 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_apr_dxx.v                                 ;
; Altera ; NCO                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_isdr:ux710isdr                                                                 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v                                    ;
; Altera ; CIC (6AF7_00BB)        ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic                                                                                                           ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd                                                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller                       ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink                                   ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd       ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source                               ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd     ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd              ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst      ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd                  ;
; Altera ; CIC                    ; N/A     ; Oct 2013     ; Licensed     ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding        ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd                    ;
; Altera ; altera_fir_compiler_ii ; 13.1    ; N/A          ; N/A          ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir                                                                                                           ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v                                                        ;
; Altera ; ALTPLL                 ; 13.1    ; N/A          ; N/A          ; |SDRreceiver|mpll:u_mpll                                                                                                                         ; E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v                                                        ;
+--------+------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                   ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                  ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                  ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                  ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                  ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                   ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                  ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                  ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                  ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                  ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                       ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                        ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                        ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                        ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                        ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                        ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal              ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                  ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                  ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                  ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                          ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                          ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                          ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                          ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                          ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                       ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                        ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                        ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                        ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                        ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                        ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal              ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                  ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                  ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                  ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                          ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                          ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                          ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                          ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                          ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|stall_reg ; yes                                                              ; yes                                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|stall_reg ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                           ; Reason for Removal                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; serial_send:u_serial_send|sr[119]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[6,9]                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2,3]                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[11]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[9]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[3,5,8]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[12]                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[8]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[7]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[4,6]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[2]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[0]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[13]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[12]                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[11]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[10]                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[7]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[3..6]                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[2]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm4_q[10]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm4_q[0..2,5,6]                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm5_q[15]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm5_q[0..7,9,12,13]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm6_q[14,15]                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm6_q[7,13]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm6_q[0,1,5,6]                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[13..15]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[12]                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[11]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[3,5,10]                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[12..15]                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[8]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[7]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[3..5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[10..15]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[9]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[8]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[2]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[0]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm10_q[0,1,4,5,7]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[6,9]                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2,3]                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[11]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[9]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[3,5,8]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[12]                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[8]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[7]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[4,6]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[2]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[0]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[13]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[12]                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[11]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[10]                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[7]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[3..6]                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[2]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm4_q[10]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm4_q[0..2,5,6]                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm5_q[15]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm5_q[0..7,9,12,13]                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm6_q[14,15]                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm6_q[7,13]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm6_q[0,1,5,6]                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[13..15]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[12]                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[11]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[3,5,10]                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[12..15]                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[8]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[7]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[3..5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[10..15]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[9]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[8]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[2]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[0]                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm10_q[0,1,4,5,7]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_sop_int                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_eop_int                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[0]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[0]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[1]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[1]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[2]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[2]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[3]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[3]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[4]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[4]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[5]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[5]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[6]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[6]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[7]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[7]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_sop_int                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_eop_int                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[0]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[0]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[1]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[1]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[2]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[2]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[3]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[3]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[4]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[4]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[5]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[5]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[6]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[6]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[7]                                                   ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[7]                                                                                                                            ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corx[2,3,6,7,9]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|cory[0..9]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corz[9]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; serial_send:u_serial_send|sr[118]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[0..7,9]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; serial_send:u_serial_send|sr[117]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_pri:auto_generated|counter_reg_bit[0..4]                     ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[2,3,6,7,9]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_ch                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_ch                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|a[9]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[2,3,6,7,9]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[9]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                                              ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0,5,7,8,10..14]                                  ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[11,13..15]                                       ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[0..2,4,6,7,10,12..14]                            ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[3,5,9,10]                                        ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_14|delay_signals[0][0]            ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm10_q[2,3,6,8..15]                                    ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[4]                                               ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[0,2,11]                                          ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[4,6,8]                                           ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm6_q[2,8,11]                                          ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm5_q[8,10,11,14]                                      ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm4_q[8,11,14,15]                                      ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[0,1,8,9,14]                                      ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm4_q[3,4,7,9,12,13]                                   ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm6_q[3,4,9,10,12]                                     ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[0,2,7,9]                                         ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[1,6,9,10]                                        ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[3,5..7]                                          ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_13|delay_signals[0][0]            ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ; Merged with mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]         ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                                              ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0,5,7,8,10..14]                                  ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[11,13..15]                                       ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[0..2,4,6,7,10,12..14]                            ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm2_q[3,5,9,10]                                        ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_14|delay_signals[0][0]            ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm10_q[2,3,6,8..15]                                    ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[4]                                               ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[0,2,11]                                          ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[4,6,8]                                           ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm6_q[2,8,11]                                          ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm5_q[8,10,11,14]                                      ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm4_q[8,11,14,15]                                      ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[0,1,8,9,14]                                      ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm4_q[3,4,7,9,12,13]                                   ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm6_q[3,4,9,10,12]                                     ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm7_q[0,2,7,9]                                         ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm8_q[1,6,9,10]                                        ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm9_q[3,5..7]                                          ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_13|delay_signals[0][0]            ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|xordvalue[0..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|xordvalue[0..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[1..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|xordvalue[1..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[1..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[0,2..8]                                                                                   ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|xordvalue[2..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[2..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[1,3..8]                                                                                   ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[0]                                                                                        ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[2]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|xordvalue[3..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[3..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[0,2,4..8]                                                                                 ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[1]                                                                                        ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[3]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|xordvalue[4..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[4..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[0,1,3,5..8]                                                                               ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[2]                                                                                        ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[4]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[5..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[5..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[0..2,4,6..8]                                                                              ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[3]                                                                                        ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[5]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[6..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[6..8]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[9]                                                                                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[4,5,7,8]                                                                                   ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[9]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[0..3]                                                                                      ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[6]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[7,8]                                                                                       ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[9]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[7,8]                                                                                       ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[9]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[3,5,6,8]                                                                                   ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[9]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|xordvalue[1,2,5,6,8,9]                                                                               ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[9]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|xordvalue[1,2,5,6,8,9]                                                                               ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[9]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[0..2,4]                                                                                    ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[7]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[0]                                                                                                       ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[0]                                                                                                       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[8]                                                                                                       ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[8]                                                                                                       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[5]                                                                                                       ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[5]                                                                                                       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[4]                                                                                                       ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[4]                                                                                                       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[1]                                                                                                       ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[1]                                                                                                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                              ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19|delay_signals[0][0]         ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19|delay_signals[0][0]         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                              ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]                              ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]                              ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[0][0]         ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[0][0]         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[1][0]         ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[1][0]         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[2][0]         ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[2][0]         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[3][0]         ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[3][0]         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[15]                                              ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[4][0]         ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[4][0]         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[7]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[7]                            ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[6]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[6]                            ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[5]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[5]                            ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[4]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[4]                            ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[3]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[3]                            ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[2]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[2]                            ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[1]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[1]                            ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[0]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[0]                            ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                              ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]         ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_ca10_i[0]                                              ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_ca10_i[0]                                              ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0] ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0] ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                           ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                           ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                           ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                           ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0]                                    ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0]                                    ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                    ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                    ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]         ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0] ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0] ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0] ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0] ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_q[0]                                               ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_q[0]                                               ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[2]                                           ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[2]                                           ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                        ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                        ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                           ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                           ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                           ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                           ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                         ; Merged with mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|xordvalue[3,4,7]                                                                                     ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|xordvalue[0]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|xordvalue[0,3,4,7]                                                                                   ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|xordvalue[0]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[4,5,8]                                                                                                   ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[1]                                                                                                       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[0]                                                                                                       ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[1]                                                                                                       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corx[1,4,5,8]                                                                                                 ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corx[0]                                                                                                       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[8]                                                                                         ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corx[0]                                                                                                       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[7]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[7]                            ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[6]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[6]                            ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[5]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[5]                            ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[4]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[4]                            ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[3]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[3]                            ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[2]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[2]                            ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[1]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[1]                            ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt[0]                                                                                     ; Merged with mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[0]                            ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|packet_error_s[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|packet_error_s[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|source_packet_error[0]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int1[0..15]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|source_packet_error[0]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int1[0..15]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[3,6,7]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|valid_ctrl_int1                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|valid_ctrl_int1                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|first_data                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|first_data                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[0]                                                                                          ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[0]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_2c[0]                                                                                         ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[0]                                                                                          ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|xordvalue[0]                                                                                         ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[0]                                                                                                 ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[4,5]                                                                                               ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[8]                                                                                                 ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[6]                                                                                                 ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[7]                                                                                                 ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[2]                                                                                                 ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[3]                                                                                                 ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[0]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|a[0]                                                                                                 ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[9]                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_stall_int_d                                                ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_stall_int_d                                                ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|source_stall_reg                                          ; Merged with mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|source_stall_reg                                          ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[3,7]                                                                                               ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[9]                                                                                                 ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[1,4,5]                                                                                             ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[8]                                                                                                 ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[0]                                                                                                 ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[0]                                                                                                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                              ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                              ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                               ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                             ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                              ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                              ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                               ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                             ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state.start                                                ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state.sop                                                  ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state.run1                                                 ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state.st_err                                               ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state.end1                                                 ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.start                                                      ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.stall                                                      ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.st_err                                                     ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state.start                                                ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state.sop                                                  ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state.run1                                                 ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state.st_err                                               ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_state.end1                                                 ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.start                                                      ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.stall                                                      ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.st_err                                                     ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                               ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                               ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.end1                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.end1                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_not_ready                                    ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_not_ready                                    ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[9]                                                                                         ; Merged with mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[0]                                                                                                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32..36]                                        ; Lost fanout                                                                                                                                                                         ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32..36]                                        ; Lost fanout                                                                                                                                                                         ;
; Total Number of Removed Registers = 773                                                                                                                                 ;                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corx[9]                                                     ; Stuck at GND              ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[9],                                                                   ;
;                                                                                                                       ; due to stuck port data_in ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[7],                                                                   ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[6],                                                                   ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[3],                                                                   ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[9],                                                                   ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[7],                                                                   ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[6],                                                                   ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[3],                                                                   ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[2],                                                                   ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[9],                                                             ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[7],                                                             ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[6],                                                             ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[3]                                                              ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corz[9]                                                     ; Stuck at GND              ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[9],                                                     ;
;                                                                                                                       ; due to stuck port data_in ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[7],                                                     ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[6],                                                     ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[5],                                                     ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[4],                                                     ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[3],                                                     ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[2],                                                     ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[1],                                                     ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[0],                                                     ;
;                                                                                                                       ;                           ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|a[9]                                                              ;
; serial_send:u_serial_send|sr[119]                                                                                     ; Stuck at VCC              ; serial_send:u_serial_send|sr[118], serial_send:u_serial_send|sr[117]                                                                 ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[0] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[0]                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[1] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[1]                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[2] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[2]                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[3] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[3]                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[4] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[4]                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[5] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[5]                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[6] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[6]                                                                                         ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[7] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[7]                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[0] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[0]                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[1] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[1]                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[2] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[2]                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[3] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[3]                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[4] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[4]                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[5] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[5]                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[6] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[6]                                                                                         ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[7] ; Lost Fanouts              ; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[7]                                                                                         ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|cory[9]                                                     ; Stuck at GND              ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1y[2]                                                                    ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|packet_error_s[0]   ; Stuck at GND              ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|source_packet_error[0] ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|packet_error_s[0]   ; Stuck at GND              ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|source_packet_error[0] ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|valid_ctrl_int1 ; Stuck at GND              ; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_stall_int_d             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|valid_ctrl_int1 ; Stuck at GND              ; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|source_stall_int_d             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4729  ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 82    ;
; Number of registers using Asynchronous Clear ; 4454  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2057  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]           ; 39      ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]           ; 117     ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0] ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|sink_stall_reg         ; 4       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|source_stall_reg       ; 8       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|stall_reg              ; 235     ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4            ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                            ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                            ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                            ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                             ; 1       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                             ; 1       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                             ; 1       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                             ; 1       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                             ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                             ; 1       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                             ; 1       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4            ; 8       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|sink_stall_reg         ; 4       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|stall_reg              ; 235     ;
; Total number of inverted registers = 21                                                                                              ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+
; Register Name                                                                                                                    ; Megafunction                                                            ; Type       ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_seg_sel:css|seg_rot[0,1]                                                       ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo_rtl_0 ; SHIFT_TAPS ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_seg_sel:css|zheld[0..20][0,1]                                                  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo_rtl_0 ; SHIFT_TAPS ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo[13,14]                                                         ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo_rtl_0 ; SHIFT_TAPS ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0..7] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|a[0..7]                                                       ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corz[0..7]                                                             ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo[4..11]                                                         ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SDRreceiver|serial_recv:u_serial_recv|num_bits[0]                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SDRreceiver|serial_recv:u_serial_recv|cnt[2]                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[9] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                  ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                   ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                  ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                   ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                   ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpll:u_mpll|altpll:altpll_component ;
+-------------------------------+------------------------+-------------------------+
; Parameter Name                ; Value                  ; Type                    ;
+-------------------------------+------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mpll ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                 ;
; LOCK_LOW                      ; 1                      ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                 ;
; BANDWIDTH                     ; 0                      ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 48                     ; Signed Integer          ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 25                     ; Signed Integer          ;
; CLK1_DIVIDE_BY                ; 500                    ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 5                      ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; VCO_MIN                       ; 0                      ; Untyped                 ;
; VCO_MAX                       ; 0                      ; Untyped                 ;
; VCO_CENTER                    ; 0                      ; Untyped                 ;
; PFD_MIN                       ; 0                      ; Untyped                 ;
; PFD_MAX                       ; 0                      ; Untyped                 ;
; M_INITIAL                     ; 0                      ; Untyped                 ;
; M                             ; 0                      ; Untyped                 ;
; N                             ; 1                      ; Untyped                 ;
; M2                            ; 1                      ; Untyped                 ;
; N2                            ; 1                      ; Untyped                 ;
; SS                            ; 1                      ; Untyped                 ;
; C0_HIGH                       ; 0                      ; Untyped                 ;
; C1_HIGH                       ; 0                      ; Untyped                 ;
; C2_HIGH                       ; 0                      ; Untyped                 ;
; C3_HIGH                       ; 0                      ; Untyped                 ;
; C4_HIGH                       ; 0                      ; Untyped                 ;
; C5_HIGH                       ; 0                      ; Untyped                 ;
; C6_HIGH                       ; 0                      ; Untyped                 ;
; C7_HIGH                       ; 0                      ; Untyped                 ;
; C8_HIGH                       ; 0                      ; Untyped                 ;
; C9_HIGH                       ; 0                      ; Untyped                 ;
; C0_LOW                        ; 0                      ; Untyped                 ;
; C1_LOW                        ; 0                      ; Untyped                 ;
; C2_LOW                        ; 0                      ; Untyped                 ;
; C3_LOW                        ; 0                      ; Untyped                 ;
; C4_LOW                        ; 0                      ; Untyped                 ;
; C5_LOW                        ; 0                      ; Untyped                 ;
; C6_LOW                        ; 0                      ; Untyped                 ;
; C7_LOW                        ; 0                      ; Untyped                 ;
; C8_LOW                        ; 0                      ; Untyped                 ;
; C9_LOW                        ; 0                      ; Untyped                 ;
; C0_INITIAL                    ; 0                      ; Untyped                 ;
; C1_INITIAL                    ; 0                      ; Untyped                 ;
; C2_INITIAL                    ; 0                      ; Untyped                 ;
; C3_INITIAL                    ; 0                      ; Untyped                 ;
; C4_INITIAL                    ; 0                      ; Untyped                 ;
; C5_INITIAL                    ; 0                      ; Untyped                 ;
; C6_INITIAL                    ; 0                      ; Untyped                 ;
; C7_INITIAL                    ; 0                      ; Untyped                 ;
; C8_INITIAL                    ; 0                      ; Untyped                 ;
; C9_INITIAL                    ; 0                      ; Untyped                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                 ;
; C0_PH                         ; 0                      ; Untyped                 ;
; C1_PH                         ; 0                      ; Untyped                 ;
; C2_PH                         ; 0                      ; Untyped                 ;
; C3_PH                         ; 0                      ; Untyped                 ;
; C4_PH                         ; 0                      ; Untyped                 ;
; C5_PH                         ; 0                      ; Untyped                 ;
; C6_PH                         ; 0                      ; Untyped                 ;
; C7_PH                         ; 0                      ; Untyped                 ;
; C8_PH                         ; 0                      ; Untyped                 ;
; C9_PH                         ; 0                      ; Untyped                 ;
; L0_HIGH                       ; 1                      ; Untyped                 ;
; L1_HIGH                       ; 1                      ; Untyped                 ;
; G0_HIGH                       ; 1                      ; Untyped                 ;
; G1_HIGH                       ; 1                      ; Untyped                 ;
; G2_HIGH                       ; 1                      ; Untyped                 ;
; G3_HIGH                       ; 1                      ; Untyped                 ;
; E0_HIGH                       ; 1                      ; Untyped                 ;
; E1_HIGH                       ; 1                      ; Untyped                 ;
; E2_HIGH                       ; 1                      ; Untyped                 ;
; E3_HIGH                       ; 1                      ; Untyped                 ;
; L0_LOW                        ; 1                      ; Untyped                 ;
; L1_LOW                        ; 1                      ; Untyped                 ;
; G0_LOW                        ; 1                      ; Untyped                 ;
; G1_LOW                        ; 1                      ; Untyped                 ;
; G2_LOW                        ; 1                      ; Untyped                 ;
; G3_LOW                        ; 1                      ; Untyped                 ;
; E0_LOW                        ; 1                      ; Untyped                 ;
; E1_LOW                        ; 1                      ; Untyped                 ;
; E2_LOW                        ; 1                      ; Untyped                 ;
; E3_LOW                        ; 1                      ; Untyped                 ;
; L0_INITIAL                    ; 1                      ; Untyped                 ;
; L1_INITIAL                    ; 1                      ; Untyped                 ;
; G0_INITIAL                    ; 1                      ; Untyped                 ;
; G1_INITIAL                    ; 1                      ; Untyped                 ;
; G2_INITIAL                    ; 1                      ; Untyped                 ;
; G3_INITIAL                    ; 1                      ; Untyped                 ;
; E0_INITIAL                    ; 1                      ; Untyped                 ;
; E1_INITIAL                    ; 1                      ; Untyped                 ;
; E2_INITIAL                    ; 1                      ; Untyped                 ;
; E3_INITIAL                    ; 1                      ; Untyped                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                 ;
; L0_PH                         ; 0                      ; Untyped                 ;
; L1_PH                         ; 0                      ; Untyped                 ;
; G0_PH                         ; 0                      ; Untyped                 ;
; G1_PH                         ; 0                      ; Untyped                 ;
; G2_PH                         ; 0                      ; Untyped                 ;
; G3_PH                         ; 0                      ; Untyped                 ;
; E0_PH                         ; 0                      ; Untyped                 ;
; E1_PH                         ; 0                      ; Untyped                 ;
; E2_PH                         ; 0                      ; Untyped                 ;
; E3_PH                         ; 0                      ; Untyped                 ;
; M_PH                          ; 0                      ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                 ;
; CBXI_PARAMETER                ; mpll_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE          ;
+-------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_recv:u_serial_recv ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; RCONST         ; 7     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; mpr            ; 10    ; Signed Integer                                                   ;
; apr            ; 32    ; Signed Integer                                                   ;
; apri           ; 10    ; Signed Integer                                                   ;
; aprf           ; 32    ; Signed Integer                                                   ;
; aprp           ; 16    ; Signed Integer                                                   ;
; aprid          ; 15    ; Signed Integer                                                   ;
; dpri           ; 5     ; Signed Integer                                                   ;
; cpr            ; 4     ; Signed Integer                                                   ;
; mval           ; 10    ; Signed Integer                                                   ;
; nstages        ; 21    ; Signed Integer                                                   ;
; X0             ; 307   ; Signed Integer                                                   ;
; Z0             ; 256   ; Signed Integer                                                   ;
; Z1             ; 151   ; Signed Integer                                                   ;
; Z2             ; 79    ; Signed Integer                                                   ;
; Z3             ; 40    ; Signed Integer                                                   ;
; Z4             ; 20    ; Signed Integer                                                   ;
; Z5             ; 10    ; Signed Integer                                                   ;
; Z6             ; 5     ; Signed Integer                                                   ;
; Z7             ; 2     ; Signed Integer                                                   ;
; Z8             ; 1     ; Signed Integer                                                   ;
; Z9             ; 0     ; Signed Integer                                                   ;
; Z10            ; 0     ; Signed Integer                                                   ;
; Z11            ; 0     ; Signed Integer                                                   ;
; Z12            ; 0     ; Signed Integer                                                   ;
; Z13            ; 0     ; Signed Integer                                                   ;
; Z14            ; 0     ; Signed Integer                                                   ;
; Z15            ; 0     ; Signed Integer                                                   ;
; Z16            ; 0     ; Signed Integer                                                   ;
; Z17            ; 0     ; Signed Integer                                                   ;
; Z18            ; 0     ; Signed Integer                                                   ;
; Z19            ; 0     ; Signed Integer                                                   ;
; Z20            ; 0     ; Signed Integer                                                   ;
; Z21            ; 0     ; Signed Integer                                                   ;
; Z22            ; 0     ; Signed Integer                                                   ;
; Z23            ; 0     ; Signed Integer                                                   ;
; Z24            ; 0     ; Signed Integer                                                   ;
; Z25            ; 0     ; Signed Integer                                                   ;
; Z26            ; 0     ; Signed Integer                                                   ;
; Z27            ; 0     ; Signed Integer                                                   ;
; Z28            ; 0     ; Signed Integer                                                   ;
; Z29            ; 0     ; Signed Integer                                                   ;
; Z30            ; 0     ; Signed Integer                                                   ;
; Z31            ; 0     ; Signed Integer                                                   ;
; nc             ; 1     ; Signed Integer                                                   ;
; pl             ; 1     ; Signed Integer                                                   ;
; log2nc         ; 0     ; Signed Integer                                                   ;
; outselinit     ; -1    ; Signed Integer                                                   ;
; paci0          ; 0     ; Signed Integer                                                   ;
; paci1          ; 0     ; Signed Integer                                                   ;
; paci2          ; 0     ; Signed Integer                                                   ;
; paci3          ; 0     ; Signed Integer                                                   ;
; paci4          ; 0     ; Signed Integer                                                   ;
; paci5          ; 0     ; Signed Integer                                                   ;
; paci6          ; 0     ; Signed Integer                                                   ;
; paci7          ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                   ;
+---------------------+--------------+----------------------------------------------------------------------------------------+
; INWIDTH             ; 16           ; Signed Integer                                                                         ;
; FULL_WIDTH          ; 37           ; Signed Integer                                                                         ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                         ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                                         ;
; REM_LSB_TYPE_g      ; Rounding     ; String                                                                                 ;
; REM_MSB_BIT_g       ; 5            ; Signed Integer                                                                         ;
; REM_MSB_TYPE_g      ; Truncation   ; String                                                                                 ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                         ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                         ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                         ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                         ;
; OUTPUTFIFODEPTH     ; 16           ; Signed Integer                                                                         ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                         ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                             ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                         ;
; NUMCHANS            ; 1            ; Signed Integer                                                                         ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                 ;
+---------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 16    ; Signed Integer                                                                                                                               ;
; data_width      ; 16    ; Signed Integer                                                                                                                               ;
; data_port_count ; 1     ; Signed Integer                                                                                                                               ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                                             ;
; data_width            ; 32    ; Signed Integer                                                                                                                             ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                             ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                             ;
; fifo_depth_g          ; 16    ; Signed Integer                                                                                                                             ;
; have_counter_g        ; false ; Enumerated                                                                                                                                 ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                             ;
; use_packets           ; 0     ; Signed Integer                                                                                                                             ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                           ;
; depth          ; 2     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 5     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                          ;
; depth          ; 3     ; Signed Integer                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e2o3      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                            ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                         ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                         ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 37         ; Signed Integer                                                                                                                                  ;
; rem_lsb_bit_g  ; 0          ; Signed Integer                                                                                                                                  ;
; rem_lsb_type_g ; Rounding   ; String                                                                                                                                          ;
; rem_msb_bit_g  ; 5          ; Signed Integer                                                                                                                                  ;
; rem_msb_type_g ; Truncation ; String                                                                                                                                          ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                   ;
+---------------------+--------------+----------------------------------------------------------------------------------------+
; INWIDTH             ; 16           ; Signed Integer                                                                         ;
; FULL_WIDTH          ; 37           ; Signed Integer                                                                         ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                         ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                                         ;
; REM_LSB_TYPE_g      ; Rounding     ; String                                                                                 ;
; REM_MSB_BIT_g       ; 5            ; Signed Integer                                                                         ;
; REM_MSB_TYPE_g      ; Truncation   ; String                                                                                 ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                         ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                         ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                         ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                         ;
; OUTPUTFIFODEPTH     ; 16           ; Signed Integer                                                                         ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                         ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                             ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                         ;
; NUMCHANS            ; 1            ; Signed Integer                                                                         ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                 ;
+---------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 16    ; Signed Integer                                                                                                                               ;
; data_width      ; 16    ; Signed Integer                                                                                                                               ;
; data_port_count ; 1     ; Signed Integer                                                                                                                               ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                                             ;
; data_width            ; 32    ; Signed Integer                                                                                                                             ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                             ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                             ;
; fifo_depth_g          ; 16    ; Signed Integer                                                                                                                             ;
; have_counter_g        ; false ; Enumerated                                                                                                                                 ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                             ;
; use_packets           ; 0     ; Signed Integer                                                                                                                             ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                           ;
; depth          ; 2     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 5     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                          ;
; depth          ; 3     ; Signed Integer                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e2o3      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                            ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                         ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                         ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 37         ; Signed Integer                                                                                                                                  ;
; rem_lsb_bit_g  ; 0          ; Signed Integer                                                                                                                                  ;
; rem_lsb_type_g ; Rounding   ; String                                                                                                                                          ;
; rem_msb_bit_g  ; 5          ; Signed Integer                                                                                                                                  ;
; rem_msb_type_g ; Truncation ; String                                                                                                                                          ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 10           ; Untyped                         ;
; LPM_WIDTHB                                     ; 10           ; Untyped                         ;
; LPM_WIDTHP                                     ; 20           ; Untyped                         ;
; LPM_WIDTHR                                     ; 20           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 10           ; Untyped                         ;
; LPM_WIDTHB                                     ; 10           ; Untyped                         ;
; LPM_WIDTHP                                     ; 20           ; Untyped                         ;
; LPM_WIDTHR                                     ; 20           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; mpll:u_mpll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                            ;
; Entity Instance                           ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                     ;
; Entity Instance                           ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                             ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                              ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 24                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1                                                                                                     ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0                                                                                                     ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mDSP:u_mDSP|mfir:u_q_mfir"                                                                                           ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ast_source_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ast_source_error ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mDSP:u_mDSP|mfir:u_i_mfir"                                                                                           ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ast_source_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ast_source_error ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mDSP:u_mDSP|mcic:u_q_mcic"                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mDSP:u_mDSP|mcic:u_i_mcic"                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mDSP:u_mDSP|mnco:u_mnco"                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Sep 08 14:25:04 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file sdrreceiver.v
    Info (12023): Found entity 1: SDRreceiver
Info (12021): Found 1 design units, including 1 entities, in source file mpll.v
    Info (12023): Found entity 1: mpll
Info (12021): Found 1 design units, including 1 entities, in source file multiply.v
    Info (12023): Found entity 1: multiply
Info (12021): Found 1 design units, including 1 entities, in source file mdsp.v
    Info (12023): Found entity 1: mDSP
Info (12021): Found 1 design units, including 1 entities, in source file mnco_st.v
    Info (12023): Found entity 1: mnco_st
Info (12021): Found 1 design units, including 1 entities, in source file mnco.v
    Info (12023): Found entity 1: mnco
Info (12021): Found 1 design units, including 1 entities, in source file mcic.v
    Info (12023): Found entity 1: mcic
Info (12021): Found 4 design units, including 2 entities, in source file mcic_cic.vhd
    Info (12022): Found design unit 1: mcic_cic_core-arch_of_mcic_cic_core
    Info (12022): Found design unit 2: mcic_cic-struct
    Info (12023): Found entity 1: mcic_cic_core
    Info (12023): Found entity 2: mcic_cic
Info (12021): Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_differentiator_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator_cic_131-SYN
    Info (12023): Found entity 1: auk_dspip_differentiator_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_downsample_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_downsample_cic_131-SYN
    Info (12023): Found entity 1: auk_dspip_downsample_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_variable_downsample_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_variable_downsample_cic_131-SYN
    Info (12023): Found entity 1: auk_dspip_variable_downsample_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_integrator_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator_cic_131-SYN
    Info (12023): Found entity 1: auk_dspip_integrator_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_upsample_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample_cic_131-SYN
    Info (12023): Found entity 1: auk_dspip_upsample_cic_131
Info (12021): Found 2 design units, including 0 entities, in source file cic-library/auk_dspip_math_pkg_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_cic_131
    Info (12022): Found design unit 2: auk_dspip_math_pkg_cic_131-body
Info (12021): Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_lib_pkg_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_delay_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_delay_cic_131-rtl
    Info (12023): Found entity 1: auk_dspip_delay_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastadd_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd_cic_131-beh
    Info (12023): Found entity 1: auk_dspip_fastadd_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastaddsub_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub_cic_131-beh
    Info (12023): Found entity 1: auk_dspip_fastaddsub_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_cic_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_cic_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_cic_131-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_cic_131
Info (12021): Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_roundsat_cic_131.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_cic_131-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_cic_131
Info (12021): Found 1 design units, including 1 entities, in source file mfir.v
    Info (12023): Found entity 1: mfir
Info (12021): Found 1 design units, including 1 entities, in source file mfir/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 0 entities, in source file mfir/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (mfir)
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body
Info (12021): Found 1 design units, including 0 entities, in source file mfir/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (mfir)
Info (12021): Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file mfir/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir
Info (12021): Found 1 design units, including 0 entities, in source file mfir/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (mfir)
Info (12021): Found 2 design units, including 1 entities, in source file mfir/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay
    Info (12023): Found entity 1: dspba_delay
Info (12021): Found 2 design units, including 1 entities, in source file mfir/mfir_0002_rtl.vhd
    Info (12022): Found design unit 1: mfir_0002_rtl-normal
    Info (12023): Found entity 1: mfir_0002_rtl
Info (12021): Found 2 design units, including 1 entities, in source file mfir/mfir_0002_ast.vhd
    Info (12022): Found design unit 1: mfir_0002_ast-struct
    Info (12023): Found entity 1: mfir_0002_ast
Info (12021): Found 2 design units, including 1 entities, in source file mfir/mfir_0002.vhd
    Info (12022): Found design unit 1: mfir_0002-syn
    Info (12023): Found entity 1: mfir_0002
Info (12021): Found 1 design units, including 1 entities, in source file serial_recv.v
    Info (12023): Found entity 1: serial_recv
Info (12021): Found 1 design units, including 1 entities, in source file serial_send.v
    Info (12023): Found entity 1: serial_send
Info (12127): Elaborating entity "SDRreceiver" for the top level hierarchy
Info (12128): Elaborating entity "mpll" for hierarchy "mpll:u_mpll"
Info (12128): Elaborating entity "altpll" for hierarchy "mpll:u_mpll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "mpll:u_mpll|altpll:altpll_component"
Info (12133): Instantiated megafunction "mpll:u_mpll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "48"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mpll_altpll.v
    Info (12023): Found entity 1: mpll_altpll
Info (12128): Elaborating entity "mpll_altpll" for hierarchy "mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated"
Info (12128): Elaborating entity "serial_recv" for hierarchy "serial_recv:u_serial_recv"
Info (12128): Elaborating entity "mDSP" for hierarchy "mDSP:u_mDSP"
Info (12128): Elaborating entity "mnco" for hierarchy "mDSP:u_mDSP|mnco:u_mnco"
Info (12128): Elaborating entity "mnco_st" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/cord_init.v
    Info (12023): Found entity 1: cord_init
Info (12128): Elaborating entity "cord_init" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/cord_fs.v
    Info (12023): Found entity 1: cord_fs
Info (12128): Elaborating entity "cord_fs" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/cord_seg_sel.v
    Info (12023): Found entity 1: cord_seg_sel
Info (12128): Elaborating entity "cord_seg_sel" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_seg_sel:css"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_v4i.tdf
    Info (12023): Found entity 1: add_sub_v4i
Info (12128): Elaborating entity "add_sub_v4i" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx
Info (12128): Elaborating entity "asj_dxx" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tth.tdf
    Info (12023): Found entity 1: add_sub_tth
Info (12128): Elaborating entity "add_sub_tth" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_apr_dxx:ux0219"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/cordic_zxor_1p_lpm.v
    Info (12023): Found entity 1: cordic_zxor_1p_lpm
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nrg.tdf
    Info (12023): Found entity 1: add_sub_nrg
Info (12128): Elaborating entity "add_sub_nrg" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_nrg:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/cordic_sxor_1p_lpm.v
    Info (12023): Found entity 1: cordic_sxor_1p_lpm
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/cordic_axor_1p_lpm.v
    Info (12023): Found entity 1: cordic_axor_1p_lpm
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_48h.tdf
    Info (12023): Found entity 1: add_sub_48h
Info (12128): Elaborating entity "add_sub_48h" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/cord_2c.v
    Info (12023): Found entity 1: cord_2c
Info (12128): Elaborating entity "cord_2c" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_crd.v
    Info (12023): Found entity 1: asj_crd
Info (12128): Elaborating entity "asj_crd" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/dop_reg.v
    Info (12023): Found entity 1: dop_reg
Info (12128): Elaborating entity "dop_reg" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_isdr:ux710isdr"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pri.tdf
    Info (12023): Found entity 1: cntr_pri
Info (12128): Elaborating entity "cntr_pri" for hierarchy "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_pri:auto_generated"
Info (12128): Elaborating entity "multiply" for hierarchy "mDSP:u_mDSP|multiply:u_multiply"
Info (12128): Elaborating entity "mcic" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic"
Info (12128): Elaborating entity "mcic_cic" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink"
Info (12128): Elaborating entity "scfifo" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_bhh1.tdf
    Info (12023): Found entity 1: scfifo_bhh1
Info (12128): Elaborating entity "scfifo_bhh1" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4s81.tdf
    Info (12023): Found entity 1: a_dpfifo_4s81
Info (12128): Elaborating entity "a_dpfifo_4s81" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msf1.tdf
    Info (12023): Found entity 1: altsyncram_msf1
Info (12128): Elaborating entity "altsyncram_msf1" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cmpr_gs8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller"
Info (12128): Elaborating entity "mcic_cic_core" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core"
Info (12128): Elaborating entity "auk_dspip_roundsat_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding"
Info (12128): Elaborating entity "auk_dspip_integrator_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "56"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi
Info (12128): Elaborating entity "add_sub_pvi" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_pvi:auto_generated"
Info (12128): Elaborating entity "auk_dspip_delay_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1"
Info (12128): Elaborating entity "auk_dspip_integrator_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "48"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Info (12128): Elaborating entity "add_sub_qvi" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_qvi:auto_generated"
Info (12128): Elaborating entity "auk_dspip_delay_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1"
Info (12128): Elaborating entity "auk_dspip_integrator_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "40"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ivi.tdf
    Info (12023): Found entity 1: add_sub_ivi
Info (12128): Elaborating entity "add_sub_ivi" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_ivi:auto_generated"
Info (12128): Elaborating entity "auk_dspip_delay_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1"
Info (12128): Elaborating entity "auk_dspip_integrator_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kvi.tdf
    Info (12023): Found entity 1: add_sub_kvi
Info (12128): Elaborating entity "add_sub_kvi" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_kvi:auto_generated"
Info (12128): Elaborating entity "auk_dspip_delay_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1"
Info (12128): Elaborating entity "auk_dspip_integrator_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "26"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mvi.tdf
    Info (12023): Found entity 1: add_sub_mvi
Info (12128): Elaborating entity "add_sub_mvi" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_mvi:auto_generated"
Info (12128): Elaborating entity "auk_dspip_delay_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1"
Info (12128): Elaborating entity "scfifo" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "0"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "lpm_numwords" = "1"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12128): Elaborating entity "a_regfifo" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo"
Info (12131): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo", which is child of megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo"
Info (12128): Elaborating entity "auk_dspip_downsample_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst"
Info (12128): Elaborating entity "auk_dspip_differentiator_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0"
Info (12128): Elaborating entity "auk_dspip_delay_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "22"
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j0j.tdf
    Info (12023): Found entity 1: add_sub_j0j
Info (12128): Elaborating entity "add_sub_j0j" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|lpm_add_sub:u0|add_sub_j0j:auto_generated"
Info (12128): Elaborating entity "auk_dspip_differentiator_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1"
Info (12128): Elaborating entity "auk_dspip_delay_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "21"
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i0j.tdf
    Info (12023): Found entity 1: add_sub_i0j
Info (12128): Elaborating entity "add_sub_i0j" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|lpm_add_sub:u0|add_sub_i0j:auto_generated"
Info (12128): Elaborating entity "auk_dspip_differentiator_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2"
Info (12128): Elaborating entity "auk_dspip_delay_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "20"
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h0j.tdf
    Info (12023): Found entity 1: add_sub_h0j
Info (12128): Elaborating entity "add_sub_h0j" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|lpm_add_sub:u0|add_sub_h0j:auto_generated"
Info (12128): Elaborating entity "auk_dspip_differentiator_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3"
Info (12128): Elaborating entity "auk_dspip_delay_cic_131" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "19"
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p0j.tdf
    Info (12023): Found entity 1: add_sub_p0j
Info (12128): Elaborating entity "add_sub_p0j" for hierarchy "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|lpm_add_sub:u0|add_sub_p0j:auto_generated"
Info (12128): Elaborating entity "mfir" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir"
Info (12128): Elaborating entity "mfir_0002" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst"
Info (12128): Elaborating entity "mfir_0002_ast" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl"
Info (12128): Elaborating entity "mfir_0002_rtl" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2o3.tdf
    Info (12023): Found entity 1: altsyncram_e2o3
Info (12128): Elaborating entity "altsyncram_e2o3" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4eu.tdf
    Info (12023): Found entity 1: mult_4eu
Info (12128): Elaborating entity "mult_4eu" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14"
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk"
Info (12128): Elaborating entity "serial_send" for hierarchy "serial_send:u_serial_send"
Warning (12030): Port "pcc_d" on the entity instantiation of "ux0219" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[21]"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 23
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mDSP:u_mDSP|multiply:u_multiply|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mDSP:u_mDSP|multiply:u_multiply|Mult0"
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "23"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf
    Info (12023): Found entity 1: shift_taps_bkm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf
    Info (12023): Found entity 1: altsyncram_s1b1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf
    Info (12023): Found entity 1: cntr_pqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf
    Info (12023): Found entity 1: cntr_fah
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0jm.tdf
    Info (12023): Found entity 1: shift_taps_0jm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uua1.tdf
    Info (12023): Found entity 1: altsyncram_uua1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf
    Info (12023): Found entity 1: cntr_r8h
Info (12130): Elaborated megafunction instantiation "mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf
    Info (12023): Found entity 1: mult_l5t
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 75 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4981 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 4847 logic cells
    Info (21064): Implemented 66 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 48 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 609 megabytes
    Info: Processing ended: Fri Sep 08 14:25:28 2017
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:17


