Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Oct 18 07:21:06 2023
| Host         : r7cad-tsmc40r2 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
| Design       : ember_fpga_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.450        0.000                      0                11096        0.059        0.000                      0                11096        1.100        0.000                       0                  4124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sclk                             {0.000 5.000}        10.000          100.000         
sys_diff_clock_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_ember_fpga_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_ember_fpga_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sclk                                   0.907        0.000                      0                 8139        0.059        0.000                      0                 8139        4.600        0.000                       0                  4117  
sys_diff_clock_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_ember_fpga_clk_wiz_0        0.450        0.000                      0                 8139        0.259        0.000                      0                 8139        4.600        0.000                       0                  4119  
  clkfbout_ember_fpga_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_ember_fpga_clk_wiz_0  clk_out1_ember_fpga_clk_wiz_0        3.439        0.000                      0                 2956        0.633        0.000                      0                 2956  
**async_default**              sclk                           sclk                                 3.170        0.000                      0                 2956        0.433        0.000                      0                 2956  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        0.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 2.322ns (26.537%)  route 6.428ns (73.463%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 15.245 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.598     5.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y304        FDCE (Prop_fdce_C_Q)         0.223     5.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/Q
                         net (fo=117, routed)         1.333     7.302    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_228_0
    SLICE_X50Y335        LUT6 (Prop_lut6_I4_O)        0.043     7.345 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_72/O
                         net (fo=1, routed)           0.000     7.345    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_72_n_0
    SLICE_X50Y335        MUXF7 (Prop_muxf7_I0_O)      0.115     7.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_50/O
                         net (fo=1, routed)           0.000     7.460    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_50_n_0
    SLICE_X50Y335        MUXF8 (Prop_muxf8_I0_O)      0.046     7.506 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_35/O
                         net (fo=1, routed)           0.691     8.197    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[2]
    SLICE_X34Y326        LUT6 (Prop_lut6_I1_O)        0.125     8.322 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[3]_i_28/O
                         net (fo=1, routed)           0.000     8.322    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[3]_i_28_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.517    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]_i_15_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=15, routed)          0.690     9.356    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X41Y325        LUT4 (Prop_lut4_I1_O)        0.120     9.476 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     9.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X41Y325        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.669 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.841    10.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X29Y328        LUT3 (Prop_lut3_I1_O)        0.052    10.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.360    10.921    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X28Y328        LUT6 (Prop_lut6_I1_O)        0.136    11.057 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.370    11.428    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    11.697 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000    11.697    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.599    12.407    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X33Y323        LUT3 (Prop_lut3_I1_O)        0.124    12.531 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.307    12.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X33Y324        LUT6 (Prop_lut6_I0_O)        0.043    12.880 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.279    13.159    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X34Y324        LUT5 (Prop_lut5_I0_O)        0.043    13.202 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.331    13.534    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X31Y324        LUT3 (Prop_lut3_I2_O)        0.052    13.586 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[3]_i_11/O
                         net (fo=1, routed)           0.344    13.929    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3_0
    SLICE_X31Y323        LUT5 (Prop_lut5_I0_O)        0.132    14.061 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6/O
                         net (fo=1, routed)           0.284    14.345    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6_n_0
    SLICE_X32Y323        LUT5 (Prop_lut5_I4_O)        0.043    14.388 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3/O
                         net (fo=1, routed)           0.000    14.388    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3_n_0
    SLICE_X32Y323        MUXF7 (Prop_muxf7_I1_O)      0.108    14.496 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.496    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[3]
    SLICE_X32Y323        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.389    15.245    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X32Y323        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/C
                         clock pessimism              0.445    15.690    
                         clock uncertainty           -0.335    15.355    
    SLICE_X32Y323        FDCE (Setup_fdce_C_D)        0.048    15.403    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 1.951ns (22.441%)  route 6.743ns (77.559%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 15.237 - 10.000 ) 
    Source Clock Delay      (SCD):    5.750ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.602     5.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X34Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y304        FDCE (Prop_fdce_C_Q)         0.204     5.954 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/Q
                         net (fo=124, routed)         1.431     7.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_83_0
    SLICE_X19Y333        LUT6 (Prop_lut6_I4_O)        0.126     7.511 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198/O
                         net (fo=1, routed)           0.000     7.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198_n_0
    SLICE_X19Y333        MUXF7 (Prop_muxf7_I0_O)      0.107     7.618 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_99/O
                         net (fo=1, routed)           0.671     8.288    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13_6
    SLICE_X26Y330        LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41/O
                         net (fo=1, routed)           0.000     8.412    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[3]
                         net (fo=11, routed)          0.481     9.189    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[7]
    SLICE_X27Y327        LUT4 (Prop_lut4_I1_O)        0.120     9.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34/O
                         net (fo=1, routed)           0.000     9.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.502 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.874    10.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_37_0[0]
    SLICE_X36Y323        LUT3 (Prop_lut3_I1_O)        0.043    10.419 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27/O
                         net (fo=2, routed)           0.341    10.760    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27_n_0
    SLICE_X34Y324        LUT6 (Prop_lut6_I1_O)        0.043    10.803 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74/O
                         net (fo=2, routed)           0.361    11.164    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74_n_0
    SLICE_X35Y324        LUT5 (Prop_lut5_I2_O)        0.053    11.217 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43/O
                         net (fo=20, routed)          0.501    11.718    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43_n_0
    SLICE_X44Y324        LUT3 (Prop_lut3_I1_O)        0.144    11.862 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17/O
                         net (fo=3, routed)           0.254    12.116    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17_n_0
    SLICE_X44Y324        LUT6 (Prop_lut6_I4_O)        0.136    12.252 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29/O
                         net (fo=1, routed)           0.366    12.618    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    12.808 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16/CO[3]
                         net (fo=11, routed)          0.518    13.326    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16_n_0
    SLICE_X48Y325        LUT3 (Prop_lut3_I1_O)        0.043    13.369 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_18/O
                         net (fo=1, routed)           0.359    13.728    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_18_n_0
    SLICE_X48Y325        LUT6 (Prop_lut6_I4_O)        0.043    13.771 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_9/O
                         net (fo=1, routed)           0.236    14.006    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_9_n_0
    SLICE_X48Y325        LUT5 (Prop_lut5_I4_O)        0.043    14.049 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_3/O
                         net (fo=1, routed)           0.351    14.401    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_3_n_0
    SLICE_X47Y322        LUT5 (Prop_lut5_I2_O)        0.043    14.444 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_1/O
                         net (fo=1, routed)           0.000    14.444    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[6]
    SLICE_X47Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.381    15.237    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X47Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/C
                         clock pessimism              0.445    15.682    
                         clock uncertainty           -0.335    15.347    
    SLICE_X47Y322        FDCE (Setup_fdce_C_D)        0.034    15.381    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.081ns (23.848%)  route 6.645ns (76.152%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 15.238 - 10.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.594     5.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X42Y309        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y309        FDCE (Prop_fdce_C_Q)         0.236     5.978 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/Q
                         net (fo=126, routed)         0.952     6.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_175_0
    SLICE_X56Y315        LUT6 (Prop_lut6_I2_O)        0.123     7.053 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_38/O
                         net (fo=1, routed)           0.000     7.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_38_n_0
    SLICE_X56Y315        MUXF7 (Prop_muxf7_I0_O)      0.101     7.154 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_31/O
                         net (fo=1, routed)           0.526     7.680    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_31_n_0
    SLICE_X53Y315        LUT6 (Prop_lut6_I5_O)        0.123     7.803 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.733     8.537    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_40
    SLICE_X43Y320        LUT6 (Prop_lut6_I1_O)        0.043     8.580 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.424     9.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X37Y322        LUT3 (Prop_lut3_I0_O)        0.049     9.053 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.340     9.392    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X36Y323        LUT5 (Prop_lut5_I3_O)        0.136     9.528 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.511    10.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X31Y329        LUT3 (Prop_lut3_I1_O)        0.049    10.088 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.317    10.405    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X29Y329        LUT4 (Prop_lut4_I2_O)        0.136    10.541 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    10.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.830    11.638    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X42Y326        LUT3 (Prop_lut3_I1_O)        0.051    11.689 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_231/O
                         net (fo=1, routed)           0.322    12.011    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_231_n_0
    SLICE_X45Y327        LUT6 (Prop_lut6_I1_O)        0.134    12.145 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_143/O
                         net (fo=1, routed)           0.315    12.460    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_143_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    12.729 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.729    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.840 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.420    13.260    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X38Y324        LUT5 (Prop_lut5_I3_O)        0.124    13.384 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_17/O
                         net (fo=1, routed)           0.244    13.628    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_17_n_0
    SLICE_X38Y324        LUT6 (Prop_lut6_I3_O)        0.043    13.671 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_8/O
                         net (fo=1, routed)           0.297    13.968    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_8_n_0
    SLICE_X38Y324        LUT5 (Prop_lut5_I2_O)        0.043    14.011 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_3/O
                         net (fo=1, routed)           0.414    14.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_3_n_0
    SLICE_X46Y321        LUT5 (Prop_lut5_I2_O)        0.043    14.468 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_1/O
                         net (fo=1, routed)           0.000    14.468    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[0]
    SLICE_X46Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.382    15.238    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X46Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/C
                         clock pessimism              0.445    15.683    
                         clock uncertainty           -0.335    15.348    
    SLICE_X46Y321        FDCE (Setup_fdce_C_D)        0.064    15.412    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 2.325ns (26.716%)  route 6.378ns (73.284%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 15.246 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.598     5.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y304        FDCE (Prop_fdce_C_Q)         0.223     5.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/Q
                         net (fo=117, routed)         1.333     7.302    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_228_0
    SLICE_X50Y335        LUT6 (Prop_lut6_I4_O)        0.043     7.345 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_72/O
                         net (fo=1, routed)           0.000     7.345    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_72_n_0
    SLICE_X50Y335        MUXF7 (Prop_muxf7_I0_O)      0.115     7.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_50/O
                         net (fo=1, routed)           0.000     7.460    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_50_n_0
    SLICE_X50Y335        MUXF8 (Prop_muxf8_I0_O)      0.046     7.506 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_35/O
                         net (fo=1, routed)           0.691     8.197    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[2]
    SLICE_X34Y326        LUT6 (Prop_lut6_I1_O)        0.125     8.322 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[3]_i_28/O
                         net (fo=1, routed)           0.000     8.322    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[3]_i_28_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.517    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]_i_15_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=15, routed)          0.690     9.356    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X41Y325        LUT4 (Prop_lut4_I1_O)        0.120     9.476 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     9.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X41Y325        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.669 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.841    10.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X29Y328        LUT3 (Prop_lut3_I1_O)        0.052    10.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.360    10.921    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X28Y328        LUT6 (Prop_lut6_I1_O)        0.136    11.057 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.370    11.428    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    11.697 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000    11.697    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.599    12.407    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X33Y323        LUT3 (Prop_lut3_I1_O)        0.124    12.531 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.307    12.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X33Y324        LUT6 (Prop_lut6_I0_O)        0.043    12.880 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.279    13.159    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X34Y324        LUT5 (Prop_lut5_I0_O)        0.043    13.202 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.362    13.565    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X34Y325        LUT3 (Prop_lut3_I1_O)        0.051    13.616 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_11/O
                         net (fo=1, routed)           0.261    13.877    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3_0
    SLICE_X35Y325        LUT5 (Prop_lut5_I0_O)        0.136    14.013 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_6/O
                         net (fo=1, routed)           0.285    14.298    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_6_n_0
    SLICE_X35Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.341 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3/O
                         net (fo=1, routed)           0.000    14.341    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3_n_0
    SLICE_X35Y322        MUXF7 (Prop_muxf7_I1_O)      0.108    14.449 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.449    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[4]
    SLICE_X35Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.390    15.246    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X35Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/C
                         clock pessimism              0.445    15.691    
                         clock uncertainty           -0.335    15.356    
    SLICE_X35Y322        FDCE (Setup_fdce_C_D)        0.048    15.404    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 1.951ns (22.448%)  route 6.740ns (77.552%))
  Logic Levels:           16  (CARRY4=3 LUT3=2 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 15.237 - 10.000 ) 
    Source Clock Delay      (SCD):    5.750ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.602     5.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X34Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y304        FDCE (Prop_fdce_C_Q)         0.204     5.954 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/Q
                         net (fo=124, routed)         1.431     7.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_83_0
    SLICE_X19Y333        LUT6 (Prop_lut6_I4_O)        0.126     7.511 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198/O
                         net (fo=1, routed)           0.000     7.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198_n_0
    SLICE_X19Y333        MUXF7 (Prop_muxf7_I0_O)      0.107     7.618 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_99/O
                         net (fo=1, routed)           0.671     8.288    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13_6
    SLICE_X26Y330        LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41/O
                         net (fo=1, routed)           0.000     8.412    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[3]
                         net (fo=11, routed)          0.481     9.189    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[7]
    SLICE_X27Y327        LUT4 (Prop_lut4_I1_O)        0.120     9.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34/O
                         net (fo=1, routed)           0.000     9.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.502 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.874    10.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_37_0[0]
    SLICE_X36Y323        LUT3 (Prop_lut3_I1_O)        0.043    10.419 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27/O
                         net (fo=2, routed)           0.341    10.760    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27_n_0
    SLICE_X34Y324        LUT6 (Prop_lut6_I1_O)        0.043    10.803 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74/O
                         net (fo=2, routed)           0.361    11.164    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74_n_0
    SLICE_X35Y324        LUT5 (Prop_lut5_I2_O)        0.053    11.217 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43/O
                         net (fo=20, routed)          0.501    11.718    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43_n_0
    SLICE_X44Y324        LUT3 (Prop_lut3_I1_O)        0.144    11.862 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17/O
                         net (fo=3, routed)           0.254    12.116    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17_n_0
    SLICE_X44Y324        LUT6 (Prop_lut6_I4_O)        0.136    12.252 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29/O
                         net (fo=1, routed)           0.366    12.618    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    12.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16/CO[3]
                         net (fo=11, routed)          0.463    13.271    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16_n_0
    SLICE_X42Y326        LUT5 (Prop_lut5_I3_O)        0.043    13.314 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_19/O
                         net (fo=1, routed)           0.351    13.665    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_19_n_0
    SLICE_X43Y326        LUT5 (Prop_lut5_I2_O)        0.043    13.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_9/O
                         net (fo=1, routed)           0.258    13.965    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_9_n_0
    SLICE_X46Y326        LUT5 (Prop_lut5_I4_O)        0.043    14.008 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_3/O
                         net (fo=1, routed)           0.390    14.398    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_3_n_0
    SLICE_X46Y322        LUT5 (Prop_lut5_I2_O)        0.043    14.441 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_1/O
                         net (fo=1, routed)           0.000    14.441    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[7]
    SLICE_X46Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.381    15.237    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X46Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/C
                         clock pessimism              0.445    15.682    
                         clock uncertainty           -0.335    15.347    
    SLICE_X46Y322        FDCE (Setup_fdce_C_D)        0.066    15.413    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 2.323ns (26.749%)  route 6.361ns (73.251%))
  Logic Levels:           19  (CARRY4=5 LUT3=2 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 15.245 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.598     5.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y304        FDCE (Prop_fdce_C_Q)         0.223     5.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/Q
                         net (fo=117, routed)         1.333     7.302    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_228_0
    SLICE_X50Y335        LUT6 (Prop_lut6_I4_O)        0.043     7.345 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_72/O
                         net (fo=1, routed)           0.000     7.345    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_72_n_0
    SLICE_X50Y335        MUXF7 (Prop_muxf7_I0_O)      0.115     7.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_50/O
                         net (fo=1, routed)           0.000     7.460    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_50_n_0
    SLICE_X50Y335        MUXF8 (Prop_muxf8_I0_O)      0.046     7.506 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_35/O
                         net (fo=1, routed)           0.691     8.197    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[2]
    SLICE_X34Y326        LUT6 (Prop_lut6_I1_O)        0.125     8.322 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[3]_i_28/O
                         net (fo=1, routed)           0.000     8.322    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[3]_i_28_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.517    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]_i_15_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=15, routed)          0.690     9.356    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X41Y325        LUT4 (Prop_lut4_I1_O)        0.120     9.476 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     9.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X41Y325        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.669 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.841    10.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X29Y328        LUT3 (Prop_lut3_I1_O)        0.052    10.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.360    10.921    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X28Y328        LUT6 (Prop_lut6_I1_O)        0.136    11.057 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.370    11.428    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    11.697 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000    11.697    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.599    12.407    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X33Y323        LUT3 (Prop_lut3_I1_O)        0.124    12.531 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.307    12.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X33Y324        LUT6 (Prop_lut6_I0_O)        0.043    12.880 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.279    13.159    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X34Y324        LUT5 (Prop_lut5_I0_O)        0.043    13.202 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.368    13.571    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X32Y325        LUT5 (Prop_lut5_I1_O)        0.049    13.620 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_11/O
                         net (fo=1, routed)           0.239    13.858    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_3_0
    SLICE_X32Y325        LUT5 (Prop_lut5_I0_O)        0.136    13.994 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_6/O
                         net (fo=1, routed)           0.285    14.279    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_6_n_0
    SLICE_X31Y325        LUT5 (Prop_lut5_I4_O)        0.043    14.322 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_3/O
                         net (fo=1, routed)           0.000    14.322    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_3_n_0
    SLICE_X31Y325        MUXF7 (Prop_muxf7_I1_O)      0.108    14.430 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.430    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[0]
    SLICE_X31Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.389    15.245    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X31Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]/C
                         clock pessimism              0.445    15.690    
                         clock uncertainty           -0.335    15.355    
    SLICE_X31Y325        FDCE (Setup_fdce_C_D)        0.048    15.403    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 2.081ns (24.061%)  route 6.568ns (75.939%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 15.237 - 10.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.594     5.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X42Y309        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y309        FDCE (Prop_fdce_C_Q)         0.236     5.978 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/Q
                         net (fo=126, routed)         0.952     6.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_175_0
    SLICE_X56Y315        LUT6 (Prop_lut6_I2_O)        0.123     7.053 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_38/O
                         net (fo=1, routed)           0.000     7.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_38_n_0
    SLICE_X56Y315        MUXF7 (Prop_muxf7_I0_O)      0.101     7.154 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_31/O
                         net (fo=1, routed)           0.526     7.680    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_31_n_0
    SLICE_X53Y315        LUT6 (Prop_lut6_I5_O)        0.123     7.803 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.733     8.537    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_40
    SLICE_X43Y320        LUT6 (Prop_lut6_I1_O)        0.043     8.580 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.424     9.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X37Y322        LUT3 (Prop_lut3_I0_O)        0.049     9.053 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.340     9.392    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X36Y323        LUT5 (Prop_lut5_I3_O)        0.136     9.528 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.511    10.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X31Y329        LUT3 (Prop_lut3_I1_O)        0.049    10.088 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.317    10.405    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X29Y329        LUT4 (Prop_lut4_I2_O)        0.136    10.541 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    10.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.830    11.638    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X42Y326        LUT3 (Prop_lut3_I1_O)        0.051    11.689 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_231/O
                         net (fo=1, routed)           0.322    12.011    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_231_n_0
    SLICE_X45Y327        LUT6 (Prop_lut6_I1_O)        0.134    12.145 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_143/O
                         net (fo=1, routed)           0.315    12.460    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_143_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    12.729 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.729    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.840 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.249    13.089    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X45Y327        LUT5 (Prop_lut5_I3_O)        0.124    13.213 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_18/O
                         net (fo=1, routed)           0.442    13.655    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_18_n_0
    SLICE_X47Y325        LUT5 (Prop_lut5_I4_O)        0.043    13.698 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_9/O
                         net (fo=1, routed)           0.330    14.027    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_9_n_0
    SLICE_X47Y323        LUT5 (Prop_lut5_I4_O)        0.043    14.070 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3/O
                         net (fo=1, routed)           0.277    14.348    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3_n_0
    SLICE_X47Y322        LUT5 (Prop_lut5_I2_O)        0.043    14.391 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_1/O
                         net (fo=1, routed)           0.000    14.391    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[3]
    SLICE_X47Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.381    15.237    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X47Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/C
                         clock pessimism              0.445    15.682    
                         clock uncertainty           -0.335    15.347    
    SLICE_X47Y322        FDCE (Setup_fdce_C_D)        0.034    15.381    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -14.391    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 1.951ns (22.498%)  route 6.721ns (77.502%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 15.238 - 10.000 ) 
    Source Clock Delay      (SCD):    5.750ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.602     5.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X34Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y304        FDCE (Prop_fdce_C_Q)         0.204     5.954 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/Q
                         net (fo=124, routed)         1.431     7.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_83_0
    SLICE_X19Y333        LUT6 (Prop_lut6_I4_O)        0.126     7.511 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198/O
                         net (fo=1, routed)           0.000     7.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198_n_0
    SLICE_X19Y333        MUXF7 (Prop_muxf7_I0_O)      0.107     7.618 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_99/O
                         net (fo=1, routed)           0.671     8.288    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13_6
    SLICE_X26Y330        LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41/O
                         net (fo=1, routed)           0.000     8.412    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[3]
                         net (fo=11, routed)          0.481     9.189    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[7]
    SLICE_X27Y327        LUT4 (Prop_lut4_I1_O)        0.120     9.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34/O
                         net (fo=1, routed)           0.000     9.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.502 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.874    10.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_37_0[0]
    SLICE_X36Y323        LUT3 (Prop_lut3_I1_O)        0.043    10.419 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27/O
                         net (fo=2, routed)           0.341    10.760    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27_n_0
    SLICE_X34Y324        LUT6 (Prop_lut6_I1_O)        0.043    10.803 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74/O
                         net (fo=2, routed)           0.361    11.164    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74_n_0
    SLICE_X35Y324        LUT5 (Prop_lut5_I2_O)        0.053    11.217 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43/O
                         net (fo=20, routed)          0.501    11.718    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43_n_0
    SLICE_X44Y324        LUT3 (Prop_lut3_I1_O)        0.144    11.862 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17/O
                         net (fo=3, routed)           0.254    12.116    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17_n_0
    SLICE_X44Y324        LUT6 (Prop_lut6_I4_O)        0.136    12.252 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29/O
                         net (fo=1, routed)           0.366    12.618    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    12.808 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16/CO[3]
                         net (fo=11, routed)          0.490    13.298    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16_n_0
    SLICE_X44Y323        LUT3 (Prop_lut3_I1_O)        0.043    13.341 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_17/O
                         net (fo=1, routed)           0.347    13.688    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_17_n_0
    SLICE_X44Y323        LUT6 (Prop_lut6_I4_O)        0.043    13.731 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_9/O
                         net (fo=1, routed)           0.261    13.992    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_9_n_0
    SLICE_X46Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.035 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_3/O
                         net (fo=1, routed)           0.344    14.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_3_n_0
    SLICE_X46Y321        LUT5 (Prop_lut5_I2_O)        0.043    14.422 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_1/O
                         net (fo=1, routed)           0.000    14.422    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[4]
    SLICE_X46Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.382    15.238    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X46Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/C
                         clock pessimism              0.445    15.683    
                         clock uncertainty           -0.335    15.348    
    SLICE_X46Y321        FDCE (Setup_fdce_C_D)        0.066    15.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 2.081ns (24.026%)  route 6.581ns (75.974%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 15.237 - 10.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.594     5.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X42Y309        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y309        FDCE (Prop_fdce_C_Q)         0.236     5.978 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/Q
                         net (fo=126, routed)         0.952     6.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_175_0
    SLICE_X56Y315        LUT6 (Prop_lut6_I2_O)        0.123     7.053 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_38/O
                         net (fo=1, routed)           0.000     7.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_38_n_0
    SLICE_X56Y315        MUXF7 (Prop_muxf7_I0_O)      0.101     7.154 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_31/O
                         net (fo=1, routed)           0.526     7.680    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_31_n_0
    SLICE_X53Y315        LUT6 (Prop_lut6_I5_O)        0.123     7.803 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.733     8.537    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_40
    SLICE_X43Y320        LUT6 (Prop_lut6_I1_O)        0.043     8.580 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.424     9.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X37Y322        LUT3 (Prop_lut3_I0_O)        0.049     9.053 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.340     9.392    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X36Y323        LUT5 (Prop_lut5_I3_O)        0.136     9.528 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.511    10.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X31Y329        LUT3 (Prop_lut3_I1_O)        0.049    10.088 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.317    10.405    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X29Y329        LUT4 (Prop_lut4_I2_O)        0.136    10.541 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    10.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.830    11.638    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X42Y326        LUT3 (Prop_lut3_I1_O)        0.051    11.689 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_231/O
                         net (fo=1, routed)           0.322    12.011    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_231_n_0
    SLICE_X45Y327        LUT6 (Prop_lut6_I1_O)        0.134    12.145 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_143/O
                         net (fo=1, routed)           0.315    12.460    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_143_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    12.729 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.729    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.840 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.329    13.169    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X42Y324        LUT5 (Prop_lut5_I3_O)        0.124    13.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_17/O
                         net (fo=1, routed)           0.333    13.626    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_17_n_0
    SLICE_X42Y324        LUT5 (Prop_lut5_I4_O)        0.043    13.669 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_9/O
                         net (fo=1, routed)           0.286    13.955    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_9_n_0
    SLICE_X46Y323        LUT5 (Prop_lut5_I4_O)        0.043    13.998 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_3/O
                         net (fo=1, routed)           0.362    14.361    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_3_n_0
    SLICE_X46Y322        LUT5 (Prop_lut5_I2_O)        0.043    14.404 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_1/O
                         net (fo=1, routed)           0.000    14.404    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[2]
    SLICE_X46Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.381    15.237    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X46Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/C
                         clock pessimism              0.445    15.682    
                         clock uncertainty           -0.335    15.347    
    SLICE_X46Y322        FDCE (Setup_fdce_C_D)        0.065    15.412    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.050ns (23.745%)  route 6.583ns (76.255%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 15.238 - 10.000 ) 
    Source Clock Delay      (SCD):    5.750ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.602     5.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X34Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y304        FDCE (Prop_fdce_C_Q)         0.204     5.954 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/Q
                         net (fo=124, routed)         1.431     7.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_83_0
    SLICE_X19Y333        LUT6 (Prop_lut6_I4_O)        0.126     7.511 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198/O
                         net (fo=1, routed)           0.000     7.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198_n_0
    SLICE_X19Y333        MUXF7 (Prop_muxf7_I0_O)      0.107     7.618 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_99/O
                         net (fo=1, routed)           0.671     8.288    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13_6
    SLICE_X26Y330        LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41/O
                         net (fo=1, routed)           0.000     8.412    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[3]
                         net (fo=11, routed)          0.481     9.189    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[7]
    SLICE_X27Y327        LUT4 (Prop_lut4_I1_O)        0.120     9.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34/O
                         net (fo=1, routed)           0.000     9.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.502 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.874    10.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_37_0[0]
    SLICE_X36Y323        LUT3 (Prop_lut3_I1_O)        0.043    10.419 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27/O
                         net (fo=2, routed)           0.341    10.760    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27_n_0
    SLICE_X34Y324        LUT6 (Prop_lut6_I1_O)        0.043    10.803 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74/O
                         net (fo=2, routed)           0.361    11.164    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74_n_0
    SLICE_X35Y324        LUT5 (Prop_lut5_I2_O)        0.053    11.217 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43/O
                         net (fo=20, routed)          0.501    11.718    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43_n_0
    SLICE_X44Y324        LUT3 (Prop_lut3_I1_O)        0.144    11.862 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17/O
                         net (fo=3, routed)           0.254    12.116    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17_n_0
    SLICE_X44Y324        LUT6 (Prop_lut6_I4_O)        0.136    12.252 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29/O
                         net (fo=1, routed)           0.366    12.618    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    12.808 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16/CO[3]
                         net (fo=11, routed)          0.490    13.298    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16_n_0
    SLICE_X44Y323        LUT3 (Prop_lut3_I1_O)        0.049    13.347 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_16/O
                         net (fo=1, routed)           0.209    13.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_16_n_0
    SLICE_X46Y324        LUT6 (Prop_lut6_I2_O)        0.136    13.692 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_9/O
                         net (fo=1, routed)           0.245    13.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_9_n_0
    SLICE_X46Y323        LUT5 (Prop_lut5_I4_O)        0.043    13.980 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_3/O
                         net (fo=1, routed)           0.360    14.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_3_n_0
    SLICE_X46Y321        LUT5 (Prop_lut5_I2_O)        0.043    14.383 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_1/O
                         net (fo=1, routed)           0.000    14.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[5]
    SLICE_X46Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.382    15.238    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X46Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/C
                         clock pessimism              0.445    15.683    
                         clock uncertainty           -0.335    15.348    
    SLICE_X46Y321        FDCE (Setup_fdce_C_D)        0.066    15.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  1.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.171ns (47.438%)  route 0.189ns (52.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.738     2.359    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/mclk
    SLICE_X8Y304         FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y304         FDSE (Prop_fdse_C_Q)         0.107     2.466 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[9]/Q
                         net (fo=6, routed)           0.189     2.655    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/lfsr_inst/state_reg_reg[16][9]
    SLICE_X8Y305         LUT2 (Prop_lut2_I1_O)        0.064     2.719 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/lfsr_inst/state_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.719    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/lfsr_data[29]
    SLICE_X8Y305         FDRE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.983     2.883    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/mclk
    SLICE_X8Y305         FDRE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[29]/C
                         clock pessimism             -0.510     2.373    
                         clock uncertainty            0.200     2.573    
    SLICE_X8Y305         FDRE (Hold_fdre_C_D)         0.087     2.660    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[128]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][128]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.631%)  route 0.216ns (68.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.709     2.269    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X47Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y325        FDCE (Prop_fdce_C_Q)         0.100     2.369 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[128]/Q
                         net (fo=18, routed)          0.216     2.585    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pwdata[128]
    SLICE_X47Y329        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][128]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.955     2.786    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X47Y329        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][128]/C
                         clock pessimism             -0.501     2.285    
                         clock uncertainty            0.200     2.485    
    SLICE_X47Y329        FDCE (Hold_fdce_C_D)         0.038     2.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][128]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.146ns (41.755%)  route 0.204ns (58.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.734     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X8Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y313         FDCE (Prop_fdce_C_Q)         0.118     2.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/Q
                         net (fo=3, routed)           0.204     2.676    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[22]
    SLICE_X8Y313         LUT6 (Prop_lut6_I5_O)        0.028     2.704 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][25]_i_1/O
                         net (fo=1, routed)           0.000     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][25]_i_1_n_0
    SLICE_X8Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.978     2.878    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X8Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/C
                         clock pessimism             -0.523     2.355    
                         clock uncertainty            0.200     2.555    
    SLICE_X8Y313         FDCE (Hold_fdce_C_D)         0.087     2.642    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.426%)  route 0.197ns (60.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.739     2.360    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y301        FDCE (Prop_fdce_C_Q)         0.100     2.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/Q
                         net (fo=3, routed)           0.197     2.656    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[7]
    SLICE_X11Y301        LUT6 (Prop_lut6_I5_O)        0.028     2.684 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][7]_i_1/O
                         net (fo=1, routed)           0.000     2.684    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][7]_i_1_n_0
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.984     2.884    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/C
                         clock pessimism             -0.524     2.360    
                         clock uncertainty            0.200     2.560    
    SLICE_X11Y301        FDCE (Hold_fdce_C_D)         0.061     2.621    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.394%)  route 0.197ns (60.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.765     2.386    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y314         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y314         FDCE (Prop_fdce_C_Q)         0.100     2.486 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/Q
                         net (fo=3, routed)           0.197     2.683    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[21]
    SLICE_X5Y314         LUT6 (Prop_lut6_I5_O)        0.028     2.711 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][24]_i_1/O
                         net (fo=1, routed)           0.000     2.711    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][24]_i_1_n_0
    SLICE_X5Y314         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.009     2.909    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y314         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/C
                         clock pessimism             -0.523     2.386    
                         clock uncertainty            0.200     2.586    
    SLICE_X5Y314         FDCE (Hold_fdce_C_D)         0.060     2.646    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.739     2.360    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y301        FDCE (Prop_fdce_C_Q)         0.100     2.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/Q
                         net (fo=3, routed)           0.197     2.657    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[7]
    SLICE_X11Y301        LUT6 (Prop_lut6_I5_O)        0.028     2.685 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][7]_i_1/O
                         net (fo=1, routed)           0.000     2.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][7]_i_1_n_0
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.984     2.884    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/C
                         clock pessimism             -0.524     2.360    
                         clock uncertainty            0.200     2.560    
    SLICE_X11Y301        FDCE (Hold_fdce_C_D)         0.060     2.620    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.737     2.358    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y303        FDCE (Prop_fdce_C_Q)         0.100     2.458 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/Q
                         net (fo=3, routed)           0.197     2.655    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[8]
    SLICE_X15Y303        LUT6 (Prop_lut6_I5_O)        0.028     2.683 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][8]_i_1/O
                         net (fo=1, routed)           0.000     2.683    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][8]_i_1_n_0
    SLICE_X15Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.983     2.883    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/C
                         clock pessimism             -0.525     2.358    
                         clock uncertainty            0.200     2.558    
    SLICE_X15Y303        FDCE (Hold_fdce_C_D)         0.060     2.618    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.146ns (41.408%)  route 0.207ns (58.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.736     2.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y311        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y311        FDCE (Prop_fdce_C_Q)         0.118     2.475 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/Q
                         net (fo=3, routed)           0.207     2.681    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[19]
    SLICE_X10Y311        LUT6 (Prop_lut6_I5_O)        0.028     2.709 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][19]_i_1/O
                         net (fo=1, routed)           0.000     2.709    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][19]_i_1_n_0
    SLICE_X10Y311        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.981     2.881    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y311        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
                         clock pessimism             -0.524     2.357    
                         clock uncertainty            0.200     2.557    
    SLICE_X10Y311        FDCE (Hold_fdce_C_D)         0.087     2.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sa_do[14]
                            (input port clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 1.285ns (30.900%)  route 2.873ns (69.100%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Input Delay:            2.000ns
  Clock Path Skew:        5.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    H15                                               0.000     2.000 r  sa_do[14] (IN)
                         net (fo=0)                   0.000     2.000    sa_do[14]
    H15                  IBUF (Prop_ibuf_I_O)         1.141     3.141 r  sa_do_IBUF[14]_inst/O
                         net (fo=7, routed)           1.556     4.697    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[14]
    SLICE_X17Y308        LUT6 (Prop_lut6_I4_O)        0.036     4.733 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_20/O
                         net (fo=1, routed)           0.084     4.817    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_20_n_0
    SLICE_X17Y308        LUT6 (Prop_lut6_I3_O)        0.036     4.853 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_7/O
                         net (fo=2, routed)           0.308     5.161    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_7_n_0
    SLICE_X22Y308        LUT6 (Prop_lut6_I4_O)        0.036     5.197 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_2/O
                         net (fo=1, routed)           0.510     5.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_2_n_0
    SLICE_X30Y308        LUT6 (Prop_lut6_I0_O)        0.036     5.743 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_1/O
                         net (fo=2, routed)           0.415     6.158    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]_0[5]
    SLICE_X31Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.603     5.751    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X31Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]/C
                         clock pessimism              0.000     5.751    
                         clock uncertainty            0.235     5.986    
    SLICE_X31Y305        FDCE (Hold_fdce_C_D)         0.105     6.091    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.091    
                         arrival time                           6.158    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[143]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[144]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.173ns (51.269%)  route 0.164ns (48.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.714     2.274    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X46Y319        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y319        FDCE (Prop_fdce_C_Q)         0.107     2.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[143]/Q
                         net (fo=1, routed)           0.164     2.545    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[143]
    SLICE_X48Y321        LUT3 (Prop_lut3_I1_O)        0.066     2.611 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[144]_i_1/O
                         net (fo=1, routed)           0.000     2.611    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[144]
    SLICE_X48Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.954     2.785    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X48Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[144]/C
                         clock pessimism             -0.501     2.284    
                         clock uncertainty            0.200     2.484    
    SLICE_X48Y321        FDCE (Hold_fdce_C_D)         0.060     2.544    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[144]
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PROG_SCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X12Y307  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[16]/C
Min Period        n/a     FDSE/C       n/a            0.750         10.000      9.250      SLICE_X12Y308  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[19]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X12Y310  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[25]/C
Min Period        n/a     FDSE/C       n/a            0.750         10.000      9.250      SLICE_X6Y308   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X10Y308  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[27]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X16Y332  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][87]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X16Y332  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][88]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X24Y335  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][89]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.400         5.000       4.600      SLICE_X11Y305  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[27]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.400         5.000       4.600      SLICE_X11Y305  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X29Y317  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_bits_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X29Y317  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_bits_counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X38Y313  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/set_bits_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X38Y313  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/set_bits_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X34Y316  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/set_bits_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X38Y313  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/set_bits_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X35Y333  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][92]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X12Y325  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][27]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X8Y230   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X8Y230   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X41Y313  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep__0/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y320  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y320  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y320  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y320  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[19]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y321  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[20]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y321  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[21]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y321  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 sa_do[38]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 1.737ns (18.835%)  route 7.484ns (81.165%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT6=9)
  Input Delay:            4.000ns
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    B17                                               0.000    -1.799 f  sa_do[38] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[38]
    B17                  IBUF (Prop_ibuf_I_O)         1.307    -0.493 f  sa_do_IBUF[38]_inst/O
                         net (fo=7, routed)           4.102     3.610    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[38]
    SLICE_X20Y304        LUT2 (Prop_lut2_I0_O)        0.043     3.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[38]_i_7/O
                         net (fo=2, routed)           0.387     4.040    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[38]_i_7_n_0
    SLICE_X14Y305        LUT6 (Prop_lut6_I5_O)        0.043     4.083 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_53/O
                         net (fo=1, routed)           0.633     4.716    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_53_n_0
    SLICE_X16Y308        LUT6 (Prop_lut6_I2_O)        0.043     4.759 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_37/O
                         net (fo=1, routed)           0.184     4.943    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_37_n_0
    SLICE_X17Y309        LUT6 (Prop_lut6_I0_O)        0.043     4.986 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_26/O
                         net (fo=2, routed)           0.659     5.645    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_26_n_0
    SLICE_X26Y316        LUT6 (Prop_lut6_I1_O)        0.043     5.688 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_9/O
                         net (fo=1, routed)           0.197     5.885    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_9_n_0
    SLICE_X26Y318        LUT6 (Prop_lut6_I0_O)        0.043     5.928 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_4/O
                         net (fo=1, routed)           0.278     6.206    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_4_n_0
    SLICE_X26Y315        LUT6 (Prop_lut6_I4_O)        0.043     6.249 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_1/O
                         net (fo=2, routed)           0.594     6.843    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]_0[4]
    SLICE_X32Y306        LUT6 (Prop_lut6_I5_O)        0.043     6.886 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_9/O
                         net (fo=1, routed)           0.159     7.045    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_9_n_0
    SLICE_X32Y306        LUT6 (Prop_lut6_I1_O)        0.043     7.088 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_5/O
                         net (fo=1, routed)           0.290     7.378    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_5_n_0
    SLICE_X36Y307        LUT6 (Prop_lut6_I3_O)        0.043     7.421 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_1/O
                         net (fo=1, routed)           0.000     7.421    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[5]
    SLICE_X36Y307        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.399     8.734    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X36Y307        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/C
                         clock pessimism             -0.830     7.905    
                         clock uncertainty           -0.066     7.838    
    SLICE_X36Y307        FDCE (Setup_fdce_C_D)        0.033     7.871    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.871    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 sa_do[31]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.793ns (19.440%)  route 7.430ns (80.560%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT6=6 MUXF7=1)
  Input Delay:            4.000ns
  Clock Path Skew:        3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    C16                                               0.000    -1.799 r  sa_do[31] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[31]
    C16                  IBUF (Prop_ibuf_I_O)         1.303    -0.496 r  sa_do_IBUF[31]_inst/O
                         net (fo=6, routed)           4.395     3.899    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[31]
    SLICE_X6Y311         LUT4 (Prop_lut4_I0_O)        0.043     3.942 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[31]_i_6/O
                         net (fo=2, routed)           0.812     4.754    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[31]_i_6_n_0
    SLICE_X15Y310        LUT6 (Prop_lut6_I1_O)        0.043     4.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_21/O
                         net (fo=1, routed)           0.376     5.173    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_21_n_0
    SLICE_X20Y308        LUT6 (Prop_lut6_I0_O)        0.043     5.216 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_8/O
                         net (fo=2, routed)           0.374     5.589    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_8_n_0
    SLICE_X20Y308        LUT6 (Prop_lut6_I0_O)        0.043     5.632 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_i_5/O
                         net (fo=1, routed)           0.548     6.180    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_i_5_n_0
    SLICE_X25Y319        LUT6 (Prop_lut6_I3_O)        0.043     6.223 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_i_3/O
                         net (fo=1, routed)           0.000     6.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_i_3_n_0
    SLICE_X25Y319        MUXF7 (Prop_muxf7_I1_O)      0.108     6.331 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_reg_i_1/O
                         net (fo=2, routed)           0.499     6.830    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]_0[28]
    SLICE_X41Y320        LUT6 (Prop_lut6_I4_O)        0.124     6.954 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[154]_i_2/O
                         net (fo=1, routed)           0.427     7.381    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[154]_i_2_n_0
    SLICE_X38Y322        LUT6 (Prop_lut6_I2_O)        0.043     7.424 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[154]_i_1/O
                         net (fo=1, routed)           0.000     7.424    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[154]
    SLICE_X38Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.385     8.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X38Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]/C
                         clock pessimism             -0.830     7.891    
                         clock uncertainty           -0.066     7.824    
    SLICE_X38Y322        FDCE (Setup_fdce_C_D)        0.066     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 sa_do[38]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 1.694ns (18.910%)  route 7.263ns (81.090%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT6=8)
  Input Delay:            4.000ns
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 8.735 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    B17                                               0.000    -1.799 f  sa_do[38] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[38]
    B17                  IBUF (Prop_ibuf_I_O)         1.307    -0.493 f  sa_do_IBUF[38]_inst/O
                         net (fo=7, routed)           4.102     3.610    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[38]
    SLICE_X20Y304        LUT2 (Prop_lut2_I0_O)        0.043     3.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[38]_i_7/O
                         net (fo=2, routed)           0.387     4.040    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[38]_i_7_n_0
    SLICE_X14Y305        LUT6 (Prop_lut6_I5_O)        0.043     4.083 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_53/O
                         net (fo=1, routed)           0.633     4.716    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_53_n_0
    SLICE_X16Y308        LUT6 (Prop_lut6_I2_O)        0.043     4.759 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_37/O
                         net (fo=1, routed)           0.184     4.943    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_37_n_0
    SLICE_X17Y309        LUT6 (Prop_lut6_I0_O)        0.043     4.986 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_26/O
                         net (fo=2, routed)           0.564     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_26_n_0
    SLICE_X26Y314        LUT6 (Prop_lut6_I3_O)        0.043     5.593 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_10/O
                         net (fo=1, routed)           0.371     5.964    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_10_n_0
    SLICE_X33Y309        LUT6 (Prop_lut6_I2_O)        0.043     6.007 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_3/O
                         net (fo=1, routed)           0.367     6.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_3_n_0
    SLICE_X30Y308        LUT6 (Prop_lut6_I1_O)        0.043     6.417 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_1/O
                         net (fo=2, routed)           0.378     6.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]_0[5]
    SLICE_X35Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.838 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_3/O
                         net (fo=1, routed)           0.276     7.114    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_3_n_0
    SLICE_X36Y305        LUT6 (Prop_lut6_I2_O)        0.043     7.157 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_1/O
                         net (fo=1, routed)           0.000     7.157    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[6]
    SLICE_X36Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.400     8.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X36Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/C
                         clock pessimism             -0.830     7.906    
                         clock uncertainty           -0.066     7.839    
    SLICE_X36Y305        FDCE (Setup_fdce_C_D)        0.034     7.873    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 sa_do[38]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 1.608ns (18.446%)  route 7.108ns (81.554%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT6=6)
  Input Delay:            4.000ns
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.059ns = ( 8.941 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    B17                                               0.000    -1.799 f  sa_do[38] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[38]
    B17                  IBUF (Prop_ibuf_I_O)         1.307    -0.493 f  sa_do_IBUF[38]_inst/O
                         net (fo=7, routed)           4.102     3.610    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[38]
    SLICE_X20Y304        LUT2 (Prop_lut2_I0_O)        0.043     3.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[38]_i_7/O
                         net (fo=2, routed)           0.387     4.040    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[38]_i_7_n_0
    SLICE_X14Y305        LUT6 (Prop_lut6_I5_O)        0.043     4.083 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_53/O
                         net (fo=1, routed)           0.633     4.716    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_53_n_0
    SLICE_X16Y308        LUT6 (Prop_lut6_I2_O)        0.043     4.759 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_37/O
                         net (fo=1, routed)           0.184     4.943    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_37_n_0
    SLICE_X17Y309        LUT6 (Prop_lut6_I0_O)        0.043     4.986 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_26/O
                         net (fo=2, routed)           0.564     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_26_n_0
    SLICE_X26Y314        LUT6 (Prop_lut6_I3_O)        0.043     5.593 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_10/O
                         net (fo=1, routed)           0.371     5.964    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_10_n_0
    SLICE_X33Y309        LUT6 (Prop_lut6_I2_O)        0.043     6.007 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_3/O
                         net (fo=1, routed)           0.367     6.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_3_n_0
    SLICE_X30Y308        LUT6 (Prop_lut6_I1_O)        0.043     6.417 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_1/O
                         net (fo=2, routed)           0.499     6.916    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]_0[5]
    SLICE_X31Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.404     8.941    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X31Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]/C
                         clock pessimism             -0.830     8.112    
                         clock uncertainty           -0.066     8.045    
    SLICE_X31Y305        FDCE (Setup_fdce_C_D)       -0.010     8.035    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 2.322ns (26.537%)  route 6.428ns (73.463%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 8.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.598    -1.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y304        FDCE (Prop_fdce_C_Q)         0.223    -1.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/Q
                         net (fo=117, routed)         1.333     0.044    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_228_0
    SLICE_X50Y335        LUT6 (Prop_lut6_I4_O)        0.043     0.087 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_72/O
                         net (fo=1, routed)           0.000     0.087    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_72_n_0
    SLICE_X50Y335        MUXF7 (Prop_muxf7_I0_O)      0.115     0.202 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_50/O
                         net (fo=1, routed)           0.000     0.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_50_n_0
    SLICE_X50Y335        MUXF8 (Prop_muxf8_I0_O)      0.046     0.248 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_35/O
                         net (fo=1, routed)           0.691     0.939    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[2]
    SLICE_X34Y326        LUT6 (Prop_lut6_I1_O)        0.125     1.064 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[3]_i_28/O
                         net (fo=1, routed)           0.000     1.064    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[3]_i_28_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.259    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]_i_15_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=15, routed)          0.690     2.099    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X41Y325        LUT4 (Prop_lut4_I1_O)        0.120     2.219 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     2.219    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X41Y325        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.412 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.841     3.252    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X29Y328        LUT3 (Prop_lut3_I1_O)        0.052     3.304 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.360     3.664    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X28Y328        LUT6 (Prop_lut6_I1_O)        0.136     3.800 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.370     4.170    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.439 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000     4.439    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.550 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.599     5.149    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X33Y323        LUT3 (Prop_lut3_I1_O)        0.124     5.273 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.307     5.580    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X33Y324        LUT6 (Prop_lut6_I0_O)        0.043     5.623 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.279     5.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X34Y324        LUT5 (Prop_lut5_I0_O)        0.043     5.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.331     6.276    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X31Y324        LUT3 (Prop_lut3_I2_O)        0.052     6.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[3]_i_11/O
                         net (fo=1, routed)           0.344     6.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3_0
    SLICE_X31Y323        LUT5 (Prop_lut5_I0_O)        0.132     6.804 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6/O
                         net (fo=1, routed)           0.284     7.088    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6_n_0
    SLICE_X32Y323        LUT5 (Prop_lut5_I4_O)        0.043     7.131 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3/O
                         net (fo=1, routed)           0.000     7.131    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3_n_0
    SLICE_X32Y323        MUXF7 (Prop_muxf7_I1_O)      0.108     7.239 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.239    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[3]
    SLICE_X32Y323        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.389     8.926    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X32Y323        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/C
                         clock pessimism             -0.494     8.433    
                         clock uncertainty           -0.066     8.366    
    SLICE_X32Y323        FDCE (Setup_fdce_C_D)        0.048     8.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 sa_rdy
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 1.647ns (19.367%)  route 6.856ns (80.633%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT5=2 LUT6=5)
  Input Delay:            4.000ns
  Clock Path Skew:        3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 8.745 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    D16                                               0.000    -1.799 f  sa_rdy (IN)
                         net (fo=0)                   0.000    -1.799    sa_rdy
    D16                  IBUF (Prop_ibuf_I_O)         1.303    -0.497 f  sa_rdy_IBUF_inst/O
                         net (fo=56, routed)          3.945     3.448    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_rdy
    SLICE_X33Y304        LUT2 (Prop_lut2_I0_O)        0.043     3.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_bits_counter[31]_i_4/O
                         net (fo=56, routed)          0.846     4.337    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_bits_counter[31]_i_4_n_0
    SLICE_X25Y318        LUT6 (Prop_lut6_I2_O)        0.043     4.380 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[3]_i_5/O
                         net (fo=1, routed)           0.232     4.612    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[3]_i_5_n_0
    SLICE_X25Y318        LUT6 (Prop_lut6_I0_O)        0.043     4.655 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[3]_i_3/O
                         net (fo=1, routed)           0.708     5.364    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[3]_i_3_n_0
    SLICE_X25Y305        LUT6 (Prop_lut6_I2_O)        0.043     5.407 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[3]_i_1/O
                         net (fo=2, routed)           0.436     5.843    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]_0[7]
    SLICE_X17Y305        LUT6 (Prop_lut6_I4_O)        0.043     5.886 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[8]_i_10/O
                         net (fo=1, routed)           0.098     5.984    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[8]_i_10_n_0
    SLICE_X17Y305        LUT6 (Prop_lut6_I2_O)        0.043     6.027 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[8]_i_4/O
                         net (fo=1, routed)           0.236     6.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[8]_i_4_n_0
    SLICE_X17Y305        LUT5 (Prop_lut5_I4_O)        0.043     6.306 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[8]_i_2/O
                         net (fo=1, routed)           0.355     6.660    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[8]_i_2_n_0
    SLICE_X17Y305        LUT5 (Prop_lut5_I2_O)        0.043     6.703 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[8]_i_1/O
                         net (fo=1, routed)           0.000     6.703    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[8]
    SLICE_X17Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.410     8.745    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X17Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[8]/C
                         clock pessimism             -0.830     7.916    
                         clock uncertainty           -0.066     7.849    
    SLICE_X17Y305        FDCE (Setup_fdce_C_D)        0.034     7.883    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 1.951ns (22.441%)  route 6.743ns (77.559%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.082ns = ( 8.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.602    -1.507    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X34Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y304        FDCE (Prop_fdce_C_Q)         0.204    -1.303 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/Q
                         net (fo=124, routed)         1.431     0.127    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_83_0
    SLICE_X19Y333        LUT6 (Prop_lut6_I4_O)        0.126     0.253 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198/O
                         net (fo=1, routed)           0.000     0.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198_n_0
    SLICE_X19Y333        MUXF7 (Prop_muxf7_I0_O)      0.107     0.360 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_99/O
                         net (fo=1, routed)           0.671     1.031    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13_6
    SLICE_X26Y330        LUT6 (Prop_lut6_I3_O)        0.124     1.155 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41/O
                         net (fo=1, routed)           0.000     1.155    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     1.451 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[3]
                         net (fo=11, routed)          0.481     1.932    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[7]
    SLICE_X27Y327        LUT4 (Prop_lut4_I1_O)        0.120     2.052 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34/O
                         net (fo=1, routed)           0.000     2.052    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.245 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.874     3.119    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_37_0[0]
    SLICE_X36Y323        LUT3 (Prop_lut3_I1_O)        0.043     3.162 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27/O
                         net (fo=2, routed)           0.341     3.502    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27_n_0
    SLICE_X34Y324        LUT6 (Prop_lut6_I1_O)        0.043     3.545 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74/O
                         net (fo=2, routed)           0.361     3.907    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74_n_0
    SLICE_X35Y324        LUT5 (Prop_lut5_I2_O)        0.053     3.960 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43/O
                         net (fo=20, routed)          0.501     4.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43_n_0
    SLICE_X44Y324        LUT3 (Prop_lut3_I1_O)        0.144     4.605 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17/O
                         net (fo=3, routed)           0.254     4.859    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17_n_0
    SLICE_X44Y324        LUT6 (Prop_lut6_I4_O)        0.136     4.995 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29/O
                         net (fo=1, routed)           0.366     5.361    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     5.551 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16/CO[3]
                         net (fo=11, routed)          0.518     6.069    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16_n_0
    SLICE_X48Y325        LUT3 (Prop_lut3_I1_O)        0.043     6.112 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_18/O
                         net (fo=1, routed)           0.359     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_18_n_0
    SLICE_X48Y325        LUT6 (Prop_lut6_I4_O)        0.043     6.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_9/O
                         net (fo=1, routed)           0.236     6.749    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_9_n_0
    SLICE_X48Y325        LUT5 (Prop_lut5_I4_O)        0.043     6.792 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_3/O
                         net (fo=1, routed)           0.351     7.143    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_3_n_0
    SLICE_X47Y322        LUT5 (Prop_lut5_I2_O)        0.043     7.186 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_1/O
                         net (fo=1, routed)           0.000     7.186    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[6]
    SLICE_X47Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.381     8.918    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X47Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/C
                         clock pessimism             -0.494     8.425    
                         clock uncertainty           -0.066     8.358    
    SLICE_X47Y322        FDCE (Setup_fdce_C_D)        0.034     8.392    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.081ns (23.848%)  route 6.645ns (76.152%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.081ns = ( 8.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.594    -1.515    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X42Y309        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y309        FDCE (Prop_fdce_C_Q)         0.236    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/Q
                         net (fo=126, routed)         0.952    -0.327    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_175_0
    SLICE_X56Y315        LUT6 (Prop_lut6_I2_O)        0.123    -0.204 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_38/O
                         net (fo=1, routed)           0.000    -0.204    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_38_n_0
    SLICE_X56Y315        MUXF7 (Prop_muxf7_I0_O)      0.101    -0.103 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_31/O
                         net (fo=1, routed)           0.526     0.423    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_31_n_0
    SLICE_X53Y315        LUT6 (Prop_lut6_I5_O)        0.123     0.546 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.733     1.279    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_40
    SLICE_X43Y320        LUT6 (Prop_lut6_I1_O)        0.043     1.322 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.424     1.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X37Y322        LUT3 (Prop_lut3_I0_O)        0.049     1.795 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.340     2.135    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X36Y323        LUT5 (Prop_lut5_I3_O)        0.136     2.271 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.511     2.782    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X31Y329        LUT3 (Prop_lut3_I1_O)        0.049     2.831 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.317     3.148    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X29Y329        LUT4 (Prop_lut4_I2_O)        0.136     3.284 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000     3.284    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.830     4.381    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X42Y326        LUT3 (Prop_lut3_I1_O)        0.051     4.432 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_231/O
                         net (fo=1, routed)           0.322     4.754    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_231_n_0
    SLICE_X45Y327        LUT6 (Prop_lut6_I1_O)        0.134     4.888 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_143/O
                         net (fo=1, routed)           0.315     5.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_143_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.471 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.471    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.582 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.420     6.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X38Y324        LUT5 (Prop_lut5_I3_O)        0.124     6.126 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_17/O
                         net (fo=1, routed)           0.244     6.371    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_17_n_0
    SLICE_X38Y324        LUT6 (Prop_lut6_I3_O)        0.043     6.414 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_8/O
                         net (fo=1, routed)           0.297     6.711    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_8_n_0
    SLICE_X38Y324        LUT5 (Prop_lut5_I2_O)        0.043     6.754 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_3/O
                         net (fo=1, routed)           0.414     7.168    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_3_n_0
    SLICE_X46Y321        LUT5 (Prop_lut5_I2_O)        0.043     7.211 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_1/O
                         net (fo=1, routed)           0.000     7.211    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[0]
    SLICE_X46Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.382     8.919    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X46Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/C
                         clock pessimism             -0.494     8.426    
                         clock uncertainty           -0.066     8.359    
    SLICE_X46Y321        FDCE (Setup_fdce_C_D)        0.064     8.423    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 2.325ns (26.716%)  route 6.378ns (73.284%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 8.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.598    -1.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y304        FDCE (Prop_fdce_C_Q)         0.223    -1.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/Q
                         net (fo=117, routed)         1.333     0.044    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_228_0
    SLICE_X50Y335        LUT6 (Prop_lut6_I4_O)        0.043     0.087 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_72/O
                         net (fo=1, routed)           0.000     0.087    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_72_n_0
    SLICE_X50Y335        MUXF7 (Prop_muxf7_I0_O)      0.115     0.202 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_50/O
                         net (fo=1, routed)           0.000     0.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_50_n_0
    SLICE_X50Y335        MUXF8 (Prop_muxf8_I0_O)      0.046     0.248 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_35/O
                         net (fo=1, routed)           0.691     0.939    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[2]
    SLICE_X34Y326        LUT6 (Prop_lut6_I1_O)        0.125     1.064 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[3]_i_28/O
                         net (fo=1, routed)           0.000     1.064    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[3]_i_28_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.259    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]_i_15_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=15, routed)          0.690     2.099    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X41Y325        LUT4 (Prop_lut4_I1_O)        0.120     2.219 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     2.219    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X41Y325        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.412 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.841     3.252    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X29Y328        LUT3 (Prop_lut3_I1_O)        0.052     3.304 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.360     3.664    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X28Y328        LUT6 (Prop_lut6_I1_O)        0.136     3.800 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.370     4.170    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.439 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000     4.439    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.550 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.599     5.149    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X33Y323        LUT3 (Prop_lut3_I1_O)        0.124     5.273 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.307     5.580    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X33Y324        LUT6 (Prop_lut6_I0_O)        0.043     5.623 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.279     5.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X34Y324        LUT5 (Prop_lut5_I0_O)        0.043     5.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.362     6.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X34Y325        LUT3 (Prop_lut3_I1_O)        0.051     6.358 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_11/O
                         net (fo=1, routed)           0.261     6.620    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3_0
    SLICE_X35Y325        LUT5 (Prop_lut5_I0_O)        0.136     6.756 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_6/O
                         net (fo=1, routed)           0.285     7.040    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_6_n_0
    SLICE_X35Y322        LUT5 (Prop_lut5_I4_O)        0.043     7.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3/O
                         net (fo=1, routed)           0.000     7.083    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3_n_0
    SLICE_X35Y322        MUXF7 (Prop_muxf7_I1_O)      0.108     7.191 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.191    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[4]
    SLICE_X35Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.390     8.927    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X35Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/C
                         clock pessimism             -0.494     8.434    
                         clock uncertainty           -0.066     8.367    
    SLICE_X35Y322        FDCE (Setup_fdce_C_D)        0.048     8.415    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 1.951ns (22.448%)  route 6.740ns (77.552%))
  Logic Levels:           16  (CARRY4=3 LUT3=2 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.082ns = ( 8.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.602    -1.507    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X34Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y304        FDCE (Prop_fdce_C_Q)         0.204    -1.303 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep/Q
                         net (fo=124, routed)         1.431     0.127    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_83_0
    SLICE_X19Y333        LUT6 (Prop_lut6_I4_O)        0.126     0.253 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198/O
                         net (fo=1, routed)           0.000     0.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_198_n_0
    SLICE_X19Y333        MUXF7 (Prop_muxf7_I0_O)      0.107     0.360 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_99/O
                         net (fo=1, routed)           0.671     1.031    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13_6
    SLICE_X26Y330        LUT6 (Prop_lut6_I3_O)        0.124     1.155 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41/O
                         net (fo=1, routed)           0.000     1.155    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_41_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     1.451 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[3]
                         net (fo=11, routed)          0.481     1.932    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[7]
    SLICE_X27Y327        LUT4 (Prop_lut4_I1_O)        0.120     2.052 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34/O
                         net (fo=1, routed)           0.000     2.052    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_34_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.245 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.874     3.119    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_37_0[0]
    SLICE_X36Y323        LUT3 (Prop_lut3_I1_O)        0.043     3.162 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27/O
                         net (fo=2, routed)           0.341     3.502    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_27_n_0
    SLICE_X34Y324        LUT6 (Prop_lut6_I1_O)        0.043     3.545 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74/O
                         net (fo=2, routed)           0.361     3.907    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74_n_0
    SLICE_X35Y324        LUT5 (Prop_lut5_I2_O)        0.053     3.960 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43/O
                         net (fo=20, routed)          0.501     4.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43_n_0
    SLICE_X44Y324        LUT3 (Prop_lut3_I1_O)        0.144     4.605 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17/O
                         net (fo=3, routed)           0.254     4.859    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17_n_0
    SLICE_X44Y324        LUT6 (Prop_lut6_I4_O)        0.136     4.995 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29/O
                         net (fo=1, routed)           0.366     5.361    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_29_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     5.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16/CO[3]
                         net (fo=11, routed)          0.463     6.014    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[6]_i_16_n_0
    SLICE_X42Y326        LUT5 (Prop_lut5_I3_O)        0.043     6.057 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_19/O
                         net (fo=1, routed)           0.351     6.407    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_19_n_0
    SLICE_X43Y326        LUT5 (Prop_lut5_I2_O)        0.043     6.450 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_9/O
                         net (fo=1, routed)           0.258     6.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_9_n_0
    SLICE_X46Y326        LUT5 (Prop_lut5_I4_O)        0.043     6.751 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_3/O
                         net (fo=1, routed)           0.390     7.141    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_3_n_0
    SLICE_X46Y322        LUT5 (Prop_lut5_I2_O)        0.043     7.184 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_1/O
                         net (fo=1, routed)           0.000     7.184    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[7]
    SLICE_X46Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.381     8.918    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X46Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/C
                         clock pessimism             -0.494     8.425    
                         clock uncertainty           -0.066     8.358    
    SLICE_X46Y322        FDCE (Setup_fdce_C_D)        0.066     8.424    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                  1.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.171ns (47.438%)  route 0.189ns (52.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.738    -0.310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/mclk
    SLICE_X8Y304         FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y304         FDSE (Prop_fdse_C_Q)         0.107    -0.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[9]/Q
                         net (fo=6, routed)           0.189    -0.013    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/lfsr_inst/state_reg_reg[16][9]
    SLICE_X8Y305         LUT2 (Prop_lut2_I1_O)        0.064     0.051 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/lfsr_inst/state_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     0.051    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/lfsr_data[29]
    SLICE_X8Y305         FDRE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.983    -0.296    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/mclk
    SLICE_X8Y305         FDRE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[29]/C
                         clock pessimism              0.001    -0.296    
    SLICE_X8Y305         FDRE (Hold_fdre_C_D)         0.087    -0.209    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[128]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][128]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.631%)  route 0.216ns (68.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.709    -0.400    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X47Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y325        FDCE (Prop_fdce_C_Q)         0.100    -0.300 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[128]/Q
                         net (fo=18, routed)          0.216    -0.083    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pwdata[128]
    SLICE_X47Y329        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.955    -0.393    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X47Y329        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][128]/C
                         clock pessimism              0.010    -0.384    
    SLICE_X47Y329        FDCE (Hold_fdce_C_D)         0.038    -0.346    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][128]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.146ns (41.755%)  route 0.204ns (58.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.734    -0.314    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X8Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y313         FDCE (Prop_fdce_C_Q)         0.118    -0.196 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/Q
                         net (fo=3, routed)           0.204     0.008    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[22]
    SLICE_X8Y313         LUT6 (Prop_lut6_I5_O)        0.028     0.036 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][25]_i_1/O
                         net (fo=1, routed)           0.000     0.036    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][25]_i_1_n_0
    SLICE_X8Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.978    -0.301    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X8Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]/C
                         clock pessimism             -0.012    -0.314    
    SLICE_X8Y313         FDCE (Hold_fdce_C_D)         0.087    -0.227    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][25]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.426%)  route 0.197ns (60.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.739    -0.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y301        FDCE (Prop_fdce_C_Q)         0.100    -0.209 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/Q
                         net (fo=3, routed)           0.197    -0.012    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[7]
    SLICE_X11Y301        LUT6 (Prop_lut6_I5_O)        0.028     0.016 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][7]_i_1/O
                         net (fo=1, routed)           0.000     0.016    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][7]_i_1_n_0
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.984    -0.295    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]/C
                         clock pessimism             -0.013    -0.309    
    SLICE_X11Y301        FDCE (Hold_fdce_C_D)         0.061    -0.248    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.394%)  route 0.197ns (60.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.765    -0.283    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y314         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y314         FDCE (Prop_fdce_C_Q)         0.100    -0.183 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/Q
                         net (fo=3, routed)           0.197     0.014    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[21]
    SLICE_X5Y314         LUT6 (Prop_lut6_I5_O)        0.028     0.042 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][24]_i_1/O
                         net (fo=1, routed)           0.000     0.042    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][24]_i_1_n_0
    SLICE_X5Y314         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         1.009    -0.270    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y314         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]/C
                         clock pessimism             -0.012    -0.283    
    SLICE_X5Y314         FDCE (Hold_fdce_C_D)         0.060    -0.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][24]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.737    -0.311    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y303        FDCE (Prop_fdce_C_Q)         0.100    -0.211 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/Q
                         net (fo=3, routed)           0.197    -0.014    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[8]
    SLICE_X15Y303        LUT6 (Prop_lut6_I5_O)        0.028     0.014 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][8]_i_1/O
                         net (fo=1, routed)           0.000     0.014    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][8]_i_1_n_0
    SLICE_X15Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.983    -0.296    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/C
                         clock pessimism             -0.014    -0.311    
    SLICE_X15Y303        FDCE (Hold_fdce_C_D)         0.060    -0.251    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.739    -0.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y301        FDCE (Prop_fdce_C_Q)         0.100    -0.209 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/Q
                         net (fo=3, routed)           0.197    -0.012    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[7]
    SLICE_X11Y301        LUT6 (Prop_lut6_I5_O)        0.028     0.016 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][7]_i_1/O
                         net (fo=1, routed)           0.000     0.016    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][7]_i_1_n_0
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.984    -0.295    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]/C
                         clock pessimism             -0.013    -0.309    
    SLICE_X11Y301        FDCE (Hold_fdce_C_D)         0.060    -0.249    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.146ns (41.408%)  route 0.207ns (58.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.736    -0.312    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y311        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y311        FDCE (Prop_fdce_C_Q)         0.118    -0.194 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/Q
                         net (fo=3, routed)           0.207     0.013    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[19]
    SLICE_X10Y311        LUT6 (Prop_lut6_I5_O)        0.028     0.041 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][19]_i_1/O
                         net (fo=1, routed)           0.000     0.041    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][19]_i_1_n_0
    SLICE_X10Y311        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=786, routed)         0.981    -0.298    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y311        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
                         clock pessimism             -0.013    -0.312    
    SLICE_X10Y311        FDCE (Hold_fdce_C_D)         0.087    -0.225    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[143]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[144]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.173ns (51.269%)  route 0.164ns (48.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.714    -0.395    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X46Y319        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y319        FDCE (Prop_fdce_C_Q)         0.107    -0.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[143]/Q
                         net (fo=1, routed)           0.164    -0.123    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[143]
    SLICE_X48Y321        LUT3 (Prop_lut3_I1_O)        0.066    -0.057 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[144]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[144]
    SLICE_X48Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.954    -0.394    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X48Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[144]/C
                         clock pessimism              0.010    -0.385    
    SLICE_X48Y321        FDCE (Hold_fdce_C_D)         0.060    -0.325    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[144]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[98]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[99]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.157ns (42.330%)  route 0.214ns (57.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.723    -0.386    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X40Y312        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y312        FDCE (Prop_fdce_C_Q)         0.091    -0.295 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[98]/Q
                         net (fo=1, routed)           0.214    -0.081    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[98]
    SLICE_X38Y311        LUT6 (Prop_lut6_I1_O)        0.066    -0.015 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[99]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[99]
    SLICE_X38Y311        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.968    -0.380    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X38Y311        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[99]/C
                         clock pessimism              0.010    -0.371    
    SLICE_X38Y311        FDCE (Hold_fdce_C_D)         0.087    -0.284    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[99]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y15   ember_fpga_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0    ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I1
Min Period        n/a     BUFGCTRL/I0         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[16]/C
Min Period        n/a     FDSE/C              n/a            0.750         10.000      9.250      SLICE_X12Y308    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[25]/C
Min Period        n/a     FDSE/C              n/a            0.750         10.000      9.250      SLICE_X6Y308     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X10Y308    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[27]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X16Y332    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][87]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.400         5.000       4.600      SLICE_X12Y308    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X12Y310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[25]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         5.000       4.600      SLICE_X6Y308     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y308    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X16Y332    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][87]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X16Y332    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][88]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X20Y326    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][90]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X34Y335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][91]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X34Y335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][92]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X20Y326    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][96]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X12Y307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X6Y306     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X6Y306     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y308    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X12Y308    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X6Y303     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X14Y306    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X14Y306    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X6Y307     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ember_fpga_clk_wiz_0
  To Clock:  clkfbout_ember_fpga_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y2    ember_fpga_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][30]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 0.275ns (4.439%)  route 5.921ns (95.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.732ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602    -1.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.509 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609    -0.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052    -0.848 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.312     4.463    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X5Y329         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.455     8.790    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X5Y329         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][30]/C
                         clock pessimism             -0.517     8.274    
                         clock uncertainty           -0.066     8.207    
    SLICE_X5Y329         FDCE (Recov_fdce_C_CLR)     -0.305     7.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][30]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.275ns (4.497%)  route 5.840ns (95.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.732ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602    -1.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.509 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609    -0.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052    -0.848 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.231     4.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X11Y313        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.407     8.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X11Y313        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/C
                         clock pessimism             -0.517     8.226    
                         clock uncertainty           -0.066     8.159    
    SLICE_X11Y313        FDCE (Recov_fdce_C_CLR)     -0.305     7.854    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.275ns (4.497%)  route 5.840ns (95.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.732ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602    -1.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.509 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609    -0.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052    -0.848 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.231     4.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X11Y313        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.407     8.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X11Y313        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/C
                         clock pessimism             -0.517     8.226    
                         clock uncertainty           -0.066     8.159    
    SLICE_X11Y313        FDCE (Recov_fdce_C_CLR)     -0.305     7.854    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.275ns (4.482%)  route 5.860ns (95.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 8.791 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.732ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602    -1.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.509 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609    -0.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052    -0.848 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.251     4.403    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X4Y319         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.456     8.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X4Y319         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]/C
                         clock pessimism             -0.517     8.275    
                         clock uncertainty           -0.066     8.208    
    SLICE_X4Y319         FDCE (Recov_fdce_C_CLR)     -0.305     7.903    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]
  -------------------------------------------------------------------
                         required time                          7.903    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][3]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 0.275ns (4.484%)  route 5.858ns (95.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 8.791 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.732ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602    -1.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.509 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609    -0.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052    -0.848 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.249     4.401    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X5Y319         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.456     8.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X5Y319         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][3]/C
                         clock pessimism             -0.517     8.275    
                         clock uncertainty           -0.066     8.208    
    SLICE_X5Y319         FDCE (Recov_fdce_C_CLR)     -0.305     7.903    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][3]
  -------------------------------------------------------------------
                         required time                          7.903    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.275ns (4.482%)  route 5.860ns (95.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.200ns = ( 8.800 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.732ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602    -1.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.509 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609    -0.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052    -0.848 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.251     4.403    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X7Y302         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.465     8.800    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X7Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][1]/C
                         clock pessimism             -0.517     8.284    
                         clock uncertainty           -0.066     8.217    
    SLICE_X7Y302         FDCE (Recov_fdce_C_CLR)     -0.305     7.912    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][1]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][28]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.275ns (4.499%)  route 5.837ns (95.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.212ns = ( 8.788 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.732ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602    -1.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.509 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609    -0.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052    -0.848 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.228     4.380    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X4Y328         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.453     8.788    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X4Y328         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][28]/C
                         clock pessimism             -0.517     8.272    
                         clock uncertainty           -0.066     8.205    
    SLICE_X4Y328         FDCE (Recov_fdce_C_CLR)     -0.305     7.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][28]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.275ns (4.491%)  route 5.848ns (95.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.200ns = ( 8.800 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.732ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602    -1.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.509 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609    -0.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052    -0.848 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.239     4.391    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X5Y304         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.465     8.800    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X5Y304         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][10]/C
                         clock pessimism             -0.517     8.284    
                         clock uncertainty           -0.066     8.217    
    SLICE_X5Y304         FDCE (Recov_fdce_C_CLR)     -0.305     7.912    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.275ns (4.491%)  route 5.848ns (95.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.200ns = ( 8.800 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.732ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602    -1.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.509 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609    -0.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052    -0.848 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.239     4.391    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X5Y304         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.465     8.800    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X5Y304         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][12]/C
                         clock pessimism             -0.517     8.284    
                         clock uncertainty           -0.066     8.217    
    SLICE_X5Y304         FDCE (Recov_fdce_C_CLR)     -0.305     7.912    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][12]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][30]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 0.275ns (4.501%)  route 5.835ns (95.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.212ns = ( 8.788 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.732ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602    -1.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.509 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609    -0.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052    -0.848 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.226     4.378    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X5Y328         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.453     8.788    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X5Y328         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][30]/C
                         clock pessimism             -0.517     8.272    
                         clock uncertainty           -0.066     8.205    
    SLICE_X5Y328         FDCE (Recov_fdce_C_CLR)     -0.305     7.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][30]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  3.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][132]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.130ns (20.381%)  route 0.508ns (79.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730    -0.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     0.069 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.190     0.259    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][132]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][132]/C
                         clock pessimism              0.212    -0.264    
    SLICE_X37Y298        FDCE (Remov_fdce_C_CLR)     -0.110    -0.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][132]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][141]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.130ns (20.381%)  route 0.508ns (79.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730    -0.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     0.069 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.190     0.259    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][141]/C
                         clock pessimism              0.212    -0.264    
    SLICE_X37Y298        FDCE (Remov_fdce_C_CLR)     -0.110    -0.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][141]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.130ns (20.381%)  route 0.508ns (79.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730    -0.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     0.069 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.190     0.259    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/C
                         clock pessimism              0.212    -0.264    
    SLICE_X37Y298        FDCE (Remov_fdce_C_CLR)     -0.110    -0.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][141]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.130ns (20.314%)  route 0.510ns (79.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730    -0.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     0.069 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.192     0.261    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X36Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][141]/C
                         clock pessimism              0.212    -0.264    
    SLICE_X36Y298        FDCE (Remov_fdce_C_CLR)     -0.110    -0.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][141]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][69]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.130ns (22.661%)  route 0.444ns (77.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730    -0.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     0.069 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.126     0.195    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y301        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.973    -0.375    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][69]/C
                         clock pessimism              0.027    -0.349    
    SLICE_X37Y301        FDCE (Remov_fdce_C_CLR)     -0.110    -0.459    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][69]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][141]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.130ns (18.951%)  route 0.556ns (81.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730    -0.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     0.069 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.238     0.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X38Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][141]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X38Y298        FDCE (Remov_fdce_C_CLR)     -0.091    -0.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][141]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][132]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.130ns (18.951%)  route 0.556ns (81.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730    -0.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     0.069 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.238     0.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X39Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][132]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][132]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X39Y298        FDCE (Remov_fdce_C_CLR)     -0.110    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][132]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][141]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.130ns (18.951%)  route 0.556ns (81.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730    -0.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     0.069 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.238     0.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X39Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][141]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X39Y298        FDCE (Remov_fdce_C_CLR)     -0.110    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][141]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.130ns (18.951%)  route 0.556ns (81.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730    -0.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     0.069 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.238     0.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X39Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X39Y298        FDCE (Remov_fdce_C_CLR)     -0.110    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][141]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.130ns (20.423%)  route 0.507ns (79.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730    -0.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     0.069 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.189     0.258    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y300        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.973    -0.375    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y300        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][141]/C
                         clock pessimism              0.027    -0.349    
    SLICE_X37Y300        FDCE (Remov_fdce_C_CLR)     -0.110    -0.459    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][141]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        3.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][30]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 0.275ns (4.439%)  route 5.921ns (95.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602     5.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.748 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609     6.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052     6.409 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.312    11.721    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X5Y329         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.455    15.109    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X5Y329         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][30]/C
                         clock pessimism              0.422    15.531    
                         clock uncertainty           -0.335    15.196    
    SLICE_X5Y329         FDCE (Recov_fdce_C_CLR)     -0.305    14.891    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][30]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.275ns (4.497%)  route 5.840ns (95.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602     5.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.748 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609     6.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052     6.409 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.231    11.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X11Y313        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.407    15.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X11Y313        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/C
                         clock pessimism              0.422    15.483    
                         clock uncertainty           -0.335    15.148    
    SLICE_X11Y313        FDCE (Recov_fdce_C_CLR)     -0.305    14.843    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.275ns (4.497%)  route 5.840ns (95.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602     5.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.748 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609     6.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052     6.409 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.231    11.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X11Y313        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.407    15.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X11Y313        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/C
                         clock pessimism              0.422    15.483    
                         clock uncertainty           -0.335    15.148    
    SLICE_X11Y313        FDCE (Recov_fdce_C_CLR)     -0.305    14.843    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.275ns (4.482%)  route 5.860ns (95.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602     5.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.748 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609     6.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052     6.409 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.251    11.660    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X4Y319         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.456    15.110    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X4Y319         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]/C
                         clock pessimism              0.422    15.532    
                         clock uncertainty           -0.335    15.197    
    SLICE_X4Y319         FDCE (Recov_fdce_C_CLR)     -0.305    14.892    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][3]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 0.275ns (4.484%)  route 5.858ns (95.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602     5.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.748 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609     6.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052     6.409 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.249    11.658    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X5Y319         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.456    15.110    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X5Y319         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][3]/C
                         clock pessimism              0.422    15.532    
                         clock uncertainty           -0.335    15.197    
    SLICE_X5Y319         FDCE (Recov_fdce_C_CLR)     -0.305    14.892    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -11.658    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][1]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.275ns (4.482%)  route 5.860ns (95.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns = ( 15.119 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602     5.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.748 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609     6.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052     6.409 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.251    11.660    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X7Y302         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.465    15.119    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X7Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][1]/C
                         clock pessimism              0.422    15.541    
                         clock uncertainty           -0.335    15.206    
    SLICE_X7Y302         FDCE (Recov_fdce_C_CLR)     -0.305    14.901    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][28]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.275ns (4.499%)  route 5.837ns (95.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602     5.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.748 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609     6.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052     6.409 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.228    11.637    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X4Y328         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.453    15.107    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X4Y328         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][28]/C
                         clock pessimism              0.422    15.529    
                         clock uncertainty           -0.335    15.194    
    SLICE_X4Y328         FDCE (Recov_fdce_C_CLR)     -0.305    14.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][28]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][10]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.275ns (4.491%)  route 5.848ns (95.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns = ( 15.119 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602     5.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.748 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609     6.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052     6.409 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.239    11.648    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X5Y304         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.465    15.119    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X5Y304         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][10]/C
                         clock pessimism              0.422    15.541    
                         clock uncertainty           -0.335    15.206    
    SLICE_X5Y304         FDCE (Recov_fdce_C_CLR)     -0.305    14.901    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][10]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][12]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.275ns (4.491%)  route 5.848ns (95.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns = ( 15.119 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602     5.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.748 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609     6.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052     6.409 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.239    11.648    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X5Y304         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.465    15.119    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X5Y304         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][12]/C
                         clock pessimism              0.422    15.541    
                         clock uncertainty           -0.335    15.206    
    SLICE_X5Y304         FDCE (Recov_fdce_C_CLR)     -0.305    14.901    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][12]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][30]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 0.275ns (4.501%)  route 5.835ns (95.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.602     5.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.748 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.609     6.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.052     6.409 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.226    11.635    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X5Y328         FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        1.453    15.107    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X5Y328         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][30]/C
                         clock pessimism              0.422    15.529    
                         clock uncertainty           -0.335    15.194    
    SLICE_X5Y328         FDCE (Recov_fdce_C_CLR)     -0.305    14.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][30]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                  3.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][132]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.130ns (20.381%)  route 0.508ns (79.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     2.738 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.190     2.928    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][132]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][132]/C
                         clock pessimism             -0.299     2.405    
                         clock uncertainty            0.200     2.605    
    SLICE_X37Y298        FDCE (Remov_fdce_C_CLR)     -0.110     2.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][132]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][141]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.130ns (20.381%)  route 0.508ns (79.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     2.738 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.190     2.928    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][141]/C
                         clock pessimism             -0.299     2.405    
                         clock uncertainty            0.200     2.605    
    SLICE_X37Y298        FDCE (Remov_fdce_C_CLR)     -0.110     2.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][141]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.130ns (20.381%)  route 0.508ns (79.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     2.738 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.190     2.928    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/C
                         clock pessimism             -0.299     2.405    
                         clock uncertainty            0.200     2.605    
    SLICE_X37Y298        FDCE (Remov_fdce_C_CLR)     -0.110     2.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][141]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.130ns (20.314%)  route 0.510ns (79.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     2.738 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.192     2.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X36Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][141]/C
                         clock pessimism             -0.299     2.405    
                         clock uncertainty            0.200     2.605    
    SLICE_X36Y298        FDCE (Remov_fdce_C_CLR)     -0.110     2.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][141]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][69]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.130ns (22.661%)  route 0.444ns (77.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     2.738 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.126     2.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y301        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.973     2.804    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][69]/C
                         clock pessimism             -0.484     2.320    
                         clock uncertainty            0.200     2.520    
    SLICE_X37Y301        FDCE (Remov_fdce_C_CLR)     -0.110     2.410    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][69]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][141]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.130ns (18.951%)  route 0.556ns (81.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     2.738 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.238     2.976    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X38Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][141]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X38Y298        FDCE (Remov_fdce_C_CLR)     -0.091     2.512    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][141]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][132]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.130ns (18.951%)  route 0.556ns (81.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     2.738 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.238     2.976    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X39Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][132]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][132]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X39Y298        FDCE (Remov_fdce_C_CLR)     -0.110     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][132]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][141]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.130ns (18.951%)  route 0.556ns (81.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     2.738 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.238     2.976    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X39Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][141]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X39Y298        FDCE (Remov_fdce_C_CLR)     -0.110     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][141]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.130ns (18.951%)  route 0.556ns (81.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     2.738 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.238     2.976    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X39Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X39Y298        FDCE (Remov_fdce_C_CLR)     -0.110     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][141]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.130ns (20.423%)  route 0.507ns (79.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.730     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X35Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.318     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y300        LUT2 (Prop_lut2_I0_O)        0.030     2.738 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.189     2.926    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y300        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3333, routed)        0.973     2.804    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y300        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][141]/C
                         clock pessimism             -0.484     2.320    
                         clock uncertainty            0.200     2.520    
    SLICE_X37Y300        FDCE (Remov_fdce_C_CLR)     -0.110     2.410    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][141]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.517    





