# MAKEFILE for project
# Compiler settings
CC=gcc
# Output binary
EXEC=output
# Source files
SRCS=main.c
# Object files
OBJS=$(SRCS:.c=.o)

# Dependency files for each source file
DEPS=$(SRCS:.c=.d)

# Set compiler flags
CFLAGS=-Wall -g

# Main compilation rule
all: $(DEPS) $(EXEC)

# Include dependency files
-include $(DEPS)

# Rule for creating object files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Rule for creating dependency files
%.d: %.c
	$(CC) -MM $< > $@

# Rule for linking object files into executable
$(EXEC): $(OBJS)
	$(CC) $(CFLAGS) $^ -o $@

# Rule for cleaning up generated files
clean:
	rm -f $(OBJS) $(DEPS) $(EXEC)