<stg><name>main_Pipeline_loop_0_loop_1</name>


<trans_list>

<trans id="277" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %s = alloca i32 1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %add_ln711 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln711"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p = alloca i32 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i17 0, i17 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %store_ln61 = store i9 0, i9 %i_1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:8 %store_ln59 = store i17 0, i17 %p

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %store_ln64 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln62 = store i32 0, i32 %s

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body27:0 %indvar_flatten8_load = load i17 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="indvar_flatten8_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body27:1 %icmp_ln61 = icmp_eq  i17 %indvar_flatten8_load, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body27:2 %add_ln61 = add i17 %indvar_flatten8_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body27:3 %br_ln61 = br i1 %icmp_ln61, void %for.inc45, void %loop_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc45:1 %j_load = load i9 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45:7 %icmp_ln64 = icmp_eq  i9 %j_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc45:8 %select_ln61 = select i1 %icmp_ln64, i9 0, i9 %j_load

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17">
<![CDATA[
for.inc45:2 %add_ln711_load = load i17 %add_ln711

]]></Node>
<StgValue><ssdm name="add_ln711_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.inc45:3 %p_load = load i17 %p

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc45:12 %select_ln61_3 = select i1 %icmp_ln64, i17 %add_ln711_load, i17 %p_load

]]></Node>
<StgValue><ssdm name="select_ln61_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="17">
<![CDATA[
for.inc45:14 %trunc_ln61 = trunc i17 %select_ln61_3

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="9">
<![CDATA[
for.inc45:15 %zext_ln64 = zext i9 %select_ln61

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="9">
<![CDATA[
for.inc45:16 %zext_ln64_1 = zext i9 %select_ln61

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:18 %B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
for.inc45:19 %a = load i8 %B_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45:20 %add_ln66 = add i16 %zext_ln64_1, i16 %trunc_ln61

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45:39 %add_ln71 = add i17 %select_ln61_3, i17 256

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body27.split_ifconv:0 %store_ln61 = store i17 %add_ln61, i17 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body27.split_ifconv:2 %store_ln59 = store i17 %select_ln61_3, i17 %p

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
new.latch.for.body27.split_ifconv:3 %store_ln71 = store i17 %add_ln71, i17 %add_ln711

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
for.inc45:19 %a = load i8 %B_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="16">
<![CDATA[
for.inc45:21 %zext_ln66 = zext i16 %add_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:22 %w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="16">
<![CDATA[
for.inc45:23 %wt = load i16 %w_addr

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="16">
<![CDATA[
for.inc45:23 %wt = load i16 %w_addr

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="82" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:32 %mul2 = fmul i32 %a, i32 %wt

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="83" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:32 %mul2 = fmul i32 %a, i32 %wt

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="84" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:32 %mul2 = fmul i32 %a, i32 %wt

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="85" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:32 %mul2 = fmul i32 %a, i32 %wt

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="86" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:32 %mul2 = fmul i32 %a, i32 %wt

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="87" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:32 %mul2 = fmul i32 %a, i32 %wt

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="88" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:32 %mul2 = fmul i32 %a, i32 %wt

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45:37 %add_ln64 = add i9 %select_ln61, i9 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45:38 %icmp_ln64_1 = icmp_eq  i9 %add_ln64, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln64_1"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc45:41 %br_ln64 = br i1 %icmp_ln64_1, void %new.latch.for.body27.split_ifconv, void %last.iter.for.body27.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body27.split_ifconv:4 %store_ln64 = store i9 %add_ln64, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="93" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:32 %mul2 = fmul i32 %a, i32 %wt

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="94" st_id="13" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:33 %add1 = fadd i32 %mul2, i32 %wt

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="95" st_id="14" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:33 %add1 = fadd i32 %mul2, i32 %wt

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="96" st_id="15" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:33 %add1 = fadd i32 %mul2, i32 %wt

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="97" st_id="16" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:33 %add1 = fadd i32 %mul2, i32 %wt

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="98" st_id="17" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:33 %add1 = fadd i32 %mul2, i32 %wt

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="99" st_id="18" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:33 %add1 = fadd i32 %mul2, i32 %wt

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="100" st_id="19" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:33 %add1 = fadd i32 %mul2, i32 %wt

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="101" st_id="20" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:33 %add1 = fadd i32 %mul2, i32 %wt

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="102" st_id="21" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:33 %add1 = fadd i32 %mul2, i32 %wt

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="103" st_id="22" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:33 %add1 = fadd i32 %mul2, i32 %wt

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="104" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.inc45:24 %bitcast_ln67 = bitcast i32 %a

]]></Node>
<StgValue><ssdm name="bitcast_ln67"/></StgValue>
</operation>

<operation id="105" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:25 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln67, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="106" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="32">
<![CDATA[
for.inc45:26 %trunc_ln67 = trunc i32 %bitcast_ln67

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="107" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45:27 %icmp_ln67 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="108" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45:28 %icmp_ln67_1 = icmp_eq  i23 %trunc_ln67, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_1"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="4" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:30 %tmp_1 = fcmp_ogt  i32 %a, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="110" st_id="23" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:34 %mul3 = fmul i32 %add1, i32 %a

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="111" st_id="24" stage="3" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:30 %tmp_1 = fcmp_ogt  i32 %a, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="112" st_id="24" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:34 %mul3 = fmul i32 %add1, i32 %a

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="113" st_id="25" stage="2" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:30 %tmp_1 = fcmp_ogt  i32 %a, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="114" st_id="25" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:34 %mul3 = fmul i32 %add1, i32 %a

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="115" st_id="26" stage="1" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:30 %tmp_1 = fcmp_ogt  i32 %a, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="116" st_id="26" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:34 %mul3 = fmul i32 %add1, i32 %a

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="117" st_id="27" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:34 %mul3 = fmul i32 %add1, i32 %a

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="118" st_id="28" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:34 %mul3 = fmul i32 %add1, i32 %a

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="119" st_id="29" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:34 %mul3 = fmul i32 %add1, i32 %a

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="120" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc45:0 %s_load = load i32 %s

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="121" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45:9 %select_ln61_1 = select i1 %icmp_ln64, i32 0, i32 %s_load

]]></Node>
<StgValue><ssdm name="select_ln61_1"/></StgValue>
</operation>

<operation id="122" st_id="30" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:34 %mul3 = fmul i32 %add1, i32 %a

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="123" st_id="31" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:35 %s_1 = fadd i32 %select_ln61_1, i32 %mul3

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="149" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
loop_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="124" st_id="32" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:35 %s_1 = fadd i32 %select_ln61_1, i32 %mul3

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="125" st_id="33" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:35 %s_1 = fadd i32 %select_ln61_1, i32 %mul3

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="126" st_id="34" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:35 %s_1 = fadd i32 %select_ln61_1, i32 %mul3

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="127" st_id="35" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:35 %s_1 = fadd i32 %select_ln61_1, i32 %mul3

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="128" st_id="36" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:35 %s_1 = fadd i32 %select_ln61_1, i32 %mul3

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="129" st_id="37" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:35 %s_1 = fadd i32 %select_ln61_1, i32 %mul3

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="130" st_id="38" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:35 %s_1 = fadd i32 %select_ln61_1, i32 %mul3

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="131" st_id="39" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:35 %s_1 = fadd i32 %select_ln61_1, i32 %mul3

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="132" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc45:4 %i_1_load = load i9 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="133" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45:10 %add_ln61_1 = add i9 %i_1_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="134" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc45:11 %select_ln61_2 = select i1 %icmp_ln64, i9 %add_ln61_1, i9 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln61_2"/></StgValue>
</operation>

<operation id="135" st_id="40" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:35 %s_1 = fadd i32 %select_ln61_1, i32 %mul3

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="136" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:29 %or_ln67 = or i1 %icmp_ln67_1, i1 %icmp_ln67

]]></Node>
<StgValue><ssdm name="or_ln67"/></StgValue>
</operation>

<operation id="137" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:31 %and_ln67 = and i1 %or_ln67, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln67"/></StgValue>
</operation>

<operation id="138" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45:36 %s_3 = select i1 %and_ln67, i32 %s_1, i32 %select_ln61_1

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>

<operation id="139" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body27.split_ifconv:1 %store_ln61 = store i9 %select_ln61_2, i9 %i_1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="140" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body27.split_ifconv:5 %store_ln62 = store i32 %s_3, i32 %s

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="141" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.body27.split_ifconv:6 %br_ln64 = br void %for.body27

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="142" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_0_loop_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="143" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="144" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="9">
<![CDATA[
for.inc45:13 %zext_ln61 = zext i9 %select_ln61_2

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="145" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45:17 %specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="146" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:40 %sum_addr = getelementptr i32 %sum_s, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="sum_addr"/></StgValue>
</operation>

<operation id="147" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
last.iter.for.body27.split_ifconv:0 %store_ln72 = store i32 %s_3, i8 %sum_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="148" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.body27.split_ifconv:1 %br_ln64 = br void %new.latch.for.body27.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
