--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13846 paths analyzed, 2196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.739ns.
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_23_13 (SLICE_X50Y88.B4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_1_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_23_13 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.443ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.579 - 0.640)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_1_1 to fb_less_2d_gpu_i/pix_buf_draw_23_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.AQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_1_2
                                                       fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X45Y85.A3      net (fanout=6)        2.258   fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X45Y85.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_render<10>_19
                                                       fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_5
    SLICE_X44Y99.C3      net (fanout=12)       1.942   fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_3
    SLICE_X44Y99.C       Tilo                  0.255   fb_less_2d_gpu_i/pix_buf_draw_25<20>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_19
    SLICE_X50Y88.B4      net (fanout=11)       1.950   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot19
    SLICE_X50Y88.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_23<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_13_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_13
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (1.293ns logic, 6.150ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_3_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_23_13 (FF)
  Requirement:          8.888ns
  Data Path Delay:      6.903ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.579 - 0.638)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_3_1 to fb_less_2d_gpu_i/pix_buf_draw_23_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y72.CQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_3_2
                                                       fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X45Y85.A2      net (fanout=6)        1.718   fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X45Y85.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_render<10>_19
                                                       fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_5
    SLICE_X44Y99.C3      net (fanout=12)       1.942   fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_3
    SLICE_X44Y99.C       Tilo                  0.255   fb_less_2d_gpu_i/pix_buf_draw_25<20>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_19
    SLICE_X50Y88.B4      net (fanout=11)       1.950   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot19
    SLICE_X50Y88.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_23<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_13_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_13
    -------------------------------------------------  ---------------------------
    Total                                      6.903ns (1.293ns logic, 5.610ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_2_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_23_13 (FF)
  Requirement:          8.888ns
  Data Path Delay:      6.885ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.579 - 0.643)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_2_1 to fb_less_2d_gpu_i/pix_buf_draw_23_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.AQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_2_2
                                                       fb_less_2d_gpu_i/current_state_s_2_1
    SLICE_X45Y85.A4      net (fanout=4)        1.700   fb_less_2d_gpu_i/current_state_s_2_1
    SLICE_X45Y85.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_render<10>_19
                                                       fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_5
    SLICE_X44Y99.C3      net (fanout=12)       1.942   fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_3
    SLICE_X44Y99.C       Tilo                  0.255   fb_less_2d_gpu_i/pix_buf_draw_25<20>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_19
    SLICE_X50Y88.B4      net (fanout=11)       1.950   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot19
    SLICE_X50Y88.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_23<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_13_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_13
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (1.293ns logic, 5.592ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_23_12 (SLICE_X50Y88.A4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_1_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_23_12 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.579 - 0.640)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_1_1 to fb_less_2d_gpu_i/pix_buf_draw_23_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.AQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_1_2
                                                       fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X45Y85.A3      net (fanout=6)        2.258   fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X45Y85.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_render<10>_19
                                                       fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_5
    SLICE_X44Y99.C3      net (fanout=12)       1.942   fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_3
    SLICE_X44Y99.C       Tilo                  0.255   fb_less_2d_gpu_i/pix_buf_draw_25<20>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_19
    SLICE_X50Y88.A4      net (fanout=11)       1.934   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot19
    SLICE_X50Y88.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_23<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_12_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_12
    -------------------------------------------------  ---------------------------
    Total                                      7.427ns (1.293ns logic, 6.134ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_3_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_23_12 (FF)
  Requirement:          8.888ns
  Data Path Delay:      6.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.579 - 0.638)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_3_1 to fb_less_2d_gpu_i/pix_buf_draw_23_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y72.CQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_3_2
                                                       fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X45Y85.A2      net (fanout=6)        1.718   fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X45Y85.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_render<10>_19
                                                       fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_5
    SLICE_X44Y99.C3      net (fanout=12)       1.942   fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_3
    SLICE_X44Y99.C       Tilo                  0.255   fb_less_2d_gpu_i/pix_buf_draw_25<20>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_19
    SLICE_X50Y88.A4      net (fanout=11)       1.934   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot19
    SLICE_X50Y88.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_23<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_12_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_12
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (1.293ns logic, 5.594ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_2_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_23_12 (FF)
  Requirement:          8.888ns
  Data Path Delay:      6.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.579 - 0.643)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_2_1 to fb_less_2d_gpu_i/pix_buf_draw_23_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.AQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_2_2
                                                       fb_less_2d_gpu_i/current_state_s_2_1
    SLICE_X45Y85.A4      net (fanout=4)        1.700   fb_less_2d_gpu_i/current_state_s_2_1
    SLICE_X45Y85.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_render<10>_19
                                                       fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_5
    SLICE_X44Y99.C3      net (fanout=12)       1.942   fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_3
    SLICE_X44Y99.C       Tilo                  0.255   fb_less_2d_gpu_i/pix_buf_draw_25<20>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_19
    SLICE_X50Y88.A4      net (fanout=11)       1.934   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot19
    SLICE_X50Y88.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_23<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_12_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_12
    -------------------------------------------------  ---------------------------
    Total                                      6.869ns (1.293ns logic, 5.576ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_23_14 (SLICE_X50Y88.C5), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_1_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_23_14 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.366ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.579 - 0.640)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_1_1 to fb_less_2d_gpu_i/pix_buf_draw_23_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.AQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_1_2
                                                       fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X45Y85.A3      net (fanout=6)        2.258   fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X45Y85.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_render<10>_19
                                                       fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_5
    SLICE_X44Y99.C3      net (fanout=12)       1.942   fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_3
    SLICE_X44Y99.C       Tilo                  0.255   fb_less_2d_gpu_i/pix_buf_draw_25<20>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_19
    SLICE_X50Y88.C5      net (fanout=11)       1.873   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot19
    SLICE_X50Y88.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_23<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_14_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_14
    -------------------------------------------------  ---------------------------
    Total                                      7.366ns (1.293ns logic, 6.073ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_3_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_23_14 (FF)
  Requirement:          8.888ns
  Data Path Delay:      6.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.579 - 0.638)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_3_1 to fb_less_2d_gpu_i/pix_buf_draw_23_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y72.CQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_3_2
                                                       fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X45Y85.A2      net (fanout=6)        1.718   fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X45Y85.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_render<10>_19
                                                       fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_5
    SLICE_X44Y99.C3      net (fanout=12)       1.942   fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_3
    SLICE_X44Y99.C       Tilo                  0.255   fb_less_2d_gpu_i/pix_buf_draw_25<20>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_19
    SLICE_X50Y88.C5      net (fanout=11)       1.873   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot19
    SLICE_X50Y88.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_23<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_14_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_14
    -------------------------------------------------  ---------------------------
    Total                                      6.826ns (1.293ns logic, 5.533ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_2_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_23_14 (FF)
  Requirement:          8.888ns
  Data Path Delay:      6.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.579 - 0.643)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_2_1 to fb_less_2d_gpu_i/pix_buf_draw_23_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.AQ      Tcko                  0.430   fb_less_2d_gpu_i/current_state_s_2_2
                                                       fb_less_2d_gpu_i/current_state_s_2_1
    SLICE_X45Y85.A4      net (fanout=4)        1.700   fb_less_2d_gpu_i/current_state_s_2_1
    SLICE_X45Y85.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_render<10>_19
                                                       fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_5
    SLICE_X44Y99.C3      net (fanout=12)       1.942   fb_less_2d_gpu_i/PWR_8_o_current_state_s[4]_equal_9320_o<4>1_3
    SLICE_X44Y99.C       Tilo                  0.255   fb_less_2d_gpu_i/pix_buf_draw_25<20>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_19
    SLICE_X50Y88.C5      net (fanout=11)       1.873   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot19
    SLICE_X50Y88.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_23<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_14_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_23_14
    -------------------------------------------------  ---------------------------
    Total                                      6.808ns (1.293ns logic, 5.515ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/ram_i/Mram_mem8 (RAMB16_X2Y30.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/mem_addr_r_2 (FF)
  Destination:          fb_less_2d_gpu_i/ram_i/Mram_mem8 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.077 - 0.070)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/mem_addr_r_2 to fb_less_2d_gpu_i/ram_i/Mram_mem8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y59.CQ      Tcko                  0.198   fb_less_2d_gpu_i/mem_addr_r<3>
                                                       fb_less_2d_gpu_i/mem_addr_r_2
    RAMB16_X2Y30.ADDRB3  net (fanout=17)       0.284   fb_less_2d_gpu_i/mem_addr_r<2>
    RAMB16_X2Y30.CLKB    Trckc_ADDRB (-Th)     0.066   fb_less_2d_gpu_i/ram_i/Mram_mem8
                                                       fb_less_2d_gpu_i/ram_i/Mram_mem8
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.132ns logic, 0.284ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_7_14 (SLICE_X36Y90.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/pix_buf_draw_7_14 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_7_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/pix_buf_draw_7_14 to fb_less_2d_gpu_i/pix_buf_draw_7_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y90.DQ      Tcko                  0.200   fb_less_2d_gpu_i/pix_buf_draw_7<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_7_14
    SLICE_X36Y90.D6      net (fanout=2)        0.023   fb_less_2d_gpu_i/pix_buf_draw_7<14>
    SLICE_X36Y90.CLK     Tah         (-Th)    -0.190   fb_less_2d_gpu_i/pix_buf_draw_7<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_7_14_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_7_14
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_10_14 (SLICE_X40Y88.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/pix_buf_draw_10_14 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_10_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/pix_buf_draw_10_14 to fb_less_2d_gpu_i/pix_buf_draw_10_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y88.DQ      Tcko                  0.200   fb_less_2d_gpu_i/pix_buf_draw_10<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_10_14
    SLICE_X40Y88.D6      net (fanout=2)        0.023   fb_less_2d_gpu_i/pix_buf_draw_10<14>
    SLICE_X40Y88.CLK     Tah         (-Th)    -0.190   fb_less_2d_gpu_i/pix_buf_draw_10<14>
                                                       fb_less_2d_gpu_i/pix_buf_draw_10_14_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_10_14
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     32.246ns|            0|            0|            0|        13846|
| TS_clk_gen_clk_fx             |      8.889ns|      7.739ns|          N/A|            0|            0|        13846|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |    7.739|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13846 paths, 0 nets, and 3429 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 05 22:09:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 312 MB



