/*
 * A chip with two ports. There is a diode from P0[7] (anode) to P0[7]
 * (cathode).
 */

#define ANY Z, 0R, 1R, 0, 1

P0[0,1,2,3,4,6], P1 allow ANY external Z

{
    P0[5] allow 0 external Z
    P0[7] allow Z, 1R external 0
|
    P0[5] allow 1 external Z
    P0[7] allow ANY external Z
|
    P0[5] allow ANY external Z
    P0[7] allow 0 external Z
|
    P0[5] allow Z, 0R external 1
    P0[7] allow 1 external Z, 0R
}
