-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_getShadows is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zTopMin : IN STD_LOGIC_VECTOR (31 downto 0);
    zTopMax : IN STD_LOGIC_VECTOR (31 downto 0);
    patch_0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_0_ce0 : OUT STD_LOGIC;
    patch_0_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_1_ce0 : OUT STD_LOGIC;
    patch_0_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_2_ce0 : OUT STD_LOGIC;
    patch_0_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_3_ce0 : OUT STD_LOGIC;
    patch_0_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_4_ce0 : OUT STD_LOGIC;
    patch_0_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_5_ce0 : OUT STD_LOGIC;
    patch_0_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_6_ce0 : OUT STD_LOGIC;
    patch_0_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_7_ce0 : OUT STD_LOGIC;
    patch_0_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_8_ce0 : OUT STD_LOGIC;
    patch_0_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_9_ce0 : OUT STD_LOGIC;
    patch_0_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_10_ce0 : OUT STD_LOGIC;
    patch_0_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_11_ce0 : OUT STD_LOGIC;
    patch_0_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_12_ce0 : OUT STD_LOGIC;
    patch_0_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_13_ce0 : OUT STD_LOGIC;
    patch_0_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_14_ce0 : OUT STD_LOGIC;
    patch_0_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_0_15_ce0 : OUT STD_LOGIC;
    patch_0_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_0_ce0 : OUT STD_LOGIC;
    patch_1_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_1_ce0 : OUT STD_LOGIC;
    patch_1_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_2_ce0 : OUT STD_LOGIC;
    patch_1_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_3_ce0 : OUT STD_LOGIC;
    patch_1_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_4_ce0 : OUT STD_LOGIC;
    patch_1_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_5_ce0 : OUT STD_LOGIC;
    patch_1_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_6_ce0 : OUT STD_LOGIC;
    patch_1_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_7_ce0 : OUT STD_LOGIC;
    patch_1_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_8_ce0 : OUT STD_LOGIC;
    patch_1_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_9_ce0 : OUT STD_LOGIC;
    patch_1_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_10_ce0 : OUT STD_LOGIC;
    patch_1_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_11_ce0 : OUT STD_LOGIC;
    patch_1_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_12_ce0 : OUT STD_LOGIC;
    patch_1_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_13_ce0 : OUT STD_LOGIC;
    patch_1_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_14_ce0 : OUT STD_LOGIC;
    patch_1_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_1_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_1_15_ce0 : OUT STD_LOGIC;
    patch_1_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_0_ce0 : OUT STD_LOGIC;
    patch_2_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_1_ce0 : OUT STD_LOGIC;
    patch_2_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_2_ce0 : OUT STD_LOGIC;
    patch_2_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_3_ce0 : OUT STD_LOGIC;
    patch_2_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_4_ce0 : OUT STD_LOGIC;
    patch_2_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_5_ce0 : OUT STD_LOGIC;
    patch_2_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_6_ce0 : OUT STD_LOGIC;
    patch_2_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_7_ce0 : OUT STD_LOGIC;
    patch_2_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_8_ce0 : OUT STD_LOGIC;
    patch_2_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_9_ce0 : OUT STD_LOGIC;
    patch_2_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_10_ce0 : OUT STD_LOGIC;
    patch_2_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_11_ce0 : OUT STD_LOGIC;
    patch_2_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_12_ce0 : OUT STD_LOGIC;
    patch_2_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_13_ce0 : OUT STD_LOGIC;
    patch_2_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_14_ce0 : OUT STD_LOGIC;
    patch_2_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_2_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_2_15_ce0 : OUT STD_LOGIC;
    patch_2_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_0_ce0 : OUT STD_LOGIC;
    patch_3_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_1_ce0 : OUT STD_LOGIC;
    patch_3_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_2_ce0 : OUT STD_LOGIC;
    patch_3_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_3_ce0 : OUT STD_LOGIC;
    patch_3_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_4_ce0 : OUT STD_LOGIC;
    patch_3_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_5_ce0 : OUT STD_LOGIC;
    patch_3_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_6_ce0 : OUT STD_LOGIC;
    patch_3_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_7_ce0 : OUT STD_LOGIC;
    patch_3_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_8_ce0 : OUT STD_LOGIC;
    patch_3_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_9_ce0 : OUT STD_LOGIC;
    patch_3_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_10_ce0 : OUT STD_LOGIC;
    patch_3_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_11_ce0 : OUT STD_LOGIC;
    patch_3_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_12_ce0 : OUT STD_LOGIC;
    patch_3_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_13_ce0 : OUT STD_LOGIC;
    patch_3_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_14_ce0 : OUT STD_LOGIC;
    patch_3_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_3_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_3_15_ce0 : OUT STD_LOGIC;
    patch_3_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_offset : IN STD_LOGIC_VECTOR (1 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of system_top_getShadows is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_40000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FCDFFF98 : STD_LOGIC_VECTOR (31 downto 0) := "11111100110111111111111110011000";
    constant ap_const_lv32_3200068 : STD_LOGIC_VECTOR (31 downto 0) := "00000011001000000000000001101000";
    constant ap_const_lv32_7FF00000 : STD_LOGIC_VECTOR (31 downto 0) := "01111111111100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal zext_ln609_fu_1198_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln609_reg_3436 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln53_1_fu_1254_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_1_reg_3544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln674_2_fu_1262_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_2_reg_3550 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_1_fu_1290_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_1_reg_3568 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_17_fu_1340_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_17_reg_3574 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_17_fu_1372_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_17_reg_3590 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_33_fu_1422_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_33_reg_3596 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_34_fu_1430_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_34_reg_3602 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_33_fu_1458_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_33_reg_3620 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_49_fu_1508_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_49_reg_3626 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_49_fu_1540_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_49_reg_3642 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_3_fu_1568_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_3_reg_3648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln674_4_fu_1576_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_4_reg_3653 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_13_fu_1580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_13_reg_3659 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_3_fu_1602_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_3_reg_3674 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_11_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_11_reg_3679 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_19_fu_1642_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_19_reg_3684 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_19_fu_1668_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_19_reg_3700 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_35_fu_1696_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_35_reg_3706 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_36_fu_1704_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_36_reg_3711 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_49_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_49_reg_3717 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_35_fu_1730_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_35_reg_3732 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_45_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_45_reg_3737 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_51_fu_1770_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_51_reg_3742 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_51_fu_1796_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_51_reg_3758 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_6_fu_1837_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_6_reg_3764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln67_6_fu_1870_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_6_reg_3780 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_21_fu_1904_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_21_reg_3786 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_21_fu_1930_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_21_reg_3807 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_38_fu_1971_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_38_reg_3813 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_38_fu_2004_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_38_reg_3829 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_53_fu_2038_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_53_reg_3835 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_53_fu_2064_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_53_reg_3851 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_8_fu_2098_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_8_reg_3857 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln67_8_fu_2124_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_8_reg_3873 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_23_fu_2158_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_23_reg_3879 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_24_fu_2166_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_24_reg_3885 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_23_fu_2188_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_23_reg_3903 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_40_fu_2222_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_40_reg_3909 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_40_fu_2248_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_40_reg_3925 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_55_fu_2282_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_55_reg_3931 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_55_fu_2308_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_55_reg_3947 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_10_fu_2342_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_10_reg_3953 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln67_10_fu_2368_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_10_reg_3969 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_25_fu_2396_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_25_reg_3975 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_26_fu_2404_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_26_reg_3980 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_37_fu_2408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_37_reg_3986 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_25_fu_2430_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_25_reg_4001 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_33_fu_2438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_33_reg_4006 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_42_fu_2470_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_42_reg_4011 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_42_fu_2496_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_42_reg_4027 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_57_fu_2530_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_57_reg_4033 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_57_fu_2556_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_57_reg_4049 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_12_fu_2590_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_12_reg_4055 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal select_ln67_12_fu_2616_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_12_reg_4076 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_28_fu_2657_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_28_reg_4082 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_28_fu_2690_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_28_reg_4103 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_44_fu_2724_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_44_reg_4109 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_44_fu_2750_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_44_reg_4130 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_59_fu_2784_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_59_reg_4136 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_59_fu_2810_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_59_reg_4162 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_14_fu_2844_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_14_reg_4168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal trunc_ln674_15_fu_2852_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_15_reg_4174 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_14_fu_2874_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_14_reg_4182 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_30_fu_2908_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_30_reg_4188 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_31_fu_2916_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_31_reg_4194 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_30_fu_2938_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_30_reg_4202 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_46_fu_2972_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_46_reg_4208 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_47_fu_2980_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_47_reg_4214 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_46_fu_3002_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_46_reg_4222 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_61_fu_3036_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_61_reg_4228 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_62_fu_3044_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_62_reg_4234 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_63_fu_3048_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_63_reg_4242 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_61_fu_3070_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_61_reg_4250 : STD_LOGIC_VECTOR (31 downto 0);
    signal zTop_min_V_fu_3084_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zTop_min_V_reg_4256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal zTop_max_V_fu_3104_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zTop_max_V_reg_4266 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_15_fu_3122_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_15_reg_4276 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_15_fu_3134_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_15_reg_4282 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_31_fu_3146_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_31_reg_4288 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_31_fu_3158_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_31_reg_4294 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_47_fu_3170_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_47_reg_4300 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_47_fu_3182_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_47_reg_4306 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_63_fu_3205_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_63_reg_4312 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_63_fu_3227_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_63_reg_4318 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln659_fu_3240_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln659_reg_4324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal select_ln665_fu_3254_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln665_reg_4329 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp39_0_1_reg_4334 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp55_0_1_reg_4339 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln656_fu_3268_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln656_reg_4344 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_43_fu_3276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_43_reg_4350 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln662_fu_3288_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln662_reg_4355 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_44_fu_3296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_44_reg_4361 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp32_0_2_reg_4366 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp39_0_2_reg_4372 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp47_0_2_reg_4378 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp55_0_2_reg_4384 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1026_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1026_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1040_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1040_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1054_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1054_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1068_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1068_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_start_reg : STD_LOGIC := '0';
    signal tmp_fu_1220_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1495_9_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_fu_1212_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_1_fu_1244_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_fu_1236_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_10_fu_1248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_7_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1495_fu_1216_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln67_fu_1272_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln67_cast_fu_1280_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_8_fu_1284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1306_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1495_27_fu_1316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_16_fu_1298_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_17_fu_1330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_16_fu_1322_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_28_fu_1334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_23_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1495_1_fu_1302_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln67_16_fu_1354_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln67_16_cast_fu_1362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_24_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1388_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1495_45_fu_1398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_32_fu_1380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_33_fu_1412_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_32_fu_1404_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_46_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_41_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1495_2_fu_1384_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln67_32_fu_1440_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln67_32_cast_fu_1448_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_42_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1474_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1495_63_fu_1484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_48_fu_1466_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_49_fu_1498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_48_fu_1490_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_64_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_59_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1495_3_fu_1470_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln67_48_fu_1522_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln67_48_cast_fu_1530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_60_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_11_fu_1548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_3_fu_1558_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_2_fu_1552_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_12_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_9_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_2_fu_1590_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_10_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_18_fu_1616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_29_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_19_fu_1632_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_18_fu_1625_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_30_fu_1636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_25_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_18_fu_1655_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_26_fu_1662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_47_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_35_fu_1686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_34_fu_1680_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_48_fu_1690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_43_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_34_fu_1718_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_44_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_50_fu_1744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_65_fu_1748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_51_fu_1760_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_50_fu_1753_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_66_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_61_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_50_fu_1783_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_62_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_5_fu_1809_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_4_fu_1804_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_14_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_6_fu_1827_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_5_fu_1819_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_15_fu_1831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_4_fu_1845_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_12_fu_1850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_5_fu_1856_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_13_fu_1864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_20_fu_1878_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_31_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_21_fu_1894_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_20_fu_1887_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_32_fu_1898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_27_fu_1912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_20_fu_1917_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_28_fu_1924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_37_fu_1943_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_36_fu_1938_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_50_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_38_fu_1961_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_37_fu_1953_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_51_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_36_fu_1979_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_46_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_37_fu_1990_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_47_fu_1998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_52_fu_2012_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_67_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_53_fu_2028_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_52_fu_2021_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_68_fu_2032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_63_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_52_fu_2051_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_64_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_7_fu_2072_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_16_fu_2076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_8_fu_2088_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_7_fu_2081_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_17_fu_2092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_14_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_7_fu_2111_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_15_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_22_fu_2132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_33_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_23_fu_2148_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_22_fu_2141_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_34_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_29_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_22_fu_2175_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_30_fu_2182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_39_fu_2196_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_52_fu_2200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_40_fu_2212_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_39_fu_2205_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_53_fu_2216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_48_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_39_fu_2235_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_49_fu_2242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_54_fu_2256_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_69_fu_2260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_55_fu_2272_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_54_fu_2265_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_70_fu_2276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_65_fu_2290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_54_fu_2295_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_66_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_9_fu_2316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_18_fu_2320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_10_fu_2332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_9_fu_2325_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_19_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_16_fu_2350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_9_fu_2355_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_17_fu_2362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_35_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_25_fu_2386_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_24_fu_2380_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_36_fu_2390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_31_fu_2414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_24_fu_2418_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_32_fu_2424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_41_fu_2444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_54_fu_2448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_42_fu_2460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_41_fu_2453_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_55_fu_2464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_50_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_41_fu_2483_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_51_fu_2490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_56_fu_2504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_71_fu_2508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_57_fu_2520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_56_fu_2513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_72_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_67_fu_2538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_56_fu_2543_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_68_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_11_fu_2564_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_20_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_12_fu_2580_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_11_fu_2573_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_21_fu_2584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_18_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_11_fu_2603_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_19_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_27_fu_2629_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_26_fu_2624_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_38_fu_2633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_28_fu_2647_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_27_fu_2639_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_39_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_26_fu_2665_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_34_fu_2670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_27_fu_2676_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_35_fu_2684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_43_fu_2698_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_56_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_44_fu_2714_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_43_fu_2707_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_57_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_52_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_43_fu_2737_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_53_fu_2744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_58_fu_2758_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_73_fu_2762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_59_fu_2774_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_58_fu_2767_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_74_fu_2778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_69_fu_2792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_58_fu_2797_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_70_fu_2804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_13_fu_2818_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_22_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_14_fu_2834_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_13_fu_2827_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_23_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_20_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_13_fu_2861_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_21_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_29_fu_2882_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_40_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_30_fu_2898_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_29_fu_2891_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_41_fu_2902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_36_fu_2920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_29_fu_2925_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_37_fu_2932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_45_fu_2946_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_58_fu_2950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_46_fu_2962_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_45_fu_2955_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_59_fu_2966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_54_fu_2984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_45_fu_2989_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_55_fu_2996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_60_fu_3010_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_75_fu_3014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_61_fu_3026_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_60_fu_3019_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_76_fu_3030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_71_fu_3052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_60_fu_3057_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_72_fu_3064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_fu_3078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_fu_3098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_24_fu_3118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_22_fu_3130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_42_fu_3142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_38_fu_3154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_60_fu_3166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_56_fu_3178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_77_fu_3190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_62_fu_3194_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_78_fu_3200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_73_fu_3212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_62_fu_3216_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_74_fu_3222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_25_fu_3234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_26_fu_3248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_39_fu_3262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_40_fu_3282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_57_fu_3312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln659_1_fu_3302_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_61_fu_3322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_58_fu_3334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln665_1_fu_3307_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_62_fu_3344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln656_1_fu_3316_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_75_fu_3356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln659_2_fu_3327_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_79_fu_3370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln662_1_fu_3338_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_76_fu_3384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln665_2_fu_3349_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_80_fu_3398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln656_2_fu_3362_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln659_3_fu_3376_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln662_2_fu_3390_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln665_3_fu_3404_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component system_top_straightLineProjectorFromLayerIJtoK IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        z_i : IN STD_LOGIC_VECTOR (31 downto 0);
        z_j : IN STD_LOGIC_VECTOR (31 downto 0);
        i : IN STD_LOGIC_VECTOR (2 downto 0);
        j : IN STD_LOGIC_VECTOR (2 downto 0);
        k : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_straightLineProjectorFromLayerIJtoK_fu_1026 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_ready,
        z_i => zTop_min_V_reg_4256,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_1026_z_j,
        i => ap_const_lv3_5,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_1026_j,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1040 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_ready,
        z_i => zTop_min_V_reg_4256,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_1040_z_j,
        i => ap_const_lv3_5,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_1040_j,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1054 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_ready,
        z_i => zTop_max_V_reg_4266,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_1054_z_j,
        i => ap_const_lv3_5,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_1054_j,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1068 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_ready,
        z_i => zTop_max_V_reg_4266,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_1068_z_j,
        i => ap_const_lv3_5,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_1068_j,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1082 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_ready,
        z_i => zTop_min_V_reg_4256,
        z_j => select_ln53_31_reg_4288,
        i => ap_const_lv3_5,
        j => ap_const_lv3_2,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1096 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_ready,
        z_i => zTop_min_V_reg_4256,
        z_j => select_ln67_31_reg_4294,
        i => ap_const_lv3_5,
        j => ap_const_lv3_2,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1110 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_ready,
        z_i => zTop_max_V_reg_4266,
        z_j => select_ln53_31_reg_4288,
        i => ap_const_lv3_5,
        j => ap_const_lv3_2,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1124 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_ready,
        z_i => zTop_max_V_reg_4266,
        z_j => select_ln67_31_reg_4294,
        i => ap_const_lv3_5,
        j => ap_const_lv3_2,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1138 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_ready,
        z_i => zTop_min_V_reg_4256,
        z_j => select_ln53_47_reg_4300,
        i => ap_const_lv3_5,
        j => ap_const_lv3_3,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1152 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_ready,
        z_i => zTop_min_V_reg_4256,
        z_j => select_ln67_47_reg_4306,
        i => ap_const_lv3_5,
        j => ap_const_lv3_3,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1166 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_ready,
        z_i => zTop_max_V_reg_4266,
        z_j => select_ln53_47_reg_4300,
        i => ap_const_lv3_5,
        j => ap_const_lv3_3,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1180 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_ready,
        z_i => zTop_max_V_reg_4266,
        z_j => select_ln67_47_reg_4306,
        i => ap_const_lv3_5,
        j => ap_const_lv3_3,
        k => ap_const_lv3_1,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    ap_return_0_preg <= select_ln656_2_fu_3362_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    ap_return_1_preg <= select_ln659_3_fu_3376_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    ap_return_2_preg <= select_ln662_2_fu_3390_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    ap_return_3_preg <= select_ln665_3_fu_3404_p3;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp_ln1494_11_reg_3679 <= icmp_ln1494_11_fu_1610_p2;
                icmp_ln1494_45_reg_3737 <= icmp_ln1494_45_fu_1738_p2;
                icmp_ln1495_13_reg_3659 <= icmp_ln1495_13_fu_1580_p2;
                icmp_ln1495_49_reg_3717 <= icmp_ln1495_49_fu_1708_p2;
                select_ln53_19_reg_3684 <= select_ln53_19_fu_1642_p3;
                select_ln53_35_reg_3706 <= select_ln53_35_fu_1696_p3;
                select_ln53_3_reg_3648 <= select_ln53_3_fu_1568_p3;
                select_ln53_51_reg_3742 <= select_ln53_51_fu_1770_p3;
                select_ln67_19_reg_3700 <= select_ln67_19_fu_1668_p3;
                select_ln67_35_reg_3732 <= select_ln67_35_fu_1730_p3;
                select_ln67_3_reg_3674 <= select_ln67_3_fu_1602_p3;
                select_ln67_51_reg_3758 <= select_ln67_51_fu_1796_p3;
                trunc_ln674_36_reg_3711 <= trunc_ln674_36_fu_1704_p1;
                trunc_ln674_4_reg_3653 <= trunc_ln674_4_fu_1576_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                icmp_ln1494_33_reg_4006 <= icmp_ln1494_33_fu_2438_p2;
                icmp_ln1495_37_reg_3986 <= icmp_ln1495_37_fu_2408_p2;
                select_ln53_10_reg_3953 <= select_ln53_10_fu_2342_p3;
                select_ln53_25_reg_3975 <= select_ln53_25_fu_2396_p3;
                select_ln53_42_reg_4011 <= select_ln53_42_fu_2470_p3;
                select_ln53_57_reg_4033 <= select_ln53_57_fu_2530_p3;
                select_ln67_10_reg_3969 <= select_ln67_10_fu_2368_p3;
                select_ln67_25_reg_4001 <= select_ln67_25_fu_2430_p3;
                select_ln67_42_reg_4027 <= select_ln67_42_fu_2496_p3;
                select_ln67_57_reg_4049 <= select_ln67_57_fu_2556_p3;
                trunc_ln674_26_reg_3980 <= trunc_ln674_26_fu_2404_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                icmp_ln1495_43_reg_4350 <= icmp_ln1495_43_fu_3276_p2;
                icmp_ln1495_44_reg_4361 <= icmp_ln1495_44_fu_3296_p2;
                ref_tmp32_0_2_reg_4366 <= grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_return;
                ref_tmp39_0_1_reg_4334 <= grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_return;
                ref_tmp39_0_2_reg_4372 <= grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_return;
                ref_tmp47_0_2_reg_4378 <= grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_return;
                ref_tmp55_0_1_reg_4339 <= grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_return;
                ref_tmp55_0_2_reg_4384 <= grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_return;
                select_ln656_reg_4344 <= select_ln656_fu_3268_p3;
                select_ln659_reg_4324 <= select_ln659_fu_3240_p3;
                select_ln662_reg_4355 <= select_ln662_fu_3288_p3;
                select_ln665_reg_4329 <= select_ln665_fu_3254_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                select_ln53_12_reg_4055 <= select_ln53_12_fu_2590_p3;
                select_ln53_28_reg_4082 <= select_ln53_28_fu_2657_p3;
                select_ln53_44_reg_4109 <= select_ln53_44_fu_2724_p3;
                select_ln53_59_reg_4136 <= select_ln53_59_fu_2784_p3;
                select_ln67_12_reg_4076 <= select_ln67_12_fu_2616_p3;
                select_ln67_28_reg_4103 <= select_ln67_28_fu_2690_p3;
                select_ln67_44_reg_4130 <= select_ln67_44_fu_2750_p3;
                select_ln67_59_reg_4162 <= select_ln67_59_fu_2810_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                select_ln53_14_reg_4168 <= select_ln53_14_fu_2844_p3;
                select_ln53_30_reg_4188 <= select_ln53_30_fu_2908_p3;
                select_ln53_46_reg_4208 <= select_ln53_46_fu_2972_p3;
                select_ln53_61_reg_4228 <= select_ln53_61_fu_3036_p3;
                select_ln67_14_reg_4182 <= select_ln67_14_fu_2874_p3;
                select_ln67_30_reg_4202 <= select_ln67_30_fu_2938_p3;
                select_ln67_46_reg_4222 <= select_ln67_46_fu_3002_p3;
                select_ln67_61_reg_4250 <= select_ln67_61_fu_3070_p3;
                trunc_ln674_15_reg_4174 <= trunc_ln674_15_fu_2852_p1;
                trunc_ln674_31_reg_4194 <= trunc_ln674_31_fu_2916_p1;
                trunc_ln674_47_reg_4214 <= trunc_ln674_47_fu_2980_p1;
                trunc_ln674_62_reg_4234 <= trunc_ln674_62_fu_3044_p1;
                trunc_ln674_63_reg_4242 <= trunc_ln674_63_fu_3048_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                select_ln53_15_reg_4276 <= select_ln53_15_fu_3122_p3;
                select_ln53_31_reg_4288 <= select_ln53_31_fu_3146_p3;
                select_ln53_47_reg_4300 <= select_ln53_47_fu_3170_p3;
                select_ln53_63_reg_4312 <= select_ln53_63_fu_3205_p3;
                select_ln67_15_reg_4282 <= select_ln67_15_fu_3134_p3;
                select_ln67_31_reg_4294 <= select_ln67_31_fu_3158_p3;
                select_ln67_47_reg_4306 <= select_ln67_47_fu_3182_p3;
                select_ln67_63_reg_4318 <= select_ln67_63_fu_3227_p3;
                zTop_max_V_reg_4266 <= zTop_max_V_fu_3104_p3;
                zTop_min_V_reg_4256 <= zTop_min_V_fu_3084_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                select_ln53_17_reg_3574 <= select_ln53_17_fu_1340_p3;
                select_ln53_1_reg_3544 <= select_ln53_1_fu_1254_p3;
                select_ln53_33_reg_3596 <= select_ln53_33_fu_1422_p3;
                select_ln53_49_reg_3626 <= select_ln53_49_fu_1508_p3;
                select_ln67_17_reg_3590 <= select_ln67_17_fu_1372_p3;
                select_ln67_1_reg_3568 <= select_ln67_1_fu_1290_p3;
                select_ln67_33_reg_3620 <= select_ln67_33_fu_1458_p3;
                select_ln67_49_reg_3642 <= select_ln67_49_fu_1540_p3;
                trunc_ln674_2_reg_3550 <= trunc_ln674_2_fu_1262_p1;
                trunc_ln674_34_reg_3602 <= trunc_ln674_34_fu_1430_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                select_ln53_21_reg_3786 <= select_ln53_21_fu_1904_p3;
                select_ln53_38_reg_3813 <= select_ln53_38_fu_1971_p3;
                select_ln53_53_reg_3835 <= select_ln53_53_fu_2038_p3;
                select_ln53_6_reg_3764 <= select_ln53_6_fu_1837_p3;
                select_ln67_21_reg_3807 <= select_ln67_21_fu_1930_p3;
                select_ln67_38_reg_3829 <= select_ln67_38_fu_2004_p3;
                select_ln67_53_reg_3851 <= select_ln67_53_fu_2064_p3;
                select_ln67_6_reg_3780 <= select_ln67_6_fu_1870_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                select_ln53_23_reg_3879 <= select_ln53_23_fu_2158_p3;
                select_ln53_40_reg_3909 <= select_ln53_40_fu_2222_p3;
                select_ln53_55_reg_3931 <= select_ln53_55_fu_2282_p3;
                select_ln53_8_reg_3857 <= select_ln53_8_fu_2098_p3;
                select_ln67_23_reg_3903 <= select_ln67_23_fu_2188_p3;
                select_ln67_40_reg_3925 <= select_ln67_40_fu_2248_p3;
                select_ln67_55_reg_3947 <= select_ln67_55_fu_2308_p3;
                select_ln67_8_reg_3873 <= select_ln67_8_fu_2124_p3;
                trunc_ln674_24_reg_3885 <= trunc_ln674_24_fu_2166_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    zext_ln609_reg_3436(1 downto 0) <= zext_ln609_fu_1198_p1(1 downto 0);
            end if;
        end if;
    end process;
    zext_ln609_reg_3436(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state10, ap_block_state10_on_subcall_done, ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state10_on_subcall_done_assign_proc : process(grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_done = ap_const_logic_0));
    end process;


    ap_block_state11_on_subcall_done_assign_proc : process(grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_done)
    begin
                ap_block_state11_on_subcall_done <= ((grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state11, select_ln656_2_fu_3362_p3, ap_block_state11_on_subcall_done, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_return_0 <= select_ln656_2_fu_3362_p3;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state11, select_ln659_3_fu_3376_p3, ap_block_state11_on_subcall_done, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_return_1 <= select_ln659_3_fu_3376_p3;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state11, select_ln662_2_fu_3390_p3, ap_block_state11_on_subcall_done, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_return_2 <= select_ln662_2_fu_3390_p3;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state11, select_ln665_3_fu_3404_p3, ap_block_state11_on_subcall_done, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_return_3 <= select_ln665_3_fu_3404_p3;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_start_reg;

    grp_straightLineProjectorFromLayerIJtoK_fu_1026_j_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1026_j <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1026_j <= ap_const_lv3_1;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1026_j <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1026_z_j_assign_proc : process(select_ln53_15_reg_4276, select_ln53_63_reg_4312, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1026_z_j <= select_ln53_63_reg_4312;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1026_z_j <= select_ln53_15_reg_4276;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1026_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_start_reg;

    grp_straightLineProjectorFromLayerIJtoK_fu_1040_j_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1040_j <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1040_j <= ap_const_lv3_1;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1040_j <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1040_z_j_assign_proc : process(select_ln67_15_reg_4282, select_ln67_63_reg_4318, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1040_z_j <= select_ln67_63_reg_4318;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1040_z_j <= select_ln67_15_reg_4282;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1040_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_start_reg;

    grp_straightLineProjectorFromLayerIJtoK_fu_1054_j_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1054_j <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1054_j <= ap_const_lv3_1;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1054_j <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1054_z_j_assign_proc : process(select_ln53_15_reg_4276, select_ln53_63_reg_4312, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1054_z_j <= select_ln53_63_reg_4312;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1054_z_j <= select_ln53_15_reg_4276;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1054_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_start_reg;

    grp_straightLineProjectorFromLayerIJtoK_fu_1068_j_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1068_j <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1068_j <= ap_const_lv3_1;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1068_j <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1068_z_j_assign_proc : process(select_ln67_15_reg_4282, select_ln67_63_reg_4318, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1068_z_j <= select_ln67_63_reg_4318;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1068_z_j <= select_ln67_15_reg_4282;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1068_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1138_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1152_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1166_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1180_ap_start_reg;
    icmp_ln1494_10_fu_1596_p2 <= "1" when (signed(trunc_ln674_3_fu_1558_p1) > signed(select_ln67_2_fu_1590_p3)) else "0";
    icmp_ln1494_11_fu_1610_p2 <= "1" when (signed(trunc_ln674_4_fu_1576_p1) > signed(select_ln67_3_fu_1602_p3)) else "0";
    icmp_ln1494_12_fu_1850_p2 <= "1" when (signed(trunc_ln674_5_fu_1809_p1) > signed(select_ln67_4_fu_1845_p3)) else "0";
    icmp_ln1494_13_fu_1864_p2 <= "1" when (signed(trunc_ln674_6_fu_1827_p1) > signed(select_ln67_5_fu_1856_p3)) else "0";
    icmp_ln1494_14_fu_2106_p2 <= "1" when (signed(trunc_ln674_7_fu_2072_p1) > signed(select_ln67_6_reg_3780)) else "0";
    icmp_ln1494_15_fu_2118_p2 <= "1" when (signed(trunc_ln674_8_fu_2088_p1) > signed(select_ln67_7_fu_2111_p3)) else "0";
    icmp_ln1494_16_fu_2350_p2 <= "1" when (signed(trunc_ln674_9_fu_2316_p1) > signed(select_ln67_8_reg_3873)) else "0";
    icmp_ln1494_17_fu_2362_p2 <= "1" when (signed(trunc_ln674_10_fu_2332_p1) > signed(select_ln67_9_fu_2355_p3)) else "0";
    icmp_ln1494_18_fu_2598_p2 <= "1" when (signed(trunc_ln674_11_fu_2564_p1) > signed(select_ln67_10_reg_3969)) else "0";
    icmp_ln1494_19_fu_2610_p2 <= "1" when (signed(trunc_ln674_12_fu_2580_p1) > signed(select_ln67_11_fu_2603_p3)) else "0";
    icmp_ln1494_20_fu_2856_p2 <= "1" when (signed(trunc_ln674_13_fu_2818_p1) > signed(select_ln67_12_reg_4076)) else "0";
    icmp_ln1494_21_fu_2868_p2 <= "1" when (signed(trunc_ln674_14_fu_2834_p1) > signed(select_ln67_13_fu_2861_p3)) else "0";
    icmp_ln1494_22_fu_3130_p2 <= "1" when (signed(trunc_ln674_15_reg_4174) > signed(select_ln67_14_reg_4182)) else "0";
    icmp_ln1494_23_fu_1348_p2 <= "1" when (signed(trunc_ln674_16_fu_1298_p1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_24_fu_1366_p2 <= "1" when (signed(trunc_ln674_17_fu_1330_p1) > signed(select_ln67_16_cast_fu_1362_p1)) else "0";
    icmp_ln1494_25_fu_1650_p2 <= "1" when (signed(trunc_ln674_18_fu_1616_p1) > signed(select_ln67_17_reg_3590)) else "0";
    icmp_ln1494_26_fu_1662_p2 <= "1" when (signed(trunc_ln674_19_fu_1632_p1) > signed(select_ln67_18_fu_1655_p3)) else "0";
    icmp_ln1494_27_fu_1912_p2 <= "1" when (signed(trunc_ln674_20_fu_1878_p1) > signed(select_ln67_19_reg_3700)) else "0";
    icmp_ln1494_28_fu_1924_p2 <= "1" when (signed(trunc_ln674_21_fu_1894_p1) > signed(select_ln67_20_fu_1917_p3)) else "0";
    icmp_ln1494_29_fu_2170_p2 <= "1" when (signed(trunc_ln674_22_fu_2132_p1) > signed(select_ln67_21_reg_3807)) else "0";
    icmp_ln1494_30_fu_2182_p2 <= "1" when (signed(trunc_ln674_23_fu_2148_p1) > signed(select_ln67_22_fu_2175_p3)) else "0";
    icmp_ln1494_31_fu_2414_p2 <= "1" when (signed(trunc_ln674_24_reg_3885) > signed(select_ln67_23_reg_3903)) else "0";
    icmp_ln1494_32_fu_2424_p2 <= "1" when (signed(trunc_ln674_25_fu_2386_p1) > signed(select_ln67_24_fu_2418_p3)) else "0";
    icmp_ln1494_33_fu_2438_p2 <= "1" when (signed(trunc_ln674_26_fu_2404_p1) > signed(select_ln67_25_fu_2430_p3)) else "0";
    icmp_ln1494_34_fu_2670_p2 <= "1" when (signed(trunc_ln674_27_fu_2629_p1) > signed(select_ln67_26_fu_2665_p3)) else "0";
    icmp_ln1494_35_fu_2684_p2 <= "1" when (signed(trunc_ln674_28_fu_2647_p1) > signed(select_ln67_27_fu_2676_p3)) else "0";
    icmp_ln1494_36_fu_2920_p2 <= "1" when (signed(trunc_ln674_29_fu_2882_p1) > signed(select_ln67_28_reg_4103)) else "0";
    icmp_ln1494_37_fu_2932_p2 <= "1" when (signed(trunc_ln674_30_fu_2898_p1) > signed(select_ln67_29_fu_2925_p3)) else "0";
    icmp_ln1494_38_fu_3154_p2 <= "1" when (signed(trunc_ln674_31_reg_4194) > signed(select_ln67_30_reg_4202)) else "0";
    icmp_ln1494_39_fu_3262_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_return) > signed(grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_return)) else "0";
    icmp_ln1494_40_fu_3282_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_return) > signed(grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_return)) else "0";
    icmp_ln1494_41_fu_1434_p2 <= "1" when (signed(trunc_ln674_32_fu_1380_p1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_42_fu_1452_p2 <= "1" when (signed(trunc_ln674_33_fu_1412_p1) > signed(select_ln67_32_cast_fu_1448_p1)) else "0";
    icmp_ln1494_43_fu_1714_p2 <= "1" when (signed(trunc_ln674_34_reg_3602) > signed(select_ln67_33_reg_3620)) else "0";
    icmp_ln1494_44_fu_1724_p2 <= "1" when (signed(trunc_ln674_35_fu_1686_p1) > signed(select_ln67_34_fu_1718_p3)) else "0";
    icmp_ln1494_45_fu_1738_p2 <= "1" when (signed(trunc_ln674_36_fu_1704_p1) > signed(select_ln67_35_fu_1730_p3)) else "0";
    icmp_ln1494_46_fu_1984_p2 <= "1" when (signed(trunc_ln674_37_fu_1943_p1) > signed(select_ln67_36_fu_1979_p3)) else "0";
    icmp_ln1494_47_fu_1998_p2 <= "1" when (signed(trunc_ln674_38_fu_1961_p1) > signed(select_ln67_37_fu_1990_p3)) else "0";
    icmp_ln1494_48_fu_2230_p2 <= "1" when (signed(trunc_ln674_39_fu_2196_p1) > signed(select_ln67_38_reg_3829)) else "0";
    icmp_ln1494_49_fu_2242_p2 <= "1" when (signed(trunc_ln674_40_fu_2212_p1) > signed(select_ln67_39_fu_2235_p3)) else "0";
    icmp_ln1494_50_fu_2478_p2 <= "1" when (signed(trunc_ln674_41_fu_2444_p1) > signed(select_ln67_40_reg_3925)) else "0";
    icmp_ln1494_51_fu_2490_p2 <= "1" when (signed(trunc_ln674_42_fu_2460_p1) > signed(select_ln67_41_fu_2483_p3)) else "0";
    icmp_ln1494_52_fu_2732_p2 <= "1" when (signed(trunc_ln674_43_fu_2698_p1) > signed(select_ln67_42_reg_4027)) else "0";
    icmp_ln1494_53_fu_2744_p2 <= "1" when (signed(trunc_ln674_44_fu_2714_p1) > signed(select_ln67_43_fu_2737_p3)) else "0";
    icmp_ln1494_54_fu_2984_p2 <= "1" when (signed(trunc_ln674_45_fu_2946_p1) > signed(select_ln67_44_reg_4130)) else "0";
    icmp_ln1494_55_fu_2996_p2 <= "1" when (signed(trunc_ln674_46_fu_2962_p1) > signed(select_ln67_45_fu_2989_p3)) else "0";
    icmp_ln1494_56_fu_3178_p2 <= "1" when (signed(trunc_ln674_47_reg_4214) > signed(select_ln67_46_reg_4222)) else "0";
    icmp_ln1494_57_fu_3312_p2 <= "1" when (signed(ref_tmp32_0_2_reg_4366) > signed(select_ln656_reg_4344)) else "0";
    icmp_ln1494_58_fu_3334_p2 <= "1" when (signed(ref_tmp47_0_2_reg_4378) > signed(select_ln662_reg_4355)) else "0";
    icmp_ln1494_59_fu_1516_p2 <= "1" when (signed(trunc_ln674_48_fu_1466_p1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_60_fu_1534_p2 <= "1" when (signed(trunc_ln674_49_fu_1498_p1) > signed(select_ln67_48_cast_fu_1530_p1)) else "0";
    icmp_ln1494_61_fu_1778_p2 <= "1" when (signed(trunc_ln674_50_fu_1744_p1) > signed(select_ln67_49_reg_3642)) else "0";
    icmp_ln1494_62_fu_1790_p2 <= "1" when (signed(trunc_ln674_51_fu_1760_p1) > signed(select_ln67_50_fu_1783_p3)) else "0";
    icmp_ln1494_63_fu_2046_p2 <= "1" when (signed(trunc_ln674_52_fu_2012_p1) > signed(select_ln67_51_reg_3758)) else "0";
    icmp_ln1494_64_fu_2058_p2 <= "1" when (signed(trunc_ln674_53_fu_2028_p1) > signed(select_ln67_52_fu_2051_p3)) else "0";
    icmp_ln1494_65_fu_2290_p2 <= "1" when (signed(trunc_ln674_54_fu_2256_p1) > signed(select_ln67_53_reg_3851)) else "0";
    icmp_ln1494_66_fu_2302_p2 <= "1" when (signed(trunc_ln674_55_fu_2272_p1) > signed(select_ln67_54_fu_2295_p3)) else "0";
    icmp_ln1494_67_fu_2538_p2 <= "1" when (signed(trunc_ln674_56_fu_2504_p1) > signed(select_ln67_55_reg_3947)) else "0";
    icmp_ln1494_68_fu_2550_p2 <= "1" when (signed(trunc_ln674_57_fu_2520_p1) > signed(select_ln67_56_fu_2543_p3)) else "0";
    icmp_ln1494_69_fu_2792_p2 <= "1" when (signed(trunc_ln674_58_fu_2758_p1) > signed(select_ln67_57_reg_4049)) else "0";
    icmp_ln1494_70_fu_2804_p2 <= "1" when (signed(trunc_ln674_59_fu_2774_p1) > signed(select_ln67_58_fu_2797_p3)) else "0";
    icmp_ln1494_71_fu_3052_p2 <= "1" when (signed(trunc_ln674_60_fu_3010_p1) > signed(select_ln67_59_reg_4162)) else "0";
    icmp_ln1494_72_fu_3064_p2 <= "1" when (signed(trunc_ln674_61_fu_3026_p1) > signed(select_ln67_60_fu_3057_p3)) else "0";
    icmp_ln1494_73_fu_3212_p2 <= "1" when (signed(trunc_ln674_62_reg_4234) > signed(select_ln67_61_reg_4250)) else "0";
    icmp_ln1494_74_fu_3222_p2 <= "1" when (signed(trunc_ln674_63_reg_4242) > signed(select_ln67_62_fu_3216_p3)) else "0";
    icmp_ln1494_75_fu_3356_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_return) > signed(select_ln656_1_fu_3316_p3)) else "0";
    icmp_ln1494_76_fu_3384_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_return) > signed(select_ln662_1_fu_3338_p3)) else "0";
    icmp_ln1494_7_fu_1266_p2 <= "1" when (signed(trunc_ln674_fu_1212_p1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_8_fu_1284_p2 <= "1" when (signed(trunc_ln674_1_fu_1244_p1) > signed(select_ln67_cast_fu_1280_p1)) else "0";
    icmp_ln1494_9_fu_1586_p2 <= "1" when (signed(trunc_ln674_2_reg_3550) > signed(select_ln67_1_reg_3568)) else "0";
    icmp_ln1494_fu_3078_p2 <= "1" when (signed(zTopMin) > signed(ap_const_lv32_FCDFFF98)) else "0";
    icmp_ln1495_10_fu_1248_p2 <= "1" when (signed(trunc_ln674_1_fu_1244_p1) < signed(select_ln53_fu_1236_p3)) else "0";
    icmp_ln1495_11_fu_1548_p2 <= "1" when (signed(trunc_ln674_2_reg_3550) < signed(select_ln53_1_reg_3544)) else "0";
    icmp_ln1495_12_fu_1562_p2 <= "1" when (signed(trunc_ln674_3_fu_1558_p1) < signed(select_ln53_2_fu_1552_p3)) else "0";
    icmp_ln1495_13_fu_1580_p2 <= "1" when (signed(trunc_ln674_4_fu_1576_p1) < signed(select_ln53_3_fu_1568_p3)) else "0";
    icmp_ln1495_14_fu_1813_p2 <= "1" when (signed(trunc_ln674_5_fu_1809_p1) < signed(select_ln53_4_fu_1804_p3)) else "0";
    icmp_ln1495_15_fu_1831_p2 <= "1" when (signed(trunc_ln674_6_fu_1827_p1) < signed(select_ln53_5_fu_1819_p3)) else "0";
    icmp_ln1495_16_fu_2076_p2 <= "1" when (signed(trunc_ln674_7_fu_2072_p1) < signed(select_ln53_6_reg_3764)) else "0";
    icmp_ln1495_17_fu_2092_p2 <= "1" when (signed(trunc_ln674_8_fu_2088_p1) < signed(select_ln53_7_fu_2081_p3)) else "0";
    icmp_ln1495_18_fu_2320_p2 <= "1" when (signed(trunc_ln674_9_fu_2316_p1) < signed(select_ln53_8_reg_3857)) else "0";
    icmp_ln1495_19_fu_2336_p2 <= "1" when (signed(trunc_ln674_10_fu_2332_p1) < signed(select_ln53_9_fu_2325_p3)) else "0";
    icmp_ln1495_20_fu_2568_p2 <= "1" when (signed(trunc_ln674_11_fu_2564_p1) < signed(select_ln53_10_reg_3953)) else "0";
    icmp_ln1495_21_fu_2584_p2 <= "1" when (signed(trunc_ln674_12_fu_2580_p1) < signed(select_ln53_11_fu_2573_p3)) else "0";
    icmp_ln1495_22_fu_2822_p2 <= "1" when (signed(trunc_ln674_13_fu_2818_p1) < signed(select_ln53_12_reg_4055)) else "0";
    icmp_ln1495_23_fu_2838_p2 <= "1" when (signed(trunc_ln674_14_fu_2834_p1) < signed(select_ln53_13_fu_2827_p3)) else "0";
    icmp_ln1495_24_fu_3118_p2 <= "1" when (signed(trunc_ln674_15_reg_4174) < signed(select_ln53_14_reg_4168)) else "0";
    icmp_ln1495_25_fu_3234_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_return) < signed(ap_const_lv32_7FF00000)) else "0";
    icmp_ln1495_26_fu_3248_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_return) < signed(ap_const_lv32_7FF00000)) else "0";
    icmp_ln1495_27_fu_1316_p2 <= "0" when (tmp_4_fu_1306_p4 = ap_const_lv2_1) else "1";
    icmp_ln1495_28_fu_1334_p2 <= "1" when (signed(trunc_ln674_17_fu_1330_p1) < signed(select_ln53_16_fu_1322_p3)) else "0";
    icmp_ln1495_29_fu_1620_p2 <= "1" when (signed(trunc_ln674_18_fu_1616_p1) < signed(select_ln53_17_reg_3574)) else "0";
    icmp_ln1495_30_fu_1636_p2 <= "1" when (signed(trunc_ln674_19_fu_1632_p1) < signed(select_ln53_18_fu_1625_p3)) else "0";
    icmp_ln1495_31_fu_1882_p2 <= "1" when (signed(trunc_ln674_20_fu_1878_p1) < signed(select_ln53_19_reg_3684)) else "0";
    icmp_ln1495_32_fu_1898_p2 <= "1" when (signed(trunc_ln674_21_fu_1894_p1) < signed(select_ln53_20_fu_1887_p3)) else "0";
    icmp_ln1495_33_fu_2136_p2 <= "1" when (signed(trunc_ln674_22_fu_2132_p1) < signed(select_ln53_21_reg_3786)) else "0";
    icmp_ln1495_34_fu_2152_p2 <= "1" when (signed(trunc_ln674_23_fu_2148_p1) < signed(select_ln53_22_fu_2141_p3)) else "0";
    icmp_ln1495_35_fu_2376_p2 <= "1" when (signed(trunc_ln674_24_reg_3885) < signed(select_ln53_23_reg_3879)) else "0";
    icmp_ln1495_36_fu_2390_p2 <= "1" when (signed(trunc_ln674_25_fu_2386_p1) < signed(select_ln53_24_fu_2380_p3)) else "0";
    icmp_ln1495_37_fu_2408_p2 <= "1" when (signed(trunc_ln674_26_fu_2404_p1) < signed(select_ln53_25_fu_2396_p3)) else "0";
    icmp_ln1495_38_fu_2633_p2 <= "1" when (signed(trunc_ln674_27_fu_2629_p1) < signed(select_ln53_26_fu_2624_p3)) else "0";
    icmp_ln1495_39_fu_2651_p2 <= "1" when (signed(trunc_ln674_28_fu_2647_p1) < signed(select_ln53_27_fu_2639_p3)) else "0";
    icmp_ln1495_40_fu_2886_p2 <= "1" when (signed(trunc_ln674_29_fu_2882_p1) < signed(select_ln53_28_reg_4082)) else "0";
    icmp_ln1495_41_fu_2902_p2 <= "1" when (signed(trunc_ln674_30_fu_2898_p1) < signed(select_ln53_29_fu_2891_p3)) else "0";
    icmp_ln1495_42_fu_3142_p2 <= "1" when (signed(trunc_ln674_31_reg_4194) < signed(select_ln53_30_reg_4188)) else "0";
    icmp_ln1495_43_fu_3276_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1096_ap_return) < signed(select_ln659_fu_3240_p3)) else "0";
    icmp_ln1495_44_fu_3296_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1124_ap_return) < signed(select_ln665_fu_3254_p3)) else "0";
    icmp_ln1495_45_fu_1398_p2 <= "0" when (tmp_5_fu_1388_p4 = ap_const_lv2_1) else "1";
    icmp_ln1495_46_fu_1416_p2 <= "1" when (signed(trunc_ln674_33_fu_1412_p1) < signed(select_ln53_32_fu_1404_p3)) else "0";
    icmp_ln1495_47_fu_1676_p2 <= "1" when (signed(trunc_ln674_34_reg_3602) < signed(select_ln53_33_reg_3596)) else "0";
    icmp_ln1495_48_fu_1690_p2 <= "1" when (signed(trunc_ln674_35_fu_1686_p1) < signed(select_ln53_34_fu_1680_p3)) else "0";
    icmp_ln1495_49_fu_1708_p2 <= "1" when (signed(trunc_ln674_36_fu_1704_p1) < signed(select_ln53_35_fu_1696_p3)) else "0";
    icmp_ln1495_50_fu_1947_p2 <= "1" when (signed(trunc_ln674_37_fu_1943_p1) < signed(select_ln53_36_fu_1938_p3)) else "0";
    icmp_ln1495_51_fu_1965_p2 <= "1" when (signed(trunc_ln674_38_fu_1961_p1) < signed(select_ln53_37_fu_1953_p3)) else "0";
    icmp_ln1495_52_fu_2200_p2 <= "1" when (signed(trunc_ln674_39_fu_2196_p1) < signed(select_ln53_38_reg_3813)) else "0";
    icmp_ln1495_53_fu_2216_p2 <= "1" when (signed(trunc_ln674_40_fu_2212_p1) < signed(select_ln53_39_fu_2205_p3)) else "0";
    icmp_ln1495_54_fu_2448_p2 <= "1" when (signed(trunc_ln674_41_fu_2444_p1) < signed(select_ln53_40_reg_3909)) else "0";
    icmp_ln1495_55_fu_2464_p2 <= "1" when (signed(trunc_ln674_42_fu_2460_p1) < signed(select_ln53_41_fu_2453_p3)) else "0";
    icmp_ln1495_56_fu_2702_p2 <= "1" when (signed(trunc_ln674_43_fu_2698_p1) < signed(select_ln53_42_reg_4011)) else "0";
    icmp_ln1495_57_fu_2718_p2 <= "1" when (signed(trunc_ln674_44_fu_2714_p1) < signed(select_ln53_43_fu_2707_p3)) else "0";
    icmp_ln1495_58_fu_2950_p2 <= "1" when (signed(trunc_ln674_45_fu_2946_p1) < signed(select_ln53_44_reg_4109)) else "0";
    icmp_ln1495_59_fu_2966_p2 <= "1" when (signed(trunc_ln674_46_fu_2962_p1) < signed(select_ln53_45_fu_2955_p3)) else "0";
    icmp_ln1495_60_fu_3166_p2 <= "1" when (signed(trunc_ln674_47_reg_4214) < signed(select_ln53_46_reg_4208)) else "0";
    icmp_ln1495_61_fu_3322_p2 <= "1" when (signed(ref_tmp39_0_2_reg_4372) < signed(select_ln659_1_fu_3302_p3)) else "0";
    icmp_ln1495_62_fu_3344_p2 <= "1" when (signed(ref_tmp55_0_2_reg_4384) < signed(select_ln665_1_fu_3307_p3)) else "0";
    icmp_ln1495_63_fu_1484_p2 <= "0" when (tmp_6_fu_1474_p4 = ap_const_lv2_1) else "1";
    icmp_ln1495_64_fu_1502_p2 <= "1" when (signed(trunc_ln674_49_fu_1498_p1) < signed(select_ln53_48_fu_1490_p3)) else "0";
    icmp_ln1495_65_fu_1748_p2 <= "1" when (signed(trunc_ln674_50_fu_1744_p1) < signed(select_ln53_49_reg_3626)) else "0";
    icmp_ln1495_66_fu_1764_p2 <= "1" when (signed(trunc_ln674_51_fu_1760_p1) < signed(select_ln53_50_fu_1753_p3)) else "0";
    icmp_ln1495_67_fu_2016_p2 <= "1" when (signed(trunc_ln674_52_fu_2012_p1) < signed(select_ln53_51_reg_3742)) else "0";
    icmp_ln1495_68_fu_2032_p2 <= "1" when (signed(trunc_ln674_53_fu_2028_p1) < signed(select_ln53_52_fu_2021_p3)) else "0";
    icmp_ln1495_69_fu_2260_p2 <= "1" when (signed(trunc_ln674_54_fu_2256_p1) < signed(select_ln53_53_reg_3835)) else "0";
    icmp_ln1495_70_fu_2276_p2 <= "1" when (signed(trunc_ln674_55_fu_2272_p1) < signed(select_ln53_54_fu_2265_p3)) else "0";
    icmp_ln1495_71_fu_2508_p2 <= "1" when (signed(trunc_ln674_56_fu_2504_p1) < signed(select_ln53_55_reg_3931)) else "0";
    icmp_ln1495_72_fu_2524_p2 <= "1" when (signed(trunc_ln674_57_fu_2520_p1) < signed(select_ln53_56_fu_2513_p3)) else "0";
    icmp_ln1495_73_fu_2762_p2 <= "1" when (signed(trunc_ln674_58_fu_2758_p1) < signed(select_ln53_57_reg_4033)) else "0";
    icmp_ln1495_74_fu_2778_p2 <= "1" when (signed(trunc_ln674_59_fu_2774_p1) < signed(select_ln53_58_fu_2767_p3)) else "0";
    icmp_ln1495_75_fu_3014_p2 <= "1" when (signed(trunc_ln674_60_fu_3010_p1) < signed(select_ln53_59_reg_4136)) else "0";
    icmp_ln1495_76_fu_3030_p2 <= "1" when (signed(trunc_ln674_61_fu_3026_p1) < signed(select_ln53_60_fu_3019_p3)) else "0";
    icmp_ln1495_77_fu_3190_p2 <= "1" when (signed(trunc_ln674_62_reg_4234) < signed(select_ln53_61_reg_4228)) else "0";
    icmp_ln1495_78_fu_3200_p2 <= "1" when (signed(trunc_ln674_63_reg_4242) < signed(select_ln53_62_fu_3194_p3)) else "0";
    icmp_ln1495_79_fu_3370_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_return) < signed(select_ln659_2_fu_3327_p3)) else "0";
    icmp_ln1495_80_fu_3398_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_return) < signed(select_ln665_2_fu_3349_p3)) else "0";
    icmp_ln1495_9_fu_1230_p2 <= "0" when (tmp_fu_1220_p4 = ap_const_lv2_1) else "1";
    icmp_ln1495_fu_3098_p2 <= "1" when (signed(zTopMax) < signed(ap_const_lv32_3200068)) else "0";
    patch_0_0_address0 <= zext_ln609_fu_1198_p1(2 - 1 downto 0);

    patch_0_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_0_0_ce0 <= ap_const_logic_1;
        else 
            patch_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_10_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_10_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patch_0_10_ce0 <= ap_const_logic_1;
        else 
            patch_0_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_11_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_11_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            patch_0_11_ce0 <= ap_const_logic_1;
        else 
            patch_0_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_12_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_12_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            patch_0_12_ce0 <= ap_const_logic_1;
        else 
            patch_0_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_13_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_13_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_0_13_ce0 <= ap_const_logic_1;
        else 
            patch_0_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_14_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_14_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_0_14_ce0 <= ap_const_logic_1;
        else 
            patch_0_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_15_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_15_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_0_15_ce0 <= ap_const_logic_1;
        else 
            patch_0_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_1_address0 <= zext_ln609_fu_1198_p1(2 - 1 downto 0);

    patch_0_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_0_1_ce0 <= ap_const_logic_1;
        else 
            patch_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_2_address0 <= zext_ln609_fu_1198_p1(2 - 1 downto 0);

    patch_0_2_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_0_2_ce0 <= ap_const_logic_1;
        else 
            patch_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_3_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_3_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_0_3_ce0 <= ap_const_logic_1;
        else 
            patch_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_4_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_4_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_0_4_ce0 <= ap_const_logic_1;
        else 
            patch_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_5_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_5_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patch_0_5_ce0 <= ap_const_logic_1;
        else 
            patch_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_6_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_6_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patch_0_6_ce0 <= ap_const_logic_1;
        else 
            patch_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_7_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_7_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_0_7_ce0 <= ap_const_logic_1;
        else 
            patch_0_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_8_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_8_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_0_8_ce0 <= ap_const_logic_1;
        else 
            patch_0_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_0_9_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_0_9_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patch_0_9_ce0 <= ap_const_logic_1;
        else 
            patch_0_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_0_address0 <= zext_ln609_fu_1198_p1(2 - 1 downto 0);

    patch_1_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_1_0_ce0 <= ap_const_logic_1;
        else 
            patch_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_10_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_10_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patch_1_10_ce0 <= ap_const_logic_1;
        else 
            patch_1_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_11_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_11_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            patch_1_11_ce0 <= ap_const_logic_1;
        else 
            patch_1_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_12_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_12_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            patch_1_12_ce0 <= ap_const_logic_1;
        else 
            patch_1_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_13_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_13_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_1_13_ce0 <= ap_const_logic_1;
        else 
            patch_1_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_14_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_14_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_1_14_ce0 <= ap_const_logic_1;
        else 
            patch_1_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_15_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_15_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_1_15_ce0 <= ap_const_logic_1;
        else 
            patch_1_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_1_address0 <= zext_ln609_fu_1198_p1(2 - 1 downto 0);

    patch_1_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_1_1_ce0 <= ap_const_logic_1;
        else 
            patch_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_2_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_2_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_1_2_ce0 <= ap_const_logic_1;
        else 
            patch_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_3_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_3_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_1_3_ce0 <= ap_const_logic_1;
        else 
            patch_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_4_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_4_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patch_1_4_ce0 <= ap_const_logic_1;
        else 
            patch_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_5_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_5_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patch_1_5_ce0 <= ap_const_logic_1;
        else 
            patch_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_6_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_6_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_1_6_ce0 <= ap_const_logic_1;
        else 
            patch_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_7_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_7_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_1_7_ce0 <= ap_const_logic_1;
        else 
            patch_1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_8_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_8_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_1_8_ce0 <= ap_const_logic_1;
        else 
            patch_1_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_1_9_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_1_9_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patch_1_9_ce0 <= ap_const_logic_1;
        else 
            patch_1_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_0_address0 <= zext_ln609_fu_1198_p1(2 - 1 downto 0);

    patch_2_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_2_0_ce0 <= ap_const_logic_1;
        else 
            patch_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_10_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_10_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patch_2_10_ce0 <= ap_const_logic_1;
        else 
            patch_2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_11_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_11_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            patch_2_11_ce0 <= ap_const_logic_1;
        else 
            patch_2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_12_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_12_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            patch_2_12_ce0 <= ap_const_logic_1;
        else 
            patch_2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_13_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_13_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_2_13_ce0 <= ap_const_logic_1;
        else 
            patch_2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_14_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_14_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_2_14_ce0 <= ap_const_logic_1;
        else 
            patch_2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_15_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_15_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_2_15_ce0 <= ap_const_logic_1;
        else 
            patch_2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_1_address0 <= zext_ln609_fu_1198_p1(2 - 1 downto 0);

    patch_2_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_2_1_ce0 <= ap_const_logic_1;
        else 
            patch_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_2_address0 <= zext_ln609_fu_1198_p1(2 - 1 downto 0);

    patch_2_2_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_2_2_ce0 <= ap_const_logic_1;
        else 
            patch_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_3_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_3_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_2_3_ce0 <= ap_const_logic_1;
        else 
            patch_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_4_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_4_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_2_4_ce0 <= ap_const_logic_1;
        else 
            patch_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_5_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_5_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patch_2_5_ce0 <= ap_const_logic_1;
        else 
            patch_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_6_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_6_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patch_2_6_ce0 <= ap_const_logic_1;
        else 
            patch_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_7_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_7_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_2_7_ce0 <= ap_const_logic_1;
        else 
            patch_2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_8_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_8_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_2_8_ce0 <= ap_const_logic_1;
        else 
            patch_2_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_2_9_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_2_9_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patch_2_9_ce0 <= ap_const_logic_1;
        else 
            patch_2_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_0_address0 <= zext_ln609_fu_1198_p1(2 - 1 downto 0);

    patch_3_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_3_0_ce0 <= ap_const_logic_1;
        else 
            patch_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_10_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_10_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            patch_3_10_ce0 <= ap_const_logic_1;
        else 
            patch_3_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_11_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_11_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            patch_3_11_ce0 <= ap_const_logic_1;
        else 
            patch_3_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_12_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_12_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_3_12_ce0 <= ap_const_logic_1;
        else 
            patch_3_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_13_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_13_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_3_13_ce0 <= ap_const_logic_1;
        else 
            patch_3_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_14_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_14_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_3_14_ce0 <= ap_const_logic_1;
        else 
            patch_3_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_15_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_15_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            patch_3_15_ce0 <= ap_const_logic_1;
        else 
            patch_3_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_1_address0 <= zext_ln609_fu_1198_p1(2 - 1 downto 0);

    patch_3_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_3_1_ce0 <= ap_const_logic_1;
        else 
            patch_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_2_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_2_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_3_2_ce0 <= ap_const_logic_1;
        else 
            patch_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_3_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_3_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_3_3_ce0 <= ap_const_logic_1;
        else 
            patch_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_4_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_4_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patch_3_4_ce0 <= ap_const_logic_1;
        else 
            patch_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_5_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_5_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patch_3_5_ce0 <= ap_const_logic_1;
        else 
            patch_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_6_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_6_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_3_6_ce0 <= ap_const_logic_1;
        else 
            patch_3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_7_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_7_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_3_7_ce0 <= ap_const_logic_1;
        else 
            patch_3_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_8_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_8_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patch_3_8_ce0 <= ap_const_logic_1;
        else 
            patch_3_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_3_9_address0 <= zext_ln609_reg_3436(2 - 1 downto 0);

    patch_3_9_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patch_3_9_ce0 <= ap_const_logic_1;
        else 
            patch_3_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln53_10_fu_2342_p3 <= 
        trunc_ln674_10_fu_2332_p1 when (icmp_ln1495_19_fu_2336_p2(0) = '1') else 
        select_ln53_9_fu_2325_p3;
    select_ln53_11_fu_2573_p3 <= 
        trunc_ln674_11_fu_2564_p1 when (icmp_ln1495_20_fu_2568_p2(0) = '1') else 
        select_ln53_10_reg_3953;
    select_ln53_12_fu_2590_p3 <= 
        trunc_ln674_12_fu_2580_p1 when (icmp_ln1495_21_fu_2584_p2(0) = '1') else 
        select_ln53_11_fu_2573_p3;
    select_ln53_13_fu_2827_p3 <= 
        trunc_ln674_13_fu_2818_p1 when (icmp_ln1495_22_fu_2822_p2(0) = '1') else 
        select_ln53_12_reg_4055;
    select_ln53_14_fu_2844_p3 <= 
        trunc_ln674_14_fu_2834_p1 when (icmp_ln1495_23_fu_2838_p2(0) = '1') else 
        select_ln53_13_fu_2827_p3;
    select_ln53_15_fu_3122_p3 <= 
        trunc_ln674_15_reg_4174 when (icmp_ln1495_24_fu_3118_p2(0) = '1') else 
        select_ln53_14_reg_4168;
    select_ln53_16_fu_1322_p3 <= 
        trunc_ln674_16_fu_1298_p1 when (icmp_ln1495_27_fu_1316_p2(0) = '1') else 
        ap_const_lv32_40000000;
    select_ln53_17_fu_1340_p3 <= 
        trunc_ln674_17_fu_1330_p1 when (icmp_ln1495_28_fu_1334_p2(0) = '1') else 
        select_ln53_16_fu_1322_p3;
    select_ln53_18_fu_1625_p3 <= 
        trunc_ln674_18_fu_1616_p1 when (icmp_ln1495_29_fu_1620_p2(0) = '1') else 
        select_ln53_17_reg_3574;
    select_ln53_19_fu_1642_p3 <= 
        trunc_ln674_19_fu_1632_p1 when (icmp_ln1495_30_fu_1636_p2(0) = '1') else 
        select_ln53_18_fu_1625_p3;
    select_ln53_1_fu_1254_p3 <= 
        trunc_ln674_1_fu_1244_p1 when (icmp_ln1495_10_fu_1248_p2(0) = '1') else 
        select_ln53_fu_1236_p3;
    select_ln53_20_fu_1887_p3 <= 
        trunc_ln674_20_fu_1878_p1 when (icmp_ln1495_31_fu_1882_p2(0) = '1') else 
        select_ln53_19_reg_3684;
    select_ln53_21_fu_1904_p3 <= 
        trunc_ln674_21_fu_1894_p1 when (icmp_ln1495_32_fu_1898_p2(0) = '1') else 
        select_ln53_20_fu_1887_p3;
    select_ln53_22_fu_2141_p3 <= 
        trunc_ln674_22_fu_2132_p1 when (icmp_ln1495_33_fu_2136_p2(0) = '1') else 
        select_ln53_21_reg_3786;
    select_ln53_23_fu_2158_p3 <= 
        trunc_ln674_23_fu_2148_p1 when (icmp_ln1495_34_fu_2152_p2(0) = '1') else 
        select_ln53_22_fu_2141_p3;
    select_ln53_24_fu_2380_p3 <= 
        trunc_ln674_24_reg_3885 when (icmp_ln1495_35_fu_2376_p2(0) = '1') else 
        select_ln53_23_reg_3879;
    select_ln53_25_fu_2396_p3 <= 
        trunc_ln674_25_fu_2386_p1 when (icmp_ln1495_36_fu_2390_p2(0) = '1') else 
        select_ln53_24_fu_2380_p3;
    select_ln53_26_fu_2624_p3 <= 
        trunc_ln674_26_reg_3980 when (icmp_ln1495_37_reg_3986(0) = '1') else 
        select_ln53_25_reg_3975;
    select_ln53_27_fu_2639_p3 <= 
        trunc_ln674_27_fu_2629_p1 when (icmp_ln1495_38_fu_2633_p2(0) = '1') else 
        select_ln53_26_fu_2624_p3;
    select_ln53_28_fu_2657_p3 <= 
        trunc_ln674_28_fu_2647_p1 when (icmp_ln1495_39_fu_2651_p2(0) = '1') else 
        select_ln53_27_fu_2639_p3;
    select_ln53_29_fu_2891_p3 <= 
        trunc_ln674_29_fu_2882_p1 when (icmp_ln1495_40_fu_2886_p2(0) = '1') else 
        select_ln53_28_reg_4082;
    select_ln53_2_fu_1552_p3 <= 
        trunc_ln674_2_reg_3550 when (icmp_ln1495_11_fu_1548_p2(0) = '1') else 
        select_ln53_1_reg_3544;
    select_ln53_30_fu_2908_p3 <= 
        trunc_ln674_30_fu_2898_p1 when (icmp_ln1495_41_fu_2902_p2(0) = '1') else 
        select_ln53_29_fu_2891_p3;
    select_ln53_31_fu_3146_p3 <= 
        trunc_ln674_31_reg_4194 when (icmp_ln1495_42_fu_3142_p2(0) = '1') else 
        select_ln53_30_reg_4188;
    select_ln53_32_fu_1404_p3 <= 
        trunc_ln674_32_fu_1380_p1 when (icmp_ln1495_45_fu_1398_p2(0) = '1') else 
        ap_const_lv32_40000000;
    select_ln53_33_fu_1422_p3 <= 
        trunc_ln674_33_fu_1412_p1 when (icmp_ln1495_46_fu_1416_p2(0) = '1') else 
        select_ln53_32_fu_1404_p3;
    select_ln53_34_fu_1680_p3 <= 
        trunc_ln674_34_reg_3602 when (icmp_ln1495_47_fu_1676_p2(0) = '1') else 
        select_ln53_33_reg_3596;
    select_ln53_35_fu_1696_p3 <= 
        trunc_ln674_35_fu_1686_p1 when (icmp_ln1495_48_fu_1690_p2(0) = '1') else 
        select_ln53_34_fu_1680_p3;
    select_ln53_36_fu_1938_p3 <= 
        trunc_ln674_36_reg_3711 when (icmp_ln1495_49_reg_3717(0) = '1') else 
        select_ln53_35_reg_3706;
    select_ln53_37_fu_1953_p3 <= 
        trunc_ln674_37_fu_1943_p1 when (icmp_ln1495_50_fu_1947_p2(0) = '1') else 
        select_ln53_36_fu_1938_p3;
    select_ln53_38_fu_1971_p3 <= 
        trunc_ln674_38_fu_1961_p1 when (icmp_ln1495_51_fu_1965_p2(0) = '1') else 
        select_ln53_37_fu_1953_p3;
    select_ln53_39_fu_2205_p3 <= 
        trunc_ln674_39_fu_2196_p1 when (icmp_ln1495_52_fu_2200_p2(0) = '1') else 
        select_ln53_38_reg_3813;
    select_ln53_3_fu_1568_p3 <= 
        trunc_ln674_3_fu_1558_p1 when (icmp_ln1495_12_fu_1562_p2(0) = '1') else 
        select_ln53_2_fu_1552_p3;
    select_ln53_40_fu_2222_p3 <= 
        trunc_ln674_40_fu_2212_p1 when (icmp_ln1495_53_fu_2216_p2(0) = '1') else 
        select_ln53_39_fu_2205_p3;
    select_ln53_41_fu_2453_p3 <= 
        trunc_ln674_41_fu_2444_p1 when (icmp_ln1495_54_fu_2448_p2(0) = '1') else 
        select_ln53_40_reg_3909;
    select_ln53_42_fu_2470_p3 <= 
        trunc_ln674_42_fu_2460_p1 when (icmp_ln1495_55_fu_2464_p2(0) = '1') else 
        select_ln53_41_fu_2453_p3;
    select_ln53_43_fu_2707_p3 <= 
        trunc_ln674_43_fu_2698_p1 when (icmp_ln1495_56_fu_2702_p2(0) = '1') else 
        select_ln53_42_reg_4011;
    select_ln53_44_fu_2724_p3 <= 
        trunc_ln674_44_fu_2714_p1 when (icmp_ln1495_57_fu_2718_p2(0) = '1') else 
        select_ln53_43_fu_2707_p3;
    select_ln53_45_fu_2955_p3 <= 
        trunc_ln674_45_fu_2946_p1 when (icmp_ln1495_58_fu_2950_p2(0) = '1') else 
        select_ln53_44_reg_4109;
    select_ln53_46_fu_2972_p3 <= 
        trunc_ln674_46_fu_2962_p1 when (icmp_ln1495_59_fu_2966_p2(0) = '1') else 
        select_ln53_45_fu_2955_p3;
    select_ln53_47_fu_3170_p3 <= 
        trunc_ln674_47_reg_4214 when (icmp_ln1495_60_fu_3166_p2(0) = '1') else 
        select_ln53_46_reg_4208;
    select_ln53_48_fu_1490_p3 <= 
        trunc_ln674_48_fu_1466_p1 when (icmp_ln1495_63_fu_1484_p2(0) = '1') else 
        ap_const_lv32_40000000;
    select_ln53_49_fu_1508_p3 <= 
        trunc_ln674_49_fu_1498_p1 when (icmp_ln1495_64_fu_1502_p2(0) = '1') else 
        select_ln53_48_fu_1490_p3;
    select_ln53_4_fu_1804_p3 <= 
        trunc_ln674_4_reg_3653 when (icmp_ln1495_13_reg_3659(0) = '1') else 
        select_ln53_3_reg_3648;
    select_ln53_50_fu_1753_p3 <= 
        trunc_ln674_50_fu_1744_p1 when (icmp_ln1495_65_fu_1748_p2(0) = '1') else 
        select_ln53_49_reg_3626;
    select_ln53_51_fu_1770_p3 <= 
        trunc_ln674_51_fu_1760_p1 when (icmp_ln1495_66_fu_1764_p2(0) = '1') else 
        select_ln53_50_fu_1753_p3;
    select_ln53_52_fu_2021_p3 <= 
        trunc_ln674_52_fu_2012_p1 when (icmp_ln1495_67_fu_2016_p2(0) = '1') else 
        select_ln53_51_reg_3742;
    select_ln53_53_fu_2038_p3 <= 
        trunc_ln674_53_fu_2028_p1 when (icmp_ln1495_68_fu_2032_p2(0) = '1') else 
        select_ln53_52_fu_2021_p3;
    select_ln53_54_fu_2265_p3 <= 
        trunc_ln674_54_fu_2256_p1 when (icmp_ln1495_69_fu_2260_p2(0) = '1') else 
        select_ln53_53_reg_3835;
    select_ln53_55_fu_2282_p3 <= 
        trunc_ln674_55_fu_2272_p1 when (icmp_ln1495_70_fu_2276_p2(0) = '1') else 
        select_ln53_54_fu_2265_p3;
    select_ln53_56_fu_2513_p3 <= 
        trunc_ln674_56_fu_2504_p1 when (icmp_ln1495_71_fu_2508_p2(0) = '1') else 
        select_ln53_55_reg_3931;
    select_ln53_57_fu_2530_p3 <= 
        trunc_ln674_57_fu_2520_p1 when (icmp_ln1495_72_fu_2524_p2(0) = '1') else 
        select_ln53_56_fu_2513_p3;
    select_ln53_58_fu_2767_p3 <= 
        trunc_ln674_58_fu_2758_p1 when (icmp_ln1495_73_fu_2762_p2(0) = '1') else 
        select_ln53_57_reg_4033;
    select_ln53_59_fu_2784_p3 <= 
        trunc_ln674_59_fu_2774_p1 when (icmp_ln1495_74_fu_2778_p2(0) = '1') else 
        select_ln53_58_fu_2767_p3;
    select_ln53_5_fu_1819_p3 <= 
        trunc_ln674_5_fu_1809_p1 when (icmp_ln1495_14_fu_1813_p2(0) = '1') else 
        select_ln53_4_fu_1804_p3;
    select_ln53_60_fu_3019_p3 <= 
        trunc_ln674_60_fu_3010_p1 when (icmp_ln1495_75_fu_3014_p2(0) = '1') else 
        select_ln53_59_reg_4136;
    select_ln53_61_fu_3036_p3 <= 
        trunc_ln674_61_fu_3026_p1 when (icmp_ln1495_76_fu_3030_p2(0) = '1') else 
        select_ln53_60_fu_3019_p3;
    select_ln53_62_fu_3194_p3 <= 
        trunc_ln674_62_reg_4234 when (icmp_ln1495_77_fu_3190_p2(0) = '1') else 
        select_ln53_61_reg_4228;
    select_ln53_63_fu_3205_p3 <= 
        trunc_ln674_63_reg_4242 when (icmp_ln1495_78_fu_3200_p2(0) = '1') else 
        select_ln53_62_fu_3194_p3;
    select_ln53_6_fu_1837_p3 <= 
        trunc_ln674_6_fu_1827_p1 when (icmp_ln1495_15_fu_1831_p2(0) = '1') else 
        select_ln53_5_fu_1819_p3;
    select_ln53_7_fu_2081_p3 <= 
        trunc_ln674_7_fu_2072_p1 when (icmp_ln1495_16_fu_2076_p2(0) = '1') else 
        select_ln53_6_reg_3764;
    select_ln53_8_fu_2098_p3 <= 
        trunc_ln674_8_fu_2088_p1 when (icmp_ln1495_17_fu_2092_p2(0) = '1') else 
        select_ln53_7_fu_2081_p3;
    select_ln53_9_fu_2325_p3 <= 
        trunc_ln674_9_fu_2316_p1 when (icmp_ln1495_18_fu_2320_p2(0) = '1') else 
        select_ln53_8_reg_3857;
    select_ln53_fu_1236_p3 <= 
        trunc_ln674_fu_1212_p1 when (icmp_ln1495_9_fu_1230_p2(0) = '1') else 
        ap_const_lv32_40000000;
    select_ln656_1_fu_3316_p3 <= 
        ref_tmp32_0_2_reg_4366 when (icmp_ln1494_57_fu_3312_p2(0) = '1') else 
        select_ln656_reg_4344;
    select_ln656_2_fu_3362_p3 <= 
        grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_return when (icmp_ln1494_75_fu_3356_p2(0) = '1') else 
        select_ln656_1_fu_3316_p3;
    select_ln656_fu_3268_p3 <= 
        grp_straightLineProjectorFromLayerIJtoK_fu_1082_ap_return when (icmp_ln1494_39_fu_3262_p2(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_1026_ap_return;
    select_ln659_1_fu_3302_p3 <= 
        ref_tmp39_0_1_reg_4334 when (icmp_ln1495_43_reg_4350(0) = '1') else 
        select_ln659_reg_4324;
    select_ln659_2_fu_3327_p3 <= 
        ref_tmp39_0_2_reg_4372 when (icmp_ln1495_61_fu_3322_p2(0) = '1') else 
        select_ln659_1_fu_3302_p3;
    select_ln659_3_fu_3376_p3 <= 
        grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_return when (icmp_ln1495_79_fu_3370_p2(0) = '1') else 
        select_ln659_2_fu_3327_p3;
    select_ln659_fu_3240_p3 <= 
        grp_straightLineProjectorFromLayerIJtoK_fu_1040_ap_return when (icmp_ln1495_25_fu_3234_p2(0) = '1') else 
        ap_const_lv32_7FF00000;
    select_ln662_1_fu_3338_p3 <= 
        ref_tmp47_0_2_reg_4378 when (icmp_ln1494_58_fu_3334_p2(0) = '1') else 
        select_ln662_reg_4355;
    select_ln662_2_fu_3390_p3 <= 
        grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_return when (icmp_ln1494_76_fu_3384_p2(0) = '1') else 
        select_ln662_1_fu_3338_p3;
    select_ln662_fu_3288_p3 <= 
        grp_straightLineProjectorFromLayerIJtoK_fu_1110_ap_return when (icmp_ln1494_40_fu_3282_p2(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_1054_ap_return;
    select_ln665_1_fu_3307_p3 <= 
        ref_tmp55_0_1_reg_4339 when (icmp_ln1495_44_reg_4361(0) = '1') else 
        select_ln665_reg_4329;
    select_ln665_2_fu_3349_p3 <= 
        ref_tmp55_0_2_reg_4384 when (icmp_ln1495_62_fu_3344_p2(0) = '1') else 
        select_ln665_1_fu_3307_p3;
    select_ln665_3_fu_3404_p3 <= 
        grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_return when (icmp_ln1495_80_fu_3398_p2(0) = '1') else 
        select_ln665_2_fu_3349_p3;
    select_ln665_fu_3254_p3 <= 
        grp_straightLineProjectorFromLayerIJtoK_fu_1068_ap_return when (icmp_ln1495_26_fu_3248_p2(0) = '1') else 
        ap_const_lv32_7FF00000;
    select_ln67_10_fu_2368_p3 <= 
        trunc_ln674_10_fu_2332_p1 when (icmp_ln1494_17_fu_2362_p2(0) = '1') else 
        select_ln67_9_fu_2355_p3;
    select_ln67_11_fu_2603_p3 <= 
        trunc_ln674_11_fu_2564_p1 when (icmp_ln1494_18_fu_2598_p2(0) = '1') else 
        select_ln67_10_reg_3969;
    select_ln67_12_fu_2616_p3 <= 
        trunc_ln674_12_fu_2580_p1 when (icmp_ln1494_19_fu_2610_p2(0) = '1') else 
        select_ln67_11_fu_2603_p3;
    select_ln67_13_fu_2861_p3 <= 
        trunc_ln674_13_fu_2818_p1 when (icmp_ln1494_20_fu_2856_p2(0) = '1') else 
        select_ln67_12_reg_4076;
    select_ln67_14_fu_2874_p3 <= 
        trunc_ln674_14_fu_2834_p1 when (icmp_ln1494_21_fu_2868_p2(0) = '1') else 
        select_ln67_13_fu_2861_p3;
    select_ln67_15_fu_3134_p3 <= 
        trunc_ln674_15_reg_4174 when (icmp_ln1494_22_fu_3130_p2(0) = '1') else 
        select_ln67_14_reg_4182;
    select_ln67_16_cast_fu_1362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln67_16_fu_1354_p3),32));
    select_ln67_16_fu_1354_p3 <= 
        trunc_ln1495_1_fu_1302_p1 when (icmp_ln1494_23_fu_1348_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln67_17_fu_1372_p3 <= 
        trunc_ln674_17_fu_1330_p1 when (icmp_ln1494_24_fu_1366_p2(0) = '1') else 
        select_ln67_16_cast_fu_1362_p1;
    select_ln67_18_fu_1655_p3 <= 
        trunc_ln674_18_fu_1616_p1 when (icmp_ln1494_25_fu_1650_p2(0) = '1') else 
        select_ln67_17_reg_3590;
    select_ln67_19_fu_1668_p3 <= 
        trunc_ln674_19_fu_1632_p1 when (icmp_ln1494_26_fu_1662_p2(0) = '1') else 
        select_ln67_18_fu_1655_p3;
    select_ln67_1_fu_1290_p3 <= 
        trunc_ln674_1_fu_1244_p1 when (icmp_ln1494_8_fu_1284_p2(0) = '1') else 
        select_ln67_cast_fu_1280_p1;
    select_ln67_20_fu_1917_p3 <= 
        trunc_ln674_20_fu_1878_p1 when (icmp_ln1494_27_fu_1912_p2(0) = '1') else 
        select_ln67_19_reg_3700;
    select_ln67_21_fu_1930_p3 <= 
        trunc_ln674_21_fu_1894_p1 when (icmp_ln1494_28_fu_1924_p2(0) = '1') else 
        select_ln67_20_fu_1917_p3;
    select_ln67_22_fu_2175_p3 <= 
        trunc_ln674_22_fu_2132_p1 when (icmp_ln1494_29_fu_2170_p2(0) = '1') else 
        select_ln67_21_reg_3807;
    select_ln67_23_fu_2188_p3 <= 
        trunc_ln674_23_fu_2148_p1 when (icmp_ln1494_30_fu_2182_p2(0) = '1') else 
        select_ln67_22_fu_2175_p3;
    select_ln67_24_fu_2418_p3 <= 
        trunc_ln674_24_reg_3885 when (icmp_ln1494_31_fu_2414_p2(0) = '1') else 
        select_ln67_23_reg_3903;
    select_ln67_25_fu_2430_p3 <= 
        trunc_ln674_25_fu_2386_p1 when (icmp_ln1494_32_fu_2424_p2(0) = '1') else 
        select_ln67_24_fu_2418_p3;
    select_ln67_26_fu_2665_p3 <= 
        trunc_ln674_26_reg_3980 when (icmp_ln1494_33_reg_4006(0) = '1') else 
        select_ln67_25_reg_4001;
    select_ln67_27_fu_2676_p3 <= 
        trunc_ln674_27_fu_2629_p1 when (icmp_ln1494_34_fu_2670_p2(0) = '1') else 
        select_ln67_26_fu_2665_p3;
    select_ln67_28_fu_2690_p3 <= 
        trunc_ln674_28_fu_2647_p1 when (icmp_ln1494_35_fu_2684_p2(0) = '1') else 
        select_ln67_27_fu_2676_p3;
    select_ln67_29_fu_2925_p3 <= 
        trunc_ln674_29_fu_2882_p1 when (icmp_ln1494_36_fu_2920_p2(0) = '1') else 
        select_ln67_28_reg_4103;
    select_ln67_2_fu_1590_p3 <= 
        trunc_ln674_2_reg_3550 when (icmp_ln1494_9_fu_1586_p2(0) = '1') else 
        select_ln67_1_reg_3568;
    select_ln67_30_fu_2938_p3 <= 
        trunc_ln674_30_fu_2898_p1 when (icmp_ln1494_37_fu_2932_p2(0) = '1') else 
        select_ln67_29_fu_2925_p3;
    select_ln67_31_fu_3158_p3 <= 
        trunc_ln674_31_reg_4194 when (icmp_ln1494_38_fu_3154_p2(0) = '1') else 
        select_ln67_30_reg_4202;
    select_ln67_32_cast_fu_1448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln67_32_fu_1440_p3),32));
    select_ln67_32_fu_1440_p3 <= 
        trunc_ln1495_2_fu_1384_p1 when (icmp_ln1494_41_fu_1434_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln67_33_fu_1458_p3 <= 
        trunc_ln674_33_fu_1412_p1 when (icmp_ln1494_42_fu_1452_p2(0) = '1') else 
        select_ln67_32_cast_fu_1448_p1;
    select_ln67_34_fu_1718_p3 <= 
        trunc_ln674_34_reg_3602 when (icmp_ln1494_43_fu_1714_p2(0) = '1') else 
        select_ln67_33_reg_3620;
    select_ln67_35_fu_1730_p3 <= 
        trunc_ln674_35_fu_1686_p1 when (icmp_ln1494_44_fu_1724_p2(0) = '1') else 
        select_ln67_34_fu_1718_p3;
    select_ln67_36_fu_1979_p3 <= 
        trunc_ln674_36_reg_3711 when (icmp_ln1494_45_reg_3737(0) = '1') else 
        select_ln67_35_reg_3732;
    select_ln67_37_fu_1990_p3 <= 
        trunc_ln674_37_fu_1943_p1 when (icmp_ln1494_46_fu_1984_p2(0) = '1') else 
        select_ln67_36_fu_1979_p3;
    select_ln67_38_fu_2004_p3 <= 
        trunc_ln674_38_fu_1961_p1 when (icmp_ln1494_47_fu_1998_p2(0) = '1') else 
        select_ln67_37_fu_1990_p3;
    select_ln67_39_fu_2235_p3 <= 
        trunc_ln674_39_fu_2196_p1 when (icmp_ln1494_48_fu_2230_p2(0) = '1') else 
        select_ln67_38_reg_3829;
    select_ln67_3_fu_1602_p3 <= 
        trunc_ln674_3_fu_1558_p1 when (icmp_ln1494_10_fu_1596_p2(0) = '1') else 
        select_ln67_2_fu_1590_p3;
    select_ln67_40_fu_2248_p3 <= 
        trunc_ln674_40_fu_2212_p1 when (icmp_ln1494_49_fu_2242_p2(0) = '1') else 
        select_ln67_39_fu_2235_p3;
    select_ln67_41_fu_2483_p3 <= 
        trunc_ln674_41_fu_2444_p1 when (icmp_ln1494_50_fu_2478_p2(0) = '1') else 
        select_ln67_40_reg_3925;
    select_ln67_42_fu_2496_p3 <= 
        trunc_ln674_42_fu_2460_p1 when (icmp_ln1494_51_fu_2490_p2(0) = '1') else 
        select_ln67_41_fu_2483_p3;
    select_ln67_43_fu_2737_p3 <= 
        trunc_ln674_43_fu_2698_p1 when (icmp_ln1494_52_fu_2732_p2(0) = '1') else 
        select_ln67_42_reg_4027;
    select_ln67_44_fu_2750_p3 <= 
        trunc_ln674_44_fu_2714_p1 when (icmp_ln1494_53_fu_2744_p2(0) = '1') else 
        select_ln67_43_fu_2737_p3;
    select_ln67_45_fu_2989_p3 <= 
        trunc_ln674_45_fu_2946_p1 when (icmp_ln1494_54_fu_2984_p2(0) = '1') else 
        select_ln67_44_reg_4130;
    select_ln67_46_fu_3002_p3 <= 
        trunc_ln674_46_fu_2962_p1 when (icmp_ln1494_55_fu_2996_p2(0) = '1') else 
        select_ln67_45_fu_2989_p3;
    select_ln67_47_fu_3182_p3 <= 
        trunc_ln674_47_reg_4214 when (icmp_ln1494_56_fu_3178_p2(0) = '1') else 
        select_ln67_46_reg_4222;
    select_ln67_48_cast_fu_1530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln67_48_fu_1522_p3),32));
    select_ln67_48_fu_1522_p3 <= 
        trunc_ln1495_3_fu_1470_p1 when (icmp_ln1494_59_fu_1516_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln67_49_fu_1540_p3 <= 
        trunc_ln674_49_fu_1498_p1 when (icmp_ln1494_60_fu_1534_p2(0) = '1') else 
        select_ln67_48_cast_fu_1530_p1;
    select_ln67_4_fu_1845_p3 <= 
        trunc_ln674_4_reg_3653 when (icmp_ln1494_11_reg_3679(0) = '1') else 
        select_ln67_3_reg_3674;
    select_ln67_50_fu_1783_p3 <= 
        trunc_ln674_50_fu_1744_p1 when (icmp_ln1494_61_fu_1778_p2(0) = '1') else 
        select_ln67_49_reg_3642;
    select_ln67_51_fu_1796_p3 <= 
        trunc_ln674_51_fu_1760_p1 when (icmp_ln1494_62_fu_1790_p2(0) = '1') else 
        select_ln67_50_fu_1783_p3;
    select_ln67_52_fu_2051_p3 <= 
        trunc_ln674_52_fu_2012_p1 when (icmp_ln1494_63_fu_2046_p2(0) = '1') else 
        select_ln67_51_reg_3758;
    select_ln67_53_fu_2064_p3 <= 
        trunc_ln674_53_fu_2028_p1 when (icmp_ln1494_64_fu_2058_p2(0) = '1') else 
        select_ln67_52_fu_2051_p3;
    select_ln67_54_fu_2295_p3 <= 
        trunc_ln674_54_fu_2256_p1 when (icmp_ln1494_65_fu_2290_p2(0) = '1') else 
        select_ln67_53_reg_3851;
    select_ln67_55_fu_2308_p3 <= 
        trunc_ln674_55_fu_2272_p1 when (icmp_ln1494_66_fu_2302_p2(0) = '1') else 
        select_ln67_54_fu_2295_p3;
    select_ln67_56_fu_2543_p3 <= 
        trunc_ln674_56_fu_2504_p1 when (icmp_ln1494_67_fu_2538_p2(0) = '1') else 
        select_ln67_55_reg_3947;
    select_ln67_57_fu_2556_p3 <= 
        trunc_ln674_57_fu_2520_p1 when (icmp_ln1494_68_fu_2550_p2(0) = '1') else 
        select_ln67_56_fu_2543_p3;
    select_ln67_58_fu_2797_p3 <= 
        trunc_ln674_58_fu_2758_p1 when (icmp_ln1494_69_fu_2792_p2(0) = '1') else 
        select_ln67_57_reg_4049;
    select_ln67_59_fu_2810_p3 <= 
        trunc_ln674_59_fu_2774_p1 when (icmp_ln1494_70_fu_2804_p2(0) = '1') else 
        select_ln67_58_fu_2797_p3;
    select_ln67_5_fu_1856_p3 <= 
        trunc_ln674_5_fu_1809_p1 when (icmp_ln1494_12_fu_1850_p2(0) = '1') else 
        select_ln67_4_fu_1845_p3;
    select_ln67_60_fu_3057_p3 <= 
        trunc_ln674_60_fu_3010_p1 when (icmp_ln1494_71_fu_3052_p2(0) = '1') else 
        select_ln67_59_reg_4162;
    select_ln67_61_fu_3070_p3 <= 
        trunc_ln674_61_fu_3026_p1 when (icmp_ln1494_72_fu_3064_p2(0) = '1') else 
        select_ln67_60_fu_3057_p3;
    select_ln67_62_fu_3216_p3 <= 
        trunc_ln674_62_reg_4234 when (icmp_ln1494_73_fu_3212_p2(0) = '1') else 
        select_ln67_61_reg_4250;
    select_ln67_63_fu_3227_p3 <= 
        trunc_ln674_63_reg_4242 when (icmp_ln1494_74_fu_3222_p2(0) = '1') else 
        select_ln67_62_fu_3216_p3;
    select_ln67_6_fu_1870_p3 <= 
        trunc_ln674_6_fu_1827_p1 when (icmp_ln1494_13_fu_1864_p2(0) = '1') else 
        select_ln67_5_fu_1856_p3;
    select_ln67_7_fu_2111_p3 <= 
        trunc_ln674_7_fu_2072_p1 when (icmp_ln1494_14_fu_2106_p2(0) = '1') else 
        select_ln67_6_reg_3780;
    select_ln67_8_fu_2124_p3 <= 
        trunc_ln674_8_fu_2088_p1 when (icmp_ln1494_15_fu_2118_p2(0) = '1') else 
        select_ln67_7_fu_2111_p3;
    select_ln67_9_fu_2355_p3 <= 
        trunc_ln674_9_fu_2316_p1 when (icmp_ln1494_16_fu_2350_p2(0) = '1') else 
        select_ln67_8_reg_3873;
    select_ln67_cast_fu_1280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln67_fu_1272_p3),32));
    select_ln67_fu_1272_p3 <= 
        trunc_ln1495_fu_1216_p1 when (icmp_ln1494_7_fu_1266_p2(0) = '1') else 
        ap_const_lv31_0;
    tmp_4_fu_1306_p4 <= patch_1_0_q0(31 downto 30);
    tmp_5_fu_1388_p4 <= patch_2_0_q0(31 downto 30);
    tmp_6_fu_1474_p4 <= patch_3_0_q0(31 downto 30);
    tmp_fu_1220_p4 <= patch_0_0_q0(31 downto 30);
    trunc_ln1495_1_fu_1302_p1 <= patch_1_0_q0(31 - 1 downto 0);
    trunc_ln1495_2_fu_1384_p1 <= patch_2_0_q0(31 - 1 downto 0);
    trunc_ln1495_3_fu_1470_p1 <= patch_3_0_q0(31 - 1 downto 0);
    trunc_ln1495_fu_1216_p1 <= patch_0_0_q0(31 - 1 downto 0);
    trunc_ln674_10_fu_2332_p1 <= patch_0_10_q0(32 - 1 downto 0);
    trunc_ln674_11_fu_2564_p1 <= patch_0_11_q0(32 - 1 downto 0);
    trunc_ln674_12_fu_2580_p1 <= patch_0_12_q0(32 - 1 downto 0);
    trunc_ln674_13_fu_2818_p1 <= patch_0_13_q0(32 - 1 downto 0);
    trunc_ln674_14_fu_2834_p1 <= patch_0_14_q0(32 - 1 downto 0);
    trunc_ln674_15_fu_2852_p1 <= patch_0_15_q0(32 - 1 downto 0);
    trunc_ln674_16_fu_1298_p1 <= patch_1_0_q0(32 - 1 downto 0);
    trunc_ln674_17_fu_1330_p1 <= patch_1_1_q0(32 - 1 downto 0);
    trunc_ln674_18_fu_1616_p1 <= patch_1_2_q0(32 - 1 downto 0);
    trunc_ln674_19_fu_1632_p1 <= patch_1_3_q0(32 - 1 downto 0);
    trunc_ln674_1_fu_1244_p1 <= patch_0_1_q0(32 - 1 downto 0);
    trunc_ln674_20_fu_1878_p1 <= patch_1_4_q0(32 - 1 downto 0);
    trunc_ln674_21_fu_1894_p1 <= patch_1_5_q0(32 - 1 downto 0);
    trunc_ln674_22_fu_2132_p1 <= patch_1_6_q0(32 - 1 downto 0);
    trunc_ln674_23_fu_2148_p1 <= patch_1_7_q0(32 - 1 downto 0);
    trunc_ln674_24_fu_2166_p1 <= patch_1_8_q0(32 - 1 downto 0);
    trunc_ln674_25_fu_2386_p1 <= patch_1_9_q0(32 - 1 downto 0);
    trunc_ln674_26_fu_2404_p1 <= patch_1_10_q0(32 - 1 downto 0);
    trunc_ln674_27_fu_2629_p1 <= patch_1_11_q0(32 - 1 downto 0);
    trunc_ln674_28_fu_2647_p1 <= patch_1_12_q0(32 - 1 downto 0);
    trunc_ln674_29_fu_2882_p1 <= patch_1_13_q0(32 - 1 downto 0);
    trunc_ln674_2_fu_1262_p1 <= patch_0_2_q0(32 - 1 downto 0);
    trunc_ln674_30_fu_2898_p1 <= patch_1_14_q0(32 - 1 downto 0);
    trunc_ln674_31_fu_2916_p1 <= patch_1_15_q0(32 - 1 downto 0);
    trunc_ln674_32_fu_1380_p1 <= patch_2_0_q0(32 - 1 downto 0);
    trunc_ln674_33_fu_1412_p1 <= patch_2_1_q0(32 - 1 downto 0);
    trunc_ln674_34_fu_1430_p1 <= patch_2_2_q0(32 - 1 downto 0);
    trunc_ln674_35_fu_1686_p1 <= patch_2_3_q0(32 - 1 downto 0);
    trunc_ln674_36_fu_1704_p1 <= patch_2_4_q0(32 - 1 downto 0);
    trunc_ln674_37_fu_1943_p1 <= patch_2_5_q0(32 - 1 downto 0);
    trunc_ln674_38_fu_1961_p1 <= patch_2_6_q0(32 - 1 downto 0);
    trunc_ln674_39_fu_2196_p1 <= patch_2_7_q0(32 - 1 downto 0);
    trunc_ln674_3_fu_1558_p1 <= patch_0_3_q0(32 - 1 downto 0);
    trunc_ln674_40_fu_2212_p1 <= patch_2_8_q0(32 - 1 downto 0);
    trunc_ln674_41_fu_2444_p1 <= patch_2_9_q0(32 - 1 downto 0);
    trunc_ln674_42_fu_2460_p1 <= patch_2_10_q0(32 - 1 downto 0);
    trunc_ln674_43_fu_2698_p1 <= patch_2_11_q0(32 - 1 downto 0);
    trunc_ln674_44_fu_2714_p1 <= patch_2_12_q0(32 - 1 downto 0);
    trunc_ln674_45_fu_2946_p1 <= patch_2_13_q0(32 - 1 downto 0);
    trunc_ln674_46_fu_2962_p1 <= patch_2_14_q0(32 - 1 downto 0);
    trunc_ln674_47_fu_2980_p1 <= patch_2_15_q0(32 - 1 downto 0);
    trunc_ln674_48_fu_1466_p1 <= patch_3_0_q0(32 - 1 downto 0);
    trunc_ln674_49_fu_1498_p1 <= patch_3_1_q0(32 - 1 downto 0);
    trunc_ln674_4_fu_1576_p1 <= patch_0_4_q0(32 - 1 downto 0);
    trunc_ln674_50_fu_1744_p1 <= patch_3_2_q0(32 - 1 downto 0);
    trunc_ln674_51_fu_1760_p1 <= patch_3_3_q0(32 - 1 downto 0);
    trunc_ln674_52_fu_2012_p1 <= patch_3_4_q0(32 - 1 downto 0);
    trunc_ln674_53_fu_2028_p1 <= patch_3_5_q0(32 - 1 downto 0);
    trunc_ln674_54_fu_2256_p1 <= patch_3_6_q0(32 - 1 downto 0);
    trunc_ln674_55_fu_2272_p1 <= patch_3_7_q0(32 - 1 downto 0);
    trunc_ln674_56_fu_2504_p1 <= patch_3_8_q0(32 - 1 downto 0);
    trunc_ln674_57_fu_2520_p1 <= patch_3_9_q0(32 - 1 downto 0);
    trunc_ln674_58_fu_2758_p1 <= patch_3_10_q0(32 - 1 downto 0);
    trunc_ln674_59_fu_2774_p1 <= patch_3_11_q0(32 - 1 downto 0);
    trunc_ln674_5_fu_1809_p1 <= patch_0_5_q0(32 - 1 downto 0);
    trunc_ln674_60_fu_3010_p1 <= patch_3_12_q0(32 - 1 downto 0);
    trunc_ln674_61_fu_3026_p1 <= patch_3_13_q0(32 - 1 downto 0);
    trunc_ln674_62_fu_3044_p1 <= patch_3_14_q0(32 - 1 downto 0);
    trunc_ln674_63_fu_3048_p1 <= patch_3_15_q0(32 - 1 downto 0);
    trunc_ln674_6_fu_1827_p1 <= patch_0_6_q0(32 - 1 downto 0);
    trunc_ln674_7_fu_2072_p1 <= patch_0_7_q0(32 - 1 downto 0);
    trunc_ln674_8_fu_2088_p1 <= patch_0_8_q0(32 - 1 downto 0);
    trunc_ln674_9_fu_2316_p1 <= patch_0_9_q0(32 - 1 downto 0);
    trunc_ln674_fu_1212_p1 <= patch_0_0_q0(32 - 1 downto 0);
    zTop_max_V_fu_3104_p3 <= 
        zTopMax when (icmp_ln1495_fu_3098_p2(0) = '1') else 
        ap_const_lv32_3200068;
    zTop_min_V_fu_3084_p3 <= 
        zTopMin when (icmp_ln1494_fu_3078_p2(0) = '1') else 
        ap_const_lv32_FCDFFF98;
    zext_ln609_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(patch_offset),64));
end behav;
