// Seed: 1691044639
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output tri0 id_3;
  assign module_1.id_0 = 0;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
  assign id_3 = 1;
  wire id_5 = id_4;
  parameter id_6 = 1;
  wire id_7;
  assign id_3 = 1'b0;
  wire id_8;
  ;
  logic id_9;
  tri0 [1 'b0 : -1 'b0] id_10 = -1;
  assign id_3 = id_4;
endmodule
module module_1 (
    input uwire id_0
);
  wire [1 'b0 : -1] id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
  ;
endmodule
