/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allregs_r.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R64r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R127r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R255r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R511r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R1023r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R1518r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R2047r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R4095r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R9216r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R16383r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R1023_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R1023_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R1023_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_R1023_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_R1023_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_R1023_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R1023_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R1023_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_R1023_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_R1023_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_R1023_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R1023_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_R1023_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R1023_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_R1023_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_R1023_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_R1023_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_R1023_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_R1023_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_R1023_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_R1023_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_R1023_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R1023_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88650_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R1023_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R1023_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_R1023_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_R1023_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_R1023_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R1023_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R127_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R127_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R127_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_R127_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_R127_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_R127_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R127_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R127_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_R127_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_R127_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_R127_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R127_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_R127_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R127_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_R127_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_R127_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_R127_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_R127_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_R127_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_R127_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_R127_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_R127_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R127_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R127_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R127_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_R127_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_R127_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_R127_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R127_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R127_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R1518_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R1518_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R1518_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_R1518_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_R1518_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_R1518_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R1518_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R1518_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_R1518_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_R1518_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_R1518_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R1518_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_R1518_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R1518_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_R1518_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_R1518_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_R1518_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_R1518_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_R1518_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_R1518_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_R1518_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_R1518_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R1518_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R1518_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R1518_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_R1518_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_R1518_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_R1518_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1518_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R1518_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R16383_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R16383_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R16383_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_R16383_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_R16383_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_R16383_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R16383_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R16383_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_R16383_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_R16383_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_R16383_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R16383_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_R16383_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R16383_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_R16383_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_R16383_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_R16383_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_R16383_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_R16383_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_R16383_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_R16383_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_R16383_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R16383_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R16383_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R16383_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_R16383_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_R16383_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_R16383_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R16383_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R16383_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R2047_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R2047_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R2047_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_R2047_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_R2047_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_R2047_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R2047_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R2047_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_R2047_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_R2047_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_R2047_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R2047_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_R2047_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R2047_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_R2047_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_R2047_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_R2047_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_R2047_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_R2047_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_R2047_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_R2047_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_R2047_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R2047_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R2047_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R2047_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_R2047_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_R2047_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_R2047_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R2047_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R2047_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R255_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R255_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R255_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_R255_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_R255_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_R255_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R255_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R255_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_R255_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_R255_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_R255_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R255_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_R255_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R255_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_R255_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_R255_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_R255_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_R255_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_R255_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_R255_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_R255_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_R255_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R255_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R255_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R255_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_R255_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_R255_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_R255_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R255_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R255_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R4095_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R4095_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R4095_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_R4095_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_R4095_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_R4095_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R4095_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R4095_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_R4095_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_R4095_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_R4095_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R4095_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_R4095_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R4095_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_R4095_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_R4095_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_R4095_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_R4095_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_R4095_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_R4095_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_R4095_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_R4095_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R4095_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R4095_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R4095_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_R4095_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_R4095_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_R4095_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R4095_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R4095_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R511_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R511_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R511_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_R511_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_R511_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_R511_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R511_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R511_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_R511_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_R511_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_R511_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R511_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_R511_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R511_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_R511_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_R511_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_R511_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_R511_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_R511_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_R511_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_R511_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_R511_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R511_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R511_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R511_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_R511_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_R511_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_R511_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R511_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R511_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R64_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R64_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R64_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_R64_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_R64_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_R64_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R64_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R64_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_R64_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_R64_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_R64_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R64_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_R64_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R64_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_R64_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_R64_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_R64_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_R64_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_R64_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_R64_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_R64_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_R64_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R64_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R64_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R64_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_R64_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_R64_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_R64_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R64_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R64_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R9216_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R9216_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R9216_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_R9216_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_R9216_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_R9216_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R9216_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R9216_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_R9216_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_R9216_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_R9216_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R9216_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_R9216_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R9216_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_R9216_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_R9216_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_R9216_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_R9216_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_R9216_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_R9216_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_R9216_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_R9216_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R9216_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R9216_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R9216_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_R9216_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_R9216_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_R9216_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R9216_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R9216_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RAICFGr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80b1c,
        0,
        0,
        3,
        soc_RAICFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RALNr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x16,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RALN_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RALN_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RALN_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RALN_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RALN_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RALN_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RALN_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RALN_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x16,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RALN_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RALN_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RALN_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RALN_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RALN_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x16,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RALN_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RALN_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_RALN_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RALN_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RALN_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RALN_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RALN_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RALN_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RALN_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RALN_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RALN_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RALN_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RALN_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RALN_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RALN_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x16,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RAW_LINK_STATUSr */
        soc_block_list[78],
        soc_genreg,
        1,
        0,
        0x80042,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RAW_LINK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_CHANGEr */
        soc_block_list[78],
        soc_genreg,
        1,
        0,
        0x80043,
        0,
        0,
        1,
        soc_RAW_LINK_STATUS_CHANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_CHANGE_MASKr */
        soc_block_list[78],
        soc_genreg,
        1,
        0,
        0x80044,
        0,
        0,
        1,
        soc_RAW_LINK_STATUS_CHANGE_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_STICKYr */
        soc_block_list[78],
        soc_genreg,
        1,
        0,
        0x80045,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RAW_LINK_STATUS_STICKYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RBCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800002a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RBCAr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xe,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RBCA_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RBCA_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RBCA_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RBCA_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RBCA_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RBCA_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RBCA_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RBCA_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xe,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RBCA_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RBCA_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RBCA_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RBCA_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RBCA_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RBCA_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xe,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RBCA_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RBCA_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RBCA_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RBCA_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RBCA_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RBCA_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RBCA_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RBCA_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RBCA_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RBCA_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RBCA_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RBCA_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RBCA_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RBCA_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBCA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RBCA_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xe,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RBC_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800002d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RBYTr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x34,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RBYT_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RBYT_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RBYT_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RBYT_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RBYT_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RBYT_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RBYT_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RBYT_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x34,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RBYT_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RBYT_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RBYT_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RBYT_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RBYT_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RBYT_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x34,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RBYT_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RBYT_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RBYT_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RBYT_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RBYT_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RBYT_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RBYT_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RBYT_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RBYT_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88650_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RBYT_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RBYT_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RBYT_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RBYT_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RBYT_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RBYT_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x34,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80c20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81c20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82c20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83c20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84c20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85c20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86c20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87c20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88c20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89c20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ac20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8bc20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8cc20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8dc20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ec20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8fc20,
        0,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000003,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS1r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000004,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS2r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000005,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS3r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000006,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS4r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000007,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS5r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000008,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS6r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000009,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS7r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800000a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS14r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800000b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS15r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800000c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS0_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000011,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS14_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000019,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS15_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800001a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS1_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000012,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS2_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000013,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS3_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000014,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS4_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000015,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS5_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000016,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS6_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000017,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS7_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000018,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f234,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f236,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_COS_BYTES_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801cd,
        0,
        0,
        1,
        soc_EGR_PERQ_XMT_COUNTER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_COS_PKTS_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801cc,
        0,
        0,
        1,
        soc_EGR_PERQ_XMT_COUNTER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_DROP_AGG_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801d3,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_DROP_BYTES_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801cf,
        0,
        0,
        1,
        soc_CELL_BUFFER0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_DROP_PKTS_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801ce,
        0,
        0,
        1,
        soc_EGR_EVLAN_VLAN_STG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_HIGIG_CMD_STATS_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801ca,
        0,
        0,
        1,
        soc_EGR_PERQ_XMT_COUNTER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_IP_STATS_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801d2,
        0,
        0,
        1,
        soc_CELL_BUFFER0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_L2_BYTES_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801d1,
        0,
        0,
        1,
        soc_EGR_EDB_CM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_L2_PKTS_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801d0,
        0,
        0,
        1,
        soc_EGR_EDB_CM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_VLAN_STATS_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801cb,
        0,
        0,
        1,
        soc_EGR_EDB_CM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC1r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC2r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC3r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC4r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000f,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC5r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000010,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC6r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000011,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC7r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000012,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC8r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000013,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC0_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94001000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC0_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        17,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC0_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC0_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        11,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC0_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40003a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_RDBGC0_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44003a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC0_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000b00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000b00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC0_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000b00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC0_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000b00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC0_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1100000b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC0_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000b,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002b00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC0_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000b,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000b00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000b00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC0_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800004b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC0_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801de,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC0_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080020,
        0,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009200,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200cc00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080023,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005200,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080020,
        0,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002100,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86003e00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002100,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080020,
        0,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080020,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001400,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108000a,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08000a,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a004000,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08060a,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08061d,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080614,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46001400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86003d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x96003a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e001d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8080055,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC10_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        31,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC10_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC10_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC10_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004800,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC11_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC11_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC11_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC11_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004900,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC12_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC12_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC12_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC12_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004a00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC13_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC13_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC13_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC13_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004b00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC14_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC14_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC14_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC14_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004c00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC15_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC15_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84002500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC15_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004c00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC15_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004d00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC1_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94001100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        17,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC1_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        18,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC1_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        17,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC1_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        12,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC1_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40003b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_RDBGC1_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44003b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC1_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000c00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000c00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC1_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000c00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC1_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000c00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC1_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1100000c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC1_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000c,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002c00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC1_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000c,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000c00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000c00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        17,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC1_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800004c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC1_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801dd,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC1_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080021,
        0,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009300,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200ce00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080024,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005300,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080021,
        0,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002200,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86003f00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002200,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080021,
        0,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080021,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001500,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108000b,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08000b,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a004100,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08060b,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08061e,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080615,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46001500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86003e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x96003b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e001e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8080056,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC2_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94001200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        18,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC2_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        19,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC2_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        18,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC2_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        13,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC2_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40003c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC2_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44003c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC2_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000d00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000d00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC2_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000d00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC2_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000d00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC2_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1100000d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC2_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000d,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002d00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC2_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000d,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000d00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000d00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        18,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC2_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800004d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC2_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801dc,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC2_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080022,
        0,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009400,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200d000,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080025,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005400,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080022,
        0,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002300,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004000,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002300,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080022,
        0,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080022,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001600,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108000c,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08000c,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a004200,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08060c,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08061f,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080616,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46001600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86003f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x96003c00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e001f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8080057,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC3_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94001300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        19,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC3_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        20,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC3_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        19,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC3_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        14,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC3_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40003d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC3_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000006,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44003d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC3_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000e00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000e00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC3_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000e00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC3_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000e00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC3_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1100000e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC3_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000e,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002e00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC3_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000e,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000e00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000e00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        19,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC3_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800004e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC3_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801db,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC3_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080023,
        0,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009500,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200d200,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080026,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005500,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080023,
        0,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002400,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004100,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002400,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080023,
        0,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080023,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001700,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108000d,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08000d,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a004300,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08060d,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080620,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080617,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46001700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x96003d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e002000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8080058,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC4_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94001400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        20,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC4_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        21,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC4_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        20,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC4_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        15,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC4_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40003e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC4_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44003e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC4_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000f00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000f00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC4_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000f00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC4_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000f00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC4_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1100000f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC4_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000f,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002f00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC4_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000f,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000f00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000f00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        20,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC4_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800004f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC4_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801da,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC4_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080024,
        0,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009600,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200d400,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080027,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005600,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080024,
        0,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002500,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004200,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002500,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080024,
        0,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080024,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001800,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108000e,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08000e,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a004400,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08060e,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080621,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080618,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46001800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x96003e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e002100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8080059,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC5_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94001500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        21,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC5_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        22,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC5_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        21,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC5_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c001000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        16,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC5_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40003f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC5_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000008,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44003f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000010,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC5_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000010,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000018,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000018,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38003000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000018,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000018,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000010,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44001000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        21,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC5_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000050,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC5_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801d9,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC5_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080025,
        0,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009700,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200d600,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080028,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005700,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080025,
        0,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002600,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004300,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002600,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080025,
        0,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080025,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001900,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108000f,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08000f,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a004500,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08060f,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080622,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080619,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46001900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x96003f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e002200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x808005a,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC6_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94001c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC6_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC6_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC6_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c001100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        17,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC6_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC6_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44004000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000011,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC6_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001700,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001700,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC6_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001700,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC6_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001700,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC6_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000019,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC6_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000019,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38003700,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000019,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000019,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC6_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000017,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44001700,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001700,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC6_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000051,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC6_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801d8,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC6_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080026,
        0,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009800,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200d800,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080029,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005800,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080026,
        0,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002700,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004400,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002700,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080026,
        0,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080026,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001a00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080010,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080010,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a004600,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080610,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080623,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08061a,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46001a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002c00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x96004000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e002300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x808005b,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC7_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94001d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC7_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC7_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC7_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c001200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        18,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC7_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC7_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44004100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000012,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC7_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001800,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001800,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC7_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001800,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC7_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001800,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC7_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1100001a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC7_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00001a,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38003800,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00001a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00001a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC7_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000018,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44001800,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001800,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC7_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000052,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC7_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801d7,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC7_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080027,
        0,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009900,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200da00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200de00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108002a,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005900,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080027,
        0,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002800,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004500,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002800,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080027,
        0,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080027,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001b00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080011,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080011,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a004700,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080611,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080624,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08061b,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46001b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x96004100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e002400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x808005c,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC8_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94001e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC8_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC8_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC8_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c001300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        19,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC8_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC8_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44004200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000013,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC8_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC8_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c001900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC8_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC8_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1100001b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC8_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00001b,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38003900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00001b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00001b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC8_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000019,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44001900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54001e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC8_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000053,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC8_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801d6,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC8_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080028,
        0,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009a00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200dc00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4200e000,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108002b,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005a00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080028,
        0,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002900,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004600,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e002900,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080028,
        0,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080028,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001c00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108001b,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08001b,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a004800,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080612,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080625,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08061c,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46001c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56001c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x96004200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e002500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x808005d,
        0,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC9_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC9_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        31,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC9_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC9_SELECT_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86004700,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802b2,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019000,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018600,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d84,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802b3,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d82,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018700,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d85,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802b4,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d83,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018800,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d86,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802b5,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019300,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018900,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d87,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802b6,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d85,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018a00,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d88,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802b7,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d86,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018b00,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d89,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802b8,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019600,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018c00,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d8a,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802b9,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d88,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018d00,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d8b,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802ba,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d89,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018e00,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d8c,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_2r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x11080012,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_3r */
        soc_block_list[5],
        soc_genreg,
        16,
        0,
        0x86005d00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_4r */
        soc_block_list[5],
        soc_genreg,
        16,
        0,
        0x86006d00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_5r */
        soc_block_list[5],
        soc_genreg,
        16,
        0,
        0x86007e00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_64r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x56001d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RDBGC_SELECT_2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x42008900,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x4200c300,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x4200c700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x1108003b,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x46007100,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x3e002a00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0,
        0x86004e00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x3e002a00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0xe080012,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x3a004900,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0xf080626,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0xf08061d,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x46001d00,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x56001d00,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0,
        0x86004d00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x56002f00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x96004300,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x1e002600,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x808005e,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_3_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0,
        0x86005e00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_3_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x1e002f00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_4_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0,
        0x86006e00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_4_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0,
        0x1e003800,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ALIGNER_STATUSr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2016800,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RDB_ALIGNER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_0r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_1r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_2r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_3r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_0_MAXr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_0_TRIGGERr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2011000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_1_MAXr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_1_TRIGGERr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2011100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_2_MAXr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_2_TRIGGERr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2011200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_3_MAXr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_BANK_3_TRIGGERr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2011300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_SKEWr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_SKEW_MAXr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_BANK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_TOTALr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_TOTALr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_TOTAL_MAXr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2010c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_TOTALr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_TOTAL_TRIGGERr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2011400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_CELLS_IN_USE_TOTALr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CELLS_IN_USE_TRIGGER_CTRLr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2011800,
        0,
        0,
        4,
        soc_RDB_CELLS_IN_USE_TRIGGER_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_DEQ_ADMIT_CTC_IP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2005200,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_DEQ_ADMIT_CTC_IP_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2004200,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_DEQ_ADMIT_IP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2005000,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_DEQ_ADMIT_IP_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2004000,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_DEQ_ADMIT_RDB_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2005300,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_DEQ_ADMIT_REDIR_IP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2005100,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_DEQ_ADMIT_REDIR_IP_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2004100,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_DEQ_DROP_IP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2005400,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_DEQ_DROP_IP_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2004400,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_CT_EP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2002300,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_CT_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2001300,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_CT_RDB_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2003300,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_HI_EP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2002200,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_HI_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2001200,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_HI_RDB_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2003200,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_LO_EP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2002000,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_LO_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2001000,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_LO_RDB_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2003000,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_MID_EP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2002100,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_MID_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2001100,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_ADMIT_MID_RDB_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2003100,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_CT_EP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2002b00,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_CT_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2001b00,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_CT_RDB_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2003b00,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_HI_EP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2002a00,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_HI_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2001a00,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_HI_RDB_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2003a00,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_LO_EP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2002800,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_LO_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2001800,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_LO_RDB_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2003800,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_MID_EP_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2002900,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_MID_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2001900,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CNTR_ENQ_DROP_MID_RDB_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2003900,
        0,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CREDIT_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x771d0000,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_CUT_THRU_CELL_COUNTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2000200,
        0,
        0,
        1,
        soc_RDB_CUT_THRU_CELL_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x771c0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_DROP_STATEr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2012000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RDB_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_BANK_0r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200a000,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_BANK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_BANK_1r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200a100,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_BANK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_BANK_2r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200a200,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_BANK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_BANK_3r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200a300,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_BANK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_CELr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200a600,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_CELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_CXT_ABr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200a400,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_CELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_CXT_CDr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200a500,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_CELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_FCP_0r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200a800,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_FCP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_FCP_1r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200a900,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_FCP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_FCP_2r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200aa00,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_FCP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_FCP_3r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200ab00,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_FCP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ECC_STATUS_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x200a700,
        0,
        0,
        4,
        soc_RDB_ECC_STATUS_CELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_ENABLEr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2000000,
        0,
        0,
        3,
        soc_RDB_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_BUF_0r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RDB_FCP_BUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000c00, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_BUF_1r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015300,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RDB_FCP_BUF_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_BUF_2r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015600,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RDB_FCP_BUF_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_BUF_3r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015900,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RDB_FCP_BUF_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_PTRS_0r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015200,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDB_FCP_PTRS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_PTRS_1r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDB_FCP_PTRS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_PTRS_2r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDB_FCP_PTRS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_PTRS_3r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015b00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDB_FCP_PTRS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_SDW_0r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015100,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RDB_FCP_SDW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000c05, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_SDW_1r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015400,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RDB_FCP_SDW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000c05, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_SDW_2r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015700,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RDB_FCP_SDW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000c05, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FCP_SDW_3r */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2015a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RDB_FCP_SDW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000c05, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FIRST_PASSr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2014000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_FIRST_PASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FORCE_EOP_AND_STOPr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2016900,
        0,
        0,
        2,
        soc_RDB_FORCE_EOP_AND_STOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_FORCE_EOP_AND_STOP_MASKr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2016a00,
        0,
        0,
        12,
        soc_RDB_FORCE_EOP_AND_STOP_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_INTR_MASKr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2009100,
        0,
        0,
        12,
        soc_RDB_FORCE_EOP_AND_STOP_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_INTR_STATUSr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2009000,
        0,
        0,
        12,
        soc_RDB_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_IP_CREDIT_COUNTERr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2000300,
        0,
        0,
        1,
        soc_MOD_FIFO_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_IP_STATUSr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2016000,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_RDB_IP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_MEM_READ_ONCEr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2017000,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_RDB_MEM_READ_ONCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_OUTPUT_QUEUEr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2013800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDB_OUTPUT_QUEUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_PKT_STATEr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2013000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDB_PKT_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_PURGE_QUEUEr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2013900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDB_OUTPUT_QUEUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_RESERVED_CELLSr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2012100,
        0,
        0,
        1,
        soc_RDB_RESERVED_CELLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_RX_ENABLEr */
        soc_block_list[127],
        soc_portreg,
        1,
        0,
        0xc00,
        0,
        0,
        1,
        soc_RDB_RX_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        84,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_SER_CONTROLr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2009200,
        0,
        0,
        12,
        soc_RDB_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_SER_SEC_INTRr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2009300,
        0,
        0,
        12,
        soc_RDB_SER_SEC_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_STATUSr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2000100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDB_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_THRESHOLD_HIr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2000a00,
        0,
        0,
        2,
        soc_RDB_THRESHOLD_HIr_fields,
        SOC_RESET_VAL_DEC(0x0070876c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_THRESHOLD_LOr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2000800,
        0,
        0,
        2,
        soc_RDB_THRESHOLD_LOr_fields,
        SOC_RESET_VAL_DEC(0x004b0514, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_THRESHOLD_MEDr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2000900,
        0,
        0,
        2,
        soc_RDB_THRESHOLD_MEDr_fields,
        SOC_RESET_VAL_DEC(0x005dc640, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_TM_BANKr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2008000,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_TM_CEL_PKTr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2008300,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_TM_CXT_ABr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2008100,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_TM_CXT_CDr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2008200,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDB_TM_FCPr */
        soc_block_list[127],
        soc_genreg,
        1,
        0,
        0x2008400,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDECELLCNTINGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e002000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDECELLCNTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDECELLCNTQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8e00a000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDECELLCNTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEDESCP_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16002100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEECCPDROPCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080010,
        0,
        0,
        1,
        soc_RDEECCPDROPCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEECCPDROPCNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e001000,
        0,
        0,
        1,
        soc_RDEECCPDROPCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEERRORCODEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080008,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDEERRORCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEERRORCODE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e000800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDEERRORCODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEFREELISTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e000900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDEFREELISTr_fields,
        SOC_RESET_VAL_DEC(0x00200400, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEHDRMEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xf080025,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEMEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080001,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RDEMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEMEMDEBUG_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e000100,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_RDEMEMDEBUG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEMINCELLLMTINGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e001600,
        0,
        0,
        1,
        soc_RDEMINCELLLMTINGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEMINLMTCELLQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8e007000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RDEMINLMTCELLQr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEMINLMTPKTQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8e003000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RDEMINLMTPKTQr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEOVERLIMITDROPCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080003,
        0,
        0,
        1,
        soc_RDEOVERLIMITDROPCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEOVERLIMITDROPCNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e000300,
        0,
        0,
        1,
        soc_RDEOVERLIMITDROPCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEPARITYERRORPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDEPARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEPARITYERRORPTR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e000000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDEPARITYERRORPTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEPGMAPPINGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080009,
        0,
        0,
        16,
        soc_RDEPGMAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEPKTCNTQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8e006000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDEPKTCNTQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEPORTMAXCELLEGRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e00aa00,
        0,
        0,
        3,
        soc_RDEPORTMAXCELLEGRr_fields,
        SOC_RESET_VAL_DEC(0x40500a00, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEQEMPTYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080013,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDEQEMPTYr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEQEMPTY_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e001300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDEQEMPTY_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEQFULLDROPCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080006,
        0,
        0,
        1,
        soc_RDEQFULLDROPCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEQFULLDROPCNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e000600,
        0,
        0,
        1,
        soc_RDEQFULLDROPCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEQPKTCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080007,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDEQPKTCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEQPKTCNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e000700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDEQPKTCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEQRSTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080012,
        0,
        0,
        1,
        soc_RDEQRSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEQRST_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e001200,
        0,
        0,
        1,
        soc_RDEQRST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDERDLIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080002,
        0,
        0,
        2,
        soc_RDERDLIMITr_fields,
        SOC_RESET_VAL_DEC(0x000000fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDERDLIMIT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e000200,
        0,
        0,
        2,
        soc_RDERDLIMIT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDERSTOFFSETCELLINGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e001700,
        0,
        0,
        2,
        soc_RDERSTOFFSETCELLINGr_fields,
        SOC_RESET_VAL_DEC(0x0004001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDERSTOFFSETCELLQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8e009000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RDERSTOFFSETCELLINGr_fields,
        SOC_RESET_VAL_DEC(0x0004001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDERSTOFFSETPKTQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8e005000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RDERSTOFFSETPKTQr_fields,
        SOC_RESET_VAL_DEC(0x00002008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDESHRCELLLMTINGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e001500,
        0,
        0,
        3,
        soc_RDESHRCELLLMTINGr_fields,
        SOC_RESET_VAL_DEC(0x008000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDESHRLMTCELLQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8e008000,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_RDESHRLMTCELLQr_fields,
        SOC_RESET_VAL_DEC(0x00800065, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDESHRLMTPKTQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8e004000,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_RDESHRLMTPKTQr_fields,
        SOC_RESET_VAL_DEC(0x00008065, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDETHDBYPASSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e001400,
        0,
        0,
        2,
        soc_RDETHDBYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDETHDIDROPCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080004,
        0,
        0,
        1,
        soc_RDETHDIDROPCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDETHDIDROPCNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e000400,
        0,
        0,
        1,
        soc_RDETHDIDROPCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDETHDODROPr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8e00b000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RDETHDODROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDETHDODROPCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x21080005,
        0,
        0,
        1,
        soc_RDETHDODROPCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDETOTALSHRLMTPKTEGRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8e002800,
        0,
        0,
        1,
        soc_RDETOTALSHRLMTPKTEGRr_fields,
        SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_ADM_DPC_STORE_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001d00,
        0,
        0,
        1,
        soc_CTR_DEQ_STATUS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_ADM_DPC_STORE_ECC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001d00,
        0,
        0,
        1,
        soc_RDE_ADM_DPC_STORE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_DEBUG_CTC_CTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe003100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_DEBUG_CTC_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_DEBUG_CTC_CTR_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe003100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_DEBUG_CTC_CTR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_DEBUG_DROP_CTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe003000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_DEBUG_CTC_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_DEBUG_DROP_CTR_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe003000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_DEBUG_CTC_CTR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_DEBUG_REDIR_CTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe003200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_DEBUG_CTC_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_DEBUG_REDIR_CTR_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe003200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_DEBUG_CTC_CTR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_DEBUG_TM1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002000,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_DEBUG_TM2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002100,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_DEBUG_TM3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002200,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_DEBUG_TM4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002300,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_DEBUG_TM5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002400,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_DEBUG_TM6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002500,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002600,
        0,
        0,
        1,
        soc_CMIC_LEDUP0_TM_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002000,
        0,
        0,
        1,
        soc_CMIC_LEDUP0_TM_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_DEBUG_TM1_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002000,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM2_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002100,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_DEBUG_TM2_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002100,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_DEBUG_TM3_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002200,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM4_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002300,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM5_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002400,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_DEBUG_TM5_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002400,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM6_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002500,
        0,
        0,
        1,
        soc_CMIC_LEDUP0_TM_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_DEBUG_TM6_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002500,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_DEBUG_TM7_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe002600,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_DEQ_CELL_FIFO_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001a00,
        0,
        0,
        1,
        soc_RDE_DEQ_CELL_FIFO_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_DEQ_CELL_FIFO_ECC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001a00,
        0,
        0,
        1,
        soc_RDE_ADM_DPC_STORE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001000,
        0,
        0,
        10,
        soc_RDE_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_ECC_DEBUG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001000,
        0,
        0,
        8,
        soc_RDE_ECC_DEBUG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_ECC_DEBUG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001000,
        0,
        0,
        8,
        soc_RDE_ECC_DEBUG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_GLOBAL_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000000,
        0,
        0,
        5,
        soc_RDE_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000000c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_GLOBAL_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000000,
        0,
        0,
        5,
        soc_RDE_GLOBAL_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_GLOBAL_CONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000000,
        0,
        0,
        4,
        soc_RDE_GLOBAL_CONFIG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_ITE_REL_FIFO_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001c00,
        0,
        0,
        1,
        soc_RDE_ITE_REL_FIFO_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_ITE_REL_FIFO_ECC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001c00,
        0,
        0,
        1,
        soc_MMU_TOQ_PORT_STATE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDE_POOL_SELECTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa013000,
        0,
        0,
        1,
        soc_RDE_POOL_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_POOL_SELECT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa013000,
        0,
        0,
        1,
        soc_RDE_POOL_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDE_PORT_COUNT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080381,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_PORT_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDE_PORT_SHARED_COUNT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080385,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_PORT_SHARED_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDE_PORT_SHARED_LIMIT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080324,
        0,
        0,
        1,
        soc_RDE_PORT_SHARED_LIMIT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_PQE_CELL_FIFO_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001b00,
        0,
        0,
        1,
        soc_CTR_RQE_FIFO_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_PQE_CELL_FIFO_ECC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001b00,
        0,
        0,
        1,
        soc_MMU_REPL_MAP_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_RPFAP_BITMAP_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001800,
        0,
        0,
        1,
        soc_RDE_RPFAP_BITMAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_RPFAP_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000100,
        0,
        0,
        1,
        soc_RDE_RPFAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_RPFAP_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000100,
        0,
        0,
        1,
        soc_RDE_RPFAP_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_RPFAP_FULLRESETPOINTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000400,
        0,
        0,
        1,
        soc_RDE_RPFAP_FULLRESETPOINTr_fields,
        SOC_RESET_VAL_DEC(0x000003df, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_RPFAP_FULLRESETPOINT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000400,
        0,
        0,
        1,
        soc_RDE_RPFAP_FULLRESETPOINT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001d0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_RPFAP_FULLSETPOINTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000300,
        0,
        0,
        1,
        soc_RDE_RPFAP_FULLSETPOINTr_fields,
        SOC_RESET_VAL_DEC(0x000003df, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_RPFAP_FULLSETPOINT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000300,
        0,
        0,
        1,
        soc_RDE_RPFAP_FULLSETPOINT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001d8, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_RPFAP_INITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000200,
        0,
        0,
        1,
        soc_RDE_RPFAP_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_RPFAP_INIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000200,
        0,
        0,
        1,
        soc_RDE_RPFAP_INIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_RPFAP_LOWWATERMARKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_RPFAP_LOWWATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_RPFAP_LOWWATERMARK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_RPFAP_LOWWATERMARK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_RPFAP_READPOINTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDE_RPFAP_READPOINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_RPFAP_READPOINTER_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDE_RPFAP_READPOINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_RPFAP_STACKSTATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_RPFAP_STACKSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_RPFAP_STACKSTATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe000600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_RPFAP_STACKSTATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_RPFAP_STACK_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001900,
        0,
        0,
        1,
        soc_RDE_RPFAP_BITMAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_SER_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_SER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_SER_COUNT_2BITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_SER_COUNT_2BITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_SER_COUNT_2BIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_SER_COUNT_2BIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_SER_COUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_SER_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_SER_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001400,
        0,
        0,
        7,
        soc_RDE_SER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_SER_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001400,
        0,
        0,
        9,
        soc_RDE_SER_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_SER_MASK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001400,
        0,
        0,
        9,
        soc_RDE_SER_MASK_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_SER_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001300,
        0,
        0,
        7,
        soc_RDE_SER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDE_SER_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001300,
        0,
        0,
        9,
        soc_RDE_SER_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_SER_STATUS_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001300,
        0,
        0,
        9,
        soc_RDE_SER_STATUS_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_TXQ_PTRLL_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001500,
        0,
        0,
        2,
        soc_RDE_TXQ_PTRLL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_TXQ_PTRLL_ECC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001500,
        0,
        0,
        2,
        soc_RDE_TXQ_PTRLL_ECC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_TXQ_STATE_TBL_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_TXQ_STATE_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_TXQ_STATE_TBL_ECC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_TXQ_STATE_TBL_ECC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001700,
        0,
        0,
        1,
        soc_RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xbe001700,
        0,
        0,
        1,
        soc_RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDISCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDISC_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94000d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RDISC_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDISC_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40003700,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_RDISC_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40006f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RDISC_BCM53570_B0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007300,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDISC_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDISC_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44003700,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDISC_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDISC_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDISC_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDISC_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDISC_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDISC_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDISC_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDISC_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDISC_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDISC_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDISC_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RDISC_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDOS_DROPr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000049,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDOT1Qr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000043,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDROPr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000030,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RDVLNr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RDVLN_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDVLN_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDVLN_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RDVLN_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RDVLN_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RDVLN_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RDVLN_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDVLN_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RDVLN_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RDVLN_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RDVLN_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDVLN_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RDVLN_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDVLN_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RDVLN_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RDVLN_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RDVLN_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RDVLN_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLN_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RDVLN_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RDVLN_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RDVLN_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RDVLN_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RDVLN_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RDVLN_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RDVLN_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RDVLN_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RDVLN_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RDVLN_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RDVLN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDVLN_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REDIRECT_DROP_STATE_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005f6,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_FIRST_FRAGMENT_DROP_STATE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REDIRECT_DROP_STATE_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005f7,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_FIRST_FRAGMENT_DROP_STATE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REDIRECT_XQ_DROP_STATE_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300061b,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_FIRST_FRAGMENT_DROP_STATE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RED_CNG_DROP_CNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe000033,
        0,
        0,
        1,
        soc_XTHOLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REFRESH_COUNT_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2011000,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_REFRESH_COUNT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x77cf9cff, 0x0000021f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_003300r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_REG_003300r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020100r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20100,
        0,
        0,
        1,
        soc_REG_0020100r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020200r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20200,
        0,
        0,
        1,
        soc_REG_0020200r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020300r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20300,
        0,
        0,
        1,
        soc_REG_0020300r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020400r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20400,
        0,
        0,
        1,
        soc_REG_0020400r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020500r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20500,
        0,
        0,
        1,
        soc_REG_0020500r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020600r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20600,
        0,
        0,
        1,
        soc_REG_0020600r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020700r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20700,
        0,
        0,
        1,
        soc_REG_0020700r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020800r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20800,
        0,
        0,
        1,
        soc_REG_0020800r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020900r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20900,
        0,
        0,
        1,
        soc_REG_0020900r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0021900r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21900,
        0,
        0,
        1,
        soc_REG_0021900r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022000r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22000,
        0,
        0,
        1,
        soc_REG_0022000r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022100r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REG_0022100r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022200r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REG_0022200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022300r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22300,
        0,
        0,
        1,
        soc_REG_0022300r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022400r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22400,
        0,
        0,
        1,
        soc_REG_0022400r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022500r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22500,
        0,
        0,
        1,
        soc_REG_0022500r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022600r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22600,
        0,
        0,
        1,
        soc_REG_0022600r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022700r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22700,
        0,
        0,
        1,
        soc_REG_0022700r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022800r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22800,
        0,
        0,
        1,
        soc_REG_0022800r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022900r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22900,
        0,
        0,
        1,
        soc_REG_0022900r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023000r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23000,
        0,
        0,
        1,
        soc_REG_0023000r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023100r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23100,
        0,
        0,
        1,
        soc_REG_0023100r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023200r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23200,
        0,
        0,
        1,
        soc_REG_0023200r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023300r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23300,
        0,
        0,
        1,
        soc_REG_0023300r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023400r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23400,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        0,
        1,
        soc_REG_0023400r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023500r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23500,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        0,
        1,
        soc_REG_0023500r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023600r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23600,
        0,
        0,
        1,
        soc_REG_0023600r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023700r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23700,
        0,
        0,
        1,
        soc_REG_0023700r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023800r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23800,
        0,
        0,
        1,
        soc_REG_0023800r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023900r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23900,
        0,
        0,
        1,
        soc_REG_0023900r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0024000r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24000,
        0,
        0,
        1,
        soc_REG_0024000r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0024100r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24100,
        0,
        0,
        1,
        soc_REG_0024100r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0024200r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24200,
        0,
        0,
        1,
        soc_REG_0024200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0024300r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24300,
        0,
        0,
        1,
        soc_REG_0024300r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0024600r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24600,
        0,
        0,
        4,
        soc_REG_0024600r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0024800r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REG_0024800r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2028600r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028600,
        0,
        0,
        4,
        soc_REG_2028600r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2028700r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028700,
        0,
        0,
        12,
        soc_REG_2028700r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2028800r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028800,
        0,
        0,
        12,
        soc_REG_2028800r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2028900r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028900,
        0,
        0,
        4,
        soc_REG_2028900r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2029000r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029000,
        0,
        0,
        4,
        soc_REG_2029000r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2029100r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029100,
        0,
        0,
        4,
        soc_REG_2029100r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2029200r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029200,
        0,
        0,
        4,
        soc_REG_2029200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2029300r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029300,
        0,
        0,
        4,
        soc_REG_2029300r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2029400r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029400,
        0,
        0,
        4,
        soc_REG_2029400r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2029700r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029700,
        0,
        0,
        1,
        soc_REG_2029700r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020100_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20100,
        0,
        0,
        1,
        soc_REG_0020100_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020100_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20100,
        0,
        0,
        1,
        soc_REG_0020100_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020200_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20200,
        0,
        0,
        1,
        soc_REG_0020200_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020200_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20200,
        0,
        0,
        1,
        soc_REG_0020200_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020300_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20300,
        0,
        0,
        1,
        soc_REG_0020300_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020300_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20300,
        0,
        0,
        1,
        soc_REG_0020300_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020400_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20400,
        0,
        0,
        1,
        soc_REG_0020400_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020400_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20400,
        0,
        0,
        1,
        soc_REG_0020400_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020500_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20500,
        0,
        0,
        1,
        soc_REG_0020500_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020500_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20500,
        0,
        0,
        1,
        soc_REG_0020500_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020600_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20600,
        0,
        0,
        1,
        soc_REG_0020600_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020600_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20600,
        0,
        0,
        1,
        soc_REG_0020600_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020700_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20700,
        0,
        0,
        1,
        soc_REG_0020700_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020700_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20700,
        0,
        0,
        1,
        soc_REG_0020700_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020800_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20800,
        0,
        0,
        1,
        soc_REG_0020800_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020800_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20800,
        0,
        0,
        1,
        soc_REG_0020800_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020900_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20900,
        0,
        0,
        1,
        soc_REG_0020900_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020900_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20900,
        0,
        0,
        1,
        soc_REG_0020900_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020A00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20a00,
        0,
        0,
        1,
        soc_REG_0020A00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020A00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20a00,
        0,
        0,
        1,
        soc_REG_0020A00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020A00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20a00,
        0,
        0,
        1,
        soc_REG_0020A00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020B00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20b00,
        0,
        0,
        1,
        soc_REG_0020B00r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020B00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20b00,
        0,
        0,
        1,
        soc_REG_0020B00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020B00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20b00,
        0,
        0,
        1,
        soc_REG_0020B00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020C00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20c00,
        0,
        0,
        1,
        soc_REG_0020C00r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020C00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20c00,
        0,
        0,
        1,
        soc_REG_0020C00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020C00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20c00,
        0,
        0,
        1,
        soc_REG_0020C00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020D00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20d00,
        0,
        0,
        1,
        soc_REG_0020D00r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020D00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20d00,
        0,
        0,
        1,
        soc_REG_0020D00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020D00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20d00,
        0,
        0,
        1,
        soc_REG_0020D00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020E00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20e00,
        0,
        0,
        1,
        soc_REG_0020E00r_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020E00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20e00,
        0,
        0,
        1,
        soc_REG_0020E00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020E00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20e00,
        0,
        0,
        1,
        soc_REG_0020E00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0020F00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20f00,
        0,
        0,
        1,
        soc_REG_0020F00r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0020F00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20f00,
        0,
        0,
        1,
        soc_REG_0020F00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020F00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x20f00,
        0,
        0,
        1,
        soc_REG_0020F00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0021900_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21900,
        0,
        0,
        1,
        soc_REG_0021900_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021900_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21900,
        0,
        0,
        1,
        soc_REG_0021900_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0021A00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21a00,
        0,
        0,
        1,
        soc_REG_0021A00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0021A00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21a00,
        0,
        0,
        1,
        soc_REG_0021A00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021A00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21a00,
        0,
        0,
        1,
        soc_REG_0021A00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0021B00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21b00,
        0,
        0,
        1,
        soc_REG_0021B00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0021B00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21b00,
        0,
        0,
        1,
        soc_REG_0021B00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021B00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21b00,
        0,
        0,
        1,
        soc_REG_0021B00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0021C00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21c00,
        0,
        0,
        1,
        soc_REG_0021C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0021C00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21c00,
        0,
        0,
        1,
        soc_REG_0021C00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021C00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21c00,
        0,
        0,
        1,
        soc_REG_0021C00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0021D00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21d00,
        0,
        0,
        8,
        soc_REG_0021D00r_fields,
        SOC_RESET_VAL_DEC(0x00600000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0021D00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21d00,
        0,
        0,
        8,
        soc_REG_0021D00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00600000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021D00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21d00,
        0,
        0,
        8,
        soc_REG_0021D00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00600000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0021E00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21e00,
        0,
        0,
        7,
        soc_REG_0021E00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0021E00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21e00,
        0,
        0,
        7,
        soc_REG_0021E00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021E00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21e00,
        0,
        0,
        7,
        soc_REG_0021E00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0021F00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21f00,
        0,
        0,
        1,
        soc_REG_0021F00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0021F00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21f00,
        0,
        0,
        1,
        soc_REG_0021F00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021F00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x21f00,
        0,
        0,
        1,
        soc_REG_0021F00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022000_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22000,
        0,
        0,
        1,
        soc_REG_0022000_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022000_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22000,
        0,
        0,
        1,
        soc_REG_0022000_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022100_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REG_0022100_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022100_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REG_0022100_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022200_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REG_0022200_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022200_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REG_0022200_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022300_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22300,
        0,
        0,
        1,
        soc_REG_0022300_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022300_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22300,
        0,
        0,
        1,
        soc_REG_0022300_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022400_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22400,
        0,
        0,
        1,
        soc_REG_0022400_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022400_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22400,
        0,
        0,
        1,
        soc_REG_0022400_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022500_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22500,
        0,
        0,
        1,
        soc_REG_0022500_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022500_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22500,
        0,
        0,
        1,
        soc_REG_0022500_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022600_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22600,
        0,
        0,
        1,
        soc_REG_0022600_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022600_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22600,
        0,
        0,
        1,
        soc_REG_0022600_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022700_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22700,
        0,
        0,
        1,
        soc_REG_0022700_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022700_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22700,
        0,
        0,
        1,
        soc_REG_0022700_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022800_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22800,
        0,
        0,
        1,
        soc_REG_0022800_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022800_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22800,
        0,
        0,
        1,
        soc_REG_0022800_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022900_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22900,
        0,
        0,
        1,
        soc_REG_0022900_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022900_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22900,
        0,
        0,
        1,
        soc_REG_0022900_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022A00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22a00,
        0,
        0,
        1,
        soc_REG_0022A00r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022A00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22a00,
        0,
        0,
        1,
        soc_REG_0022A00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022A00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22a00,
        0,
        0,
        1,
        soc_REG_0022A00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022B00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22b00,
        0,
        0,
        1,
        soc_REG_0022B00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022B00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22b00,
        0,
        0,
        1,
        soc_REG_0022B00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022B00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22b00,
        0,
        0,
        1,
        soc_REG_0022B00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022C00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22c00,
        0,
        0,
        1,
        soc_REG_0022C00r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022C00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22c00,
        0,
        0,
        1,
        soc_REG_0022C00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022C00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22c00,
        0,
        0,
        1,
        soc_REG_0022C00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022D00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22d00,
        0,
        0,
        1,
        soc_REG_0022D00r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022D00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22d00,
        0,
        0,
        1,
        soc_REG_0022D00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022D00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22d00,
        0,
        0,
        1,
        soc_REG_0022D00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022E00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22e00,
        0,
        0,
        1,
        soc_REG_0022E00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022E00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22e00,
        0,
        0,
        1,
        soc_REG_0022E00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022E00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22e00,
        0,
        0,
        1,
        soc_REG_0022E00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0022F00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22f00,
        0,
        0,
        1,
        soc_REG_0022F00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0022F00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22f00,
        0,
        0,
        1,
        soc_REG_0022F00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022F00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x22f00,
        0,
        0,
        1,
        soc_REG_0022F00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023000_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23000,
        0,
        0,
        1,
        soc_REG_0023000_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023000_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23000,
        0,
        0,
        1,
        soc_REG_0023000_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023100_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23100,
        0,
        0,
        1,
        soc_REG_0023100_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023100_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23100,
        0,
        0,
        1,
        soc_REG_0023100_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023200_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23200,
        0,
        0,
        1,
        soc_REG_0023200_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023200_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23200,
        0,
        0,
        1,
        soc_REG_0023200_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023300_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23300,
        0,
        0,
        1,
        soc_REG_0023300_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023300_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23300,
        0,
        0,
        1,
        soc_REG_0023300_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023400_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23400,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        0,
        1,
        soc_REG_0023400_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023400_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23400,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        0,
        1,
        soc_REG_0023400_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023500_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23500,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        0,
        1,
        soc_REG_0023500_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023500_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23500,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        0,
        1,
        soc_REG_0023500_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023600_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23600,
        0,
        0,
        1,
        soc_REG_0023600_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023600_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23600,
        0,
        0,
        1,
        soc_REG_0023600_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023700_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23700,
        0,
        0,
        1,
        soc_REG_0023700_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023700_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23700,
        0,
        0,
        1,
        soc_REG_0023700_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023800_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23800,
        0,
        0,
        1,
        soc_REG_0023800_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023800_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23800,
        0,
        0,
        1,
        soc_REG_0023800_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023900_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23900,
        0,
        0,
        1,
        soc_REG_0023900_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023900_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23900,
        0,
        0,
        1,
        soc_REG_0023900_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023A00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23a00,
        0,
        0,
        1,
        soc_REG_0023A00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023A00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23a00,
        0,
        0,
        1,
        soc_REG_0023A00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023A00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23a00,
        0,
        0,
        1,
        soc_REG_0023A00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023B00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23b00,
        0,
        0,
        1,
        soc_REG_0023B00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023B00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23b00,
        0,
        0,
        1,
        soc_REG_0023B00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023B00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23b00,
        0,
        0,
        1,
        soc_REG_0023B00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023C00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23c00,
        0,
        0,
        1,
        soc_REG_0023C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023C00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23c00,
        0,
        0,
        1,
        soc_REG_0023C00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023C00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23c00,
        0,
        0,
        1,
        soc_REG_0023C00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023D00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23d00,
        0,
        0,
        1,
        soc_REG_0023D00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023D00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23d00,
        0,
        0,
        1,
        soc_REG_0023D00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023D00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23d00,
        0,
        0,
        1,
        soc_REG_0023D00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023E00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23e00,
        0,
        0,
        1,
        soc_REG_0023E00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023E00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23e00,
        0,
        0,
        1,
        soc_REG_0023E00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023E00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23e00,
        0,
        0,
        1,
        soc_REG_0023E00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0023F00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23f00,
        0,
        0,
        1,
        soc_REG_0023F00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0023F00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23f00,
        0,
        0,
        1,
        soc_REG_0023F00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023F00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x23f00,
        0,
        0,
        1,
        soc_REG_0023F00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0024000_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24000,
        0,
        0,
        1,
        soc_REG_0024000_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024000_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24000,
        0,
        0,
        1,
        soc_REG_0024000_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0024100_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24100,
        0,
        0,
        1,
        soc_REG_0024100_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024100_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24100,
        0,
        0,
        1,
        soc_REG_0024100_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0024200_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24200,
        0,
        0,
        1,
        soc_REG_0024200_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024200_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24200,
        0,
        0,
        1,
        soc_REG_0024200_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0024300_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24300,
        0,
        0,
        1,
        soc_REG_0024300_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024300_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24300,
        0,
        0,
        1,
        soc_REG_0024300_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0024600_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24600,
        0,
        0,
        4,
        soc_REG_0024600_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024600_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24600,
        0,
        0,
        4,
        soc_REG_0024600_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0024800_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REG_0024800_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024800_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REG_0024800_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0024A00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24a00,
        0,
        0,
        2,
        soc_REG_0024A00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0024A00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24a00,
        0,
        0,
        2,
        soc_REG_0024A00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024A00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24a00,
        0,
        0,
        2,
        soc_REG_0024A00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_0024C00r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24c00,
        0,
        0,
        1,
        soc_REG_0024C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_0024C00_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24c00,
        0,
        0,
        1,
        soc_REG_0024C00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024C00_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x24c00,
        0,
        0,
        1,
        soc_REG_0024C00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_003300_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_REG_003300_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2028600_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028600,
        0,
        0,
        4,
        soc_REG_2028600_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028600_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028600,
        0,
        0,
        4,
        soc_REG_2028600_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2028700_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028700,
        0,
        0,
        12,
        soc_REG_2028700_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028700_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028700,
        0,
        0,
        12,
        soc_REG_2028700_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2028800_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028800,
        0,
        0,
        12,
        soc_REG_2028800_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028800_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028800,
        0,
        0,
        12,
        soc_REG_2028800_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2028900_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028900,
        0,
        0,
        4,
        soc_REG_2028900_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028900_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028900,
        0,
        0,
        4,
        soc_REG_2028900_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2028A00r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028a00,
        0,
        0,
        4,
        soc_REG_2028A00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2028A00_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028a00,
        0,
        0,
        4,
        soc_REG_2028A00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028A00_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028a00,
        0,
        0,
        4,
        soc_REG_2028A00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2028B00r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028b00,
        0,
        0,
        4,
        soc_REG_2028B00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2028B00_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028b00,
        0,
        0,
        4,
        soc_REG_2028B00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028B00_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028b00,
        0,
        0,
        4,
        soc_REG_2028B00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2028C00r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028c00,
        0,
        0,
        4,
        soc_REG_2028C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2028C00_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028c00,
        0,
        0,
        4,
        soc_REG_2028C00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028C00_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028c00,
        0,
        0,
        4,
        soc_REG_2028C00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2028D00r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028d00,
        0,
        0,
        4,
        soc_REG_2028D00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2028D00_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028d00,
        0,
        0,
        4,
        soc_REG_2028D00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028D00_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028d00,
        0,
        0,
        4,
        soc_REG_2028D00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2028E00r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028e00,
        0,
        0,
        4,
        soc_REG_2028E00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2028E00_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028e00,
        0,
        0,
        4,
        soc_REG_2028E00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028E00_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028e00,
        0,
        0,
        4,
        soc_REG_2028E00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_REG_2028F00r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028f00,
        0,
        0,
        4,
        soc_REG_2028F00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2028F00_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028f00,
        0,
        0,
        4,
        soc_REG_2028F00_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028F00_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2028f00,
        0,
        0,
        4,
        soc_REG_2028F00_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2029000_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029000,
        0,
        0,
        4,
        soc_REG_2029000_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029000_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029000,
        0,
        0,
        4,
        soc_REG_2029000_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2029100_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029100,
        0,
        0,
        4,
        soc_REG_2029100_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029100_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029100,
        0,
        0,
        4,
        soc_REG_2029100_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2029200_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029200,
        0,
        0,
        4,
        soc_REG_2029200_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029200_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029200,
        0,
        0,
        4,
        soc_REG_2029200_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2029300_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029300,
        0,
        0,
        4,
        soc_REG_2029300_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029300_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029300,
        0,
        0,
        4,
        soc_REG_2029300_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2029400_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029400,
        0,
        0,
        4,
        soc_REG_2029400_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029400_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029400,
        0,
        0,
        4,
        soc_REG_2029400_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2029700_BCM88650_B0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029700,
        0,
        0,
        1,
        soc_REG_2029700_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029700_BCM88660_A0r */
        soc_block_list[211],
        soc_genreg,
        1,
        0,
        0x2029700,
        0,
        0,
        1,
        soc_REG_2029700_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080038,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001600,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001600,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001400,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001400,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003900,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080039,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001300,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080631,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080639,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6002000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080037,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001500,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001500,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001300,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001300,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003800,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080038,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001200,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080630,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080638,
        0,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e000800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6002100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080039,
        0,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001700,
        0,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001700,
        0,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001500,
        0,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001500,
        0,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003a00,
        0,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208003a,
        0,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001400,
        0,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080632,
        0,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208063a,
        0,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6002200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_REMOTE_PFC_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2180600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REMOTE_PFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_REMOTE_PFC_CNT_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x209a000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REMOTE_PFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_REMOTE_PFC_CNT_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2115000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REMOTE_PFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_REMOTE_PFC_CNT_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2115300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REMOTE_PFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_REMOTE_PFC_STATEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x180500,
        0,
        0,
        1,
        soc_REMOTE_PFC_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        92,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_REMOTE_PFC_STATE_BCM53540_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x99800,
        0,
        0,
        1,
        soc_REMOTE_PFC_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        92,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_REMOTE_PFC_STATE_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x114800,
        0,
        0,
        1,
        soc_REMOTE_PFC_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        103,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_REMOTE_PFC_STATE_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x114b00,
        0,
        0,
        1,
        soc_REMOTE_PFC_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        103,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_REMOTE_PFC_XOFF_TC_TIME_OUTr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x180700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_REMOTE_PFC_XOFF_TC_TIME_OUTr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        92,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_REMOTE_PFC_XOFF_TC_TIME_OUT_BCM53540_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x9a800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_REMOTE_PFC_XOFF_TC_TIME_OUTr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        92,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_REMOTE_PFC_XOFF_TC_TIME_OUT_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x115800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_REMOTE_PFC_XOFF_TC_TIME_OUTr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        103,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_REMOTE_PFC_XOFF_TC_TIME_OUT_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x115b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_REMOTE_PFC_XOFF_TC_TIME_OUTr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        103,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_REMOTE_PFC_XOFF_TIME_TICK_SELr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2180400,
        0,
        0,
        1,
        soc_REMOTE_PFC_XOFF_TIME_TICK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_REMOTE_PFC_XOFF_TIME_TICK_SEL_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2099000,
        0,
        0,
        1,
        soc_REMOTE_PFC_XOFF_TIME_TICK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_REMOTE_PFC_XOFF_TIME_TICK_SEL_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2114000,
        0,
        0,
        1,
        soc_REMOTE_PFC_XOFF_TIME_TICK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_REMOTE_PFC_XOFF_TIME_TICK_SEL_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2114300,
        0,
        0,
        1,
        soc_REMOTE_PFC_XOFF_TIME_TICK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8090e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8190e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8290e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8390e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8490e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8590e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8690e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8790e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8890e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8990e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9090e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9190e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9290e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9390e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9490e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9590e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9690e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9790e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9890e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9990e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa090e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa190e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa290e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa390e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa490e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa590e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa690e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa790e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa890e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa990e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb090e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb190e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb290e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb390e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb490e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb590e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb690e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb790e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb890e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb990e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf90e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_REPBUF_MEMORY_DEBUG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026900,
        0,
        0,
        1,
        soc_REPBUF_MEMORY_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REPLHEADMEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x6e002300,
        0,
        0,
        2,
        soc_IFP_ING_DVP_2_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REPLICATION_FIFO_DEBUG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016000,
        0,
        0,
        2,
        soc_CELL_LINK_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_REPLICATION_FIFO_DEBUG_TM_BCM56370_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x2e016000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_REPLICATION_FIFO_DEBUG_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016000,
        0,
        0,
        2,
        soc_CELL_LINK_MEM_DEBUG_TM_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_REPLICATION_FIFO_DEBUG_TM_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016000,
        0,
        0,
        2,
        soc_REPLICATION_FIFO_DEBUG_TM_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_REPLICATION_FIFO_DEBUG_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016000,
        0,
        0,
        2,
        soc_CELL_LINK_MEM_DEBUG_TM_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_REPLICATION_FIFO_DEBUG_TM_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x2e016000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REPLICATION_FIFO_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REPLIST_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16002000,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REPL_GROUP_INFO0_MEM_DEBUG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12002500,
        0,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_REPL_GROUP_INFO0_MEM_DEBUG_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12002500,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_REPL_GROUP_INFO0_MEM_DEBUG_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12002500,
        0,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REPL_GROUP_INFO1_MEM_DEBUG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12002600,
        0,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_REPL_GROUP_INFO1_MEM_DEBUG_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12002600,
        0,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REPL_HEAD_PTR_REPLACEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x6c100000,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_REPL_HEAD_PTR_REPLACEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        69,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_DONEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92015700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_DONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_DONE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92015700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_DONE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_DONE_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e815700,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_DONE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_ENr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92015600,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_EN_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92015600,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r */
        soc_block_list[124],
        soc_slicereg,
        1,
        0,
        0x2f015600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_INITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92015800,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_INIT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92015800,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_INIT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_INIT_BCM56960_A0r */
        soc_block_list[124],
        soc_slicereg,
        1,
        0,
        0x2f015800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_INIT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REP_ID_REMAP_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a001500,
        0,
        0,
        2,
        soc_REP_ID_REMAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_REP_ID_REMAP_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46002500,
        0,
        0,
        2,
        soc_REP_ID_REMAP_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REP_ID_REMAP_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36002500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_REP_ID_REMAP_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_REP_ID_REMAP_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46002500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_REP_ID_REMAP_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_REP_ID_REMAP_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42000000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_REP_ID_REMAP_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_REP_ID_REMAP_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82000000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_REP_ID_REMAP_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RERPKTr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RERPKT_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RERPKT_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RERPKT_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RERPKT_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RERPKT_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RERPKT_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RERPKT_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RERPKT_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RERPKT_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RERPKT_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RERPKT_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RERPKT_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RERPKT_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RERPKT_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RERPKT_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RERPKT_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RERPKT_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RERPKT_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RERPKT_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RERPKT_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RERPKT_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RERPKT_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RERPKT_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RERPKT_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RERPKT_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RERPKT_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RERPKT_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RERPKT_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RERPKT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RERPKT_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RESCAL1_CTRL_0r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x2057b00,
        0,
        0,
        7,
        soc_RESCAL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00074000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RESCAL1_STATUS_0r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x2057c00,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RESCAL_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RESCAL2_CTRL_0r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x2057d00,
        0,
        0,
        7,
        soc_RESCAL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00074000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RESCAL2_STATUS_0r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x2057e00,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RESCAL_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RESCAL_CTRL_0r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x2057900,
        0,
        0,
        7,
        soc_RESCAL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00074000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RESCAL_STATUS_0r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x2057a00,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RESCAL_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RESET_ON_EMPTY_MAX_64r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xa0005f0,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_EAV_MAXBUCKET_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_REVCDr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_REVCDr_fields,
        SOC_RESET_VAL_DEC(0x00000501, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_REVCD_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_REVCDr_fields,
        SOC_RESET_VAL_DEC(0x00000501, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RFCRr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RFCR_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RFCR_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RFCR_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RFCR_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RFCR_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RFCR_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RFCR_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RFCR_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RFCR_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RFCR_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RFCR_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RFCR_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RFCR_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RFCR_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RFCR_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_RFCR_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RFCR_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RFCR_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RFCR_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RFCR_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RFCR_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RFCR_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RFCR_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RFCR_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RFCR_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCR_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RFCR_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RFCR_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RFCR_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RFCSr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RFCS_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RFCS_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RFCS_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RFCS_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RFCS_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RFCS_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RFCS_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RFCS_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RFCS_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RFCS_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RFCS_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RFCS_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RFCS_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RFCS_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RFCS_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RFCS_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RFCS_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RFCS_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RFCS_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RFCS_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RFCS_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RFCS_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RFCS_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RFCS_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RFCS_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RFCS_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RFCS_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RFCS_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFCS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RFCS_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RFLRr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RFLR_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RFLR_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RFLR_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RFLR_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RFLR_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RFLR_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RFLR_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RFLR_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RFLR_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RFLR_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RFLR_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RFLR_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RFLR_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RFLR_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RFLR_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RFLR_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RFLR_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RFLR_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RFLR_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RFLR_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RFLR_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RFLR_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RFLR_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RFLR_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RFLR_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RFLR_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLR_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RFLR_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RFLR_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFLR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RFLR_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RFRGr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x37,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RFRG_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RFRG_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RFRG_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RFRG_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RFRG_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RFRG_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RFRG_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RFRG_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x37,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RFRG_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RFRG_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RFRG_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RFRG_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RFRG_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RFRG_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x37,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RFRG_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RFRG_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RFRG_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RFRG_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RFRG_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RFRG_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RFRG_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RFRG_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RFRG_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RFRG_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RFRG_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RFRG_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRG_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RFRG_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RFRG_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RFRG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RFRG_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x37,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_ECMP1_DROPSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7e000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_ECMP1_DROPS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7e000900,
        0,
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_ECMP1_DROPS_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7e000900,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_ECMP2_DROPSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7e000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_ECMP2_DROPS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7e000a00,
        0,
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_ECMP2_DROPS_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7e000a00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43f80000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7e000800,
        0,
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53f80000,
        0,
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53f80000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7e000800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RH_ECMP_FLOWSET_BANK_SELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RH_ECMP_FLOWSET_BANK_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RH_ECMP_FLOWSET_BANK_SEL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000300,
        0,
        0,
        1,
        soc_RH_ECMP_FLOWSET_BANK_SEL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_HGT_DROPSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_HGT_DROPS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001600,
        0,
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_HGT_DROPS_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001600,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47fc0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x57fc0000,
        0,
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x57fc0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001100,
        0,
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001100,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_LAG_DROPSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_LAG_DROPS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001500,
        0,
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_LAG_DROPS_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001500,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RH_ECMP1_DROPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43fc0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53fc0000,
        0,
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53fc0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001200,
        0,
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82001200,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPC4r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000001,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPC6r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000005,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RIPC4_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94000600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RIPC4_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RIPC4_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RIPC4_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RIPC4_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RIPC4_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPC4_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44004400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPC4_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000001,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RIPC4_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000100,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RIPC4_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000100,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RIPC4_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000100,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RIPC4_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000100,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPC4_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000001,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPC4_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000001,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPC4_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002100,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPC4_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000001,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPC4_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000100,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RIPC4_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000100,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RIPC4_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPC4_HDR_ERRr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000021,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPC4_MACSEC_HDR_ERRr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000023,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPC4_MACSEC_PLAINr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000022,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPC4_PLAINr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000020,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RIPC6_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94000a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RIPC6_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RIPC6_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RIPC6_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        5,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RIPC6_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RIPC6_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40008000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RIPC6_BCM53570_B0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40008400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPC6_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44004800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPC6_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000005,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RIPC6_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000500,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RIPC6_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000500,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RIPC6_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000500,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RIPC6_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000500,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPC6_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000005,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPC6_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000005,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPC6_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002500,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPC6_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000005,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPC6_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000500,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RIPC6_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000500,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RIPC6_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPC6_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000026,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RIPD4r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RIPD6r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000004,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RIPD4_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94000500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RIPD4_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RIPD4_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RIPD4_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        0,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RIPD4_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RIPD4_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPD4_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44004300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPD4_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RIPD4_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RIPD4_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RIPD4_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RIPD4_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPD4_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPD4_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPD4_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPD4_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPD4_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPD4_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RIPD4_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000000,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RIPD4_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPD4_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800001f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RIPD6_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94000900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RIPD6_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RIPD6_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RIPD6_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        4,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RIPD6_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RIPD6_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RIPD6_BCM53570_B0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40008300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RIPD6_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000017,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPD6_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44004700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPD6_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000004,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RIPD6_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000400,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RIPD6_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000400,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RIPD6_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000400,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RIPD6_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000400,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPD6_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000004,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPD6_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000004,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPD6_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002400,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPD6_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000004,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPD6_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000004,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPD6_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000400,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RIPD6_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000400,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RIPD6_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPD6_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000025,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPHCKSr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000029,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPHCKS_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80801d5,
        0,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RIPHE4r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000002,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPHE6r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RIPHE4_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94000700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        7,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RIPHE4_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        7,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RIPHE4_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RIPHE4_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        2,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RIPHE4_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RIPHE4_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RIPHE4_BCM53570_B0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40008100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44004500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000002,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RIPHE4_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000200,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000200,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RIPHE4_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000200,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RIPHE4_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000200,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPHE4_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000002,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPHE4_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000002,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002200,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000002,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPHE4_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000002,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000200,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000200,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        7,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RIPHE6_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94000b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RIPHE6_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RIPHE6_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RIPHE6_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        6,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RIPHE6_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_RIPHE6_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40008100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RIPHE6_BCM53570_B0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40008500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000019,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44004900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RIPHE6_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RIPHE6_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RIPHE6_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPHE6_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPHE6_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPHE6_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPHE6_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000028,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RJBRr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RJBR_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RJBR_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RJBR_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RJBR_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RJBR_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RJBR_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RJBR_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RJBR_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RJBR_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RJBR_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RJBR_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RJBR_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RJBR_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RJBR_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RJBR_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RJBR_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RJBR_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RJBR_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RJBR_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RJBR_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RJBR_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RJBR_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RJBR_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RJBR_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RJBR_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RJBR_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBR_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RJBR_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RJBR_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RJBR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RJBR_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800002b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RMCAr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RMCA_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMCA_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMCA_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RMCA_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RMCA_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RMCA_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RMCA_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMCA_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RMCA_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RMCA_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RMCA_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RMCA_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RMCA_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMCA_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RMCA_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RMCA_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RMCA_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RMCA_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RMCA_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RMCA_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RMCA_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RMCA_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RMCA_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RMCA_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RMCA_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RMCA_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RMCA_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RMCA_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMCA_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RMCRCr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RMCRC_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMCRC_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMCRC_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RMCRC_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RMCRC_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RMCRC_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RMCRC_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMCRC_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RMCRC_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RMCRC_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RMCRC_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RMCRC_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RMCRC_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMCRC_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RMCRC_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RMCRC_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RMCRC_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RMCRC_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRC_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RMCRC_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RMCRC_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RMCRC_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RMCRC_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RMCRC_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RMCRC_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RMCRC_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RMCRC_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRC_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RMCRC_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RMCRC_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMCRC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMCRC_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMC_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800002e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RMEP_ECCP_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e011f00,
        0,
        0,
        2,
        soc_ING_DVP_TABLE_ECCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RMEP_MA_STATE_REFRESH_INDEXr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a001600,
        0,
        0,
        1,
        soc_RMEP_MA_STATE_REFRESH_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RMEP_MA_STATE_REFRESH_INDEX_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32000b00,
        0,
        0,
        1,
        soc_RMEP_MA_STATE_REFRESH_INDEX_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMEP_MA_STATE_REFRESH_INDEX_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36000b00,
        0,
        0,
        1,
        soc_RMEP_MA_STATE_REFRESH_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RMEP_MA_STATE_REFRESH_INDEX_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a001600,
        0,
        0,
        1,
        soc_RMEP_MA_STATE_REFRESH_INDEX_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa0801ee,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010a00,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010b00,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36010800,
        0,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd08018e,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d1f,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e011f00,
        0,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d23,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd08018f,
        0,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010b00,
        0,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_BCM53540_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010a00,
        0,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010c00,
        0,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36010900,
        0,
        0,
        3,
        soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa0801ef,
        0,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d20,
        0,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e012000,
        0,
        0,
        3,
        soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d24,
        0,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa0801f0,
        0,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d21,
        0,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e012100,
        0,
        0,
        3,
        soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d25,
        0,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RMGVr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RMGV_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMGV_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMGV_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RMGV_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RMGV_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RMGV_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RMGV_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMGV_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RMGV_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RMGV_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RMGV_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RMGV_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RMGV_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMGV_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RMGV_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RMGV_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RMGV_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RMGV_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGV_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RMGV_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGV_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RMGV_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGV_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RMGV_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGV_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RMGV_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGV_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RMGV_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RMGV_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGV_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RMGV_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGV_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RMGV_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGV_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RMGV_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGV_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RMGV_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMGV_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMGV_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RMTUEr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RMTUE_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMTUE_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMTUE_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RMTUE_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RMTUE_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RMTUE_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RMTUE_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMTUE_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RMTUE_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RMTUE_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RMTUE_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RMTUE_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RMTUE_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMTUE_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RMTUE_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RMTUE_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RMTUE_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RMTUE_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RMTUE_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RMTUE_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RMTUE_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RMTUE_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RMTUE_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RMTUE_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RMTUE_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RMTUE_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RMTUE_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RMTUE_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RMTUE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMTUE_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROE_UDP_PORTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa00aa00,
        0,
        0,
        1,
        soc_QCN_CNM_PRP_DLF_COUNT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf810490c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a90c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811390c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM56260_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104904,
        0,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104900,
        0,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a900,
        0,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113900,
        0,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf810491c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a91c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811391c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_ERROR_LOG_ID_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811aa00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_INTERRUPT_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a408,
        0,
        0,
        5,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x807f11ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x807f11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x807f11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x807f11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113408,
        0,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00010f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM56150_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_IO_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00010f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ROM_S0_IDM_IO_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00010f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ICFG_ROM_STRAPS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ICFG_ROM_STRAPS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ICFG_ROM_STRAPS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104800,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROL_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113800,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_RESET_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_READ_ID_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8104804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ROM_S0_IDM_RESET_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18113804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf810480c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM56450_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811a80c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM56960_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88270_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88375_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88375_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88470_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88470_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88675_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88680_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88790_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ROM_S0_IDM_RESET_WRITE_ID_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM88950_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811380c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ROVRr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_ROVR_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROVR_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ROVR_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_ROVR_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_ROVR_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_ROVR_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ROVR_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ROVR_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_ROVR_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_ROVR_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_ROVR_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ROVR_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_ROVR_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ROVR_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_ROVR_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_ROVR_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_ROVR_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_ROVR_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_ROVR_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_ROVR_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_ROVR_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_ROVR_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_ROVR_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_ROVR_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_ROVR_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_ROVR_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVR_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_ROVR_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_ROVR_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_ROVR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ROVR_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RPARITYDr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RPARITYD_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84001000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC1r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC2r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC3r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC4r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC5r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC6r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x31,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC7r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC0_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC0_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC0_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFC0_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFC0_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFC0_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC0_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC0_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFC0_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFC0_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFC0_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC0_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFC0_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC0_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFC0_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFC0_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFC0_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFC0_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC0_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFC0_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFC0_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFC0_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFC0_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFC0_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFC0_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFC0_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC0_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC1_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC1_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC1_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFC1_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFC1_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFC1_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC1_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC1_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFC1_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFC1_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFC1_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC1_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFC1_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC1_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFC1_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFC1_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFC1_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFC1_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFC1_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFC1_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFC1_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFC1_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFC1_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFC1_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFC1_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC1_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC2_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC2_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC2_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFC2_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFC2_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFC2_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC2_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC2_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFC2_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFC2_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFC2_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC2_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFC2_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC2_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFC2_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFC2_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFC2_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFC2_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFC2_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFC2_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFC2_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFC2_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFC2_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFC2_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFC2_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC2_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC3_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC3_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC3_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFC3_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFC3_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFC3_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC3_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC3_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFC3_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFC3_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFC3_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC3_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFC3_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC3_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFC3_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFC3_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFC3_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFC3_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC3_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFC3_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFC3_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFC3_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFC3_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFC3_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFC3_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFC3_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC3_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC4_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC4_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC4_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFC4_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFC4_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFC4_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC4_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC4_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFC4_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFC4_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFC4_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC4_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFC4_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC4_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFC4_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFC4_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFC4_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFC4_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC4_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFC4_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFC4_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFC4_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFC4_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFC4_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFC4_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFC4_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC4_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC5_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC5_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC5_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFC5_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFC5_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFC5_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC5_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC5_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFC5_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFC5_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFC5_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC5_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFC5_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC5_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFC5_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFC5_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFC5_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFC5_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC5_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFC5_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFC5_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFC5_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC5_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFC5_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC5_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFC5_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFC5_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFC5_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC5_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC6_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC6_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC6_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFC6_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFC6_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFC6_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC6_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC6_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x31,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFC6_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFC6_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFC6_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC6_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFC6_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC6_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x31,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFC6_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFC6_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFC6_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFC6_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC6_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFC6_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC6_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFC6_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC6_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFC6_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC6_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFC6_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC6_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFC6_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFC6_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC6_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFC6_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC6_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC6_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x31,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC7_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC7_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC7_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFC7_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFC7_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFC7_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC7_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC7_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFC7_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFC7_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFC7_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC7_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFC7_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC7_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFC7_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFC7_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFC7_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFC7_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC7_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFC7_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC7_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFC7_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC7_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFC7_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC7_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFC7_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC7_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFC7_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFC7_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC7_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFC7_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC7_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC7_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x23,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF1r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x24,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF2r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x25,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF3r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x26,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF4r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x27,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF5r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x28,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF6r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x29,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF7r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x23,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFCOFF0_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x23,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF0_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x23,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x24,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFCOFF1_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x24,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x24,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x25,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFCOFF2_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x25,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x25,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x26,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFCOFF3_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x26,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF3_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x26,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x27,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFCOFF4_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x27,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF4_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x27,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x28,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFCOFF5_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x28,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF5_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF5_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF5_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x28,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x29,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFCOFF6_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x29,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF6_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF6_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF6_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF6_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF6_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF6_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF6_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x29,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPFCOFF7_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF7_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF7_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF7_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF7_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF7_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF7_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF7_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFCOFF_0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFCOFF_1r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFCOFF_2r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFCOFF_3r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFCOFF_4r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFCOFF_5r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFCOFF_6r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFCOFF_7r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFCOFF_0_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_0_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFCOFF_1_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_1_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFCOFF_2_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_2_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFCOFF_3_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_3_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFCOFF_4_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_4_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_4_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_4_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFCOFF_5_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_5_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_5_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_5_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFCOFF_6_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_6_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_6_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_6_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFCOFF_7_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_7_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_7_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFCOFF_7_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFC_0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFC_1r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFC_2r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFC_3r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFC_4r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFC_5r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFC_6r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPFC_7r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFC_0_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_0_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFC_1_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_1_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFC_2_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_2_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFC_3_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_3_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFC_4_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_4_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_4_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_4_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFC_5_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_5_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_5_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_5_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFC_6_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_6_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_6_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_6_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPFC_7_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_7_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_7_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPFC_7_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPKTr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPKT_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPKT_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPKT_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPKT_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPKT_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPKT_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPKT_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPKT_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPKT_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPKT_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPKT_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPKT_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPKT_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPKT_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPKT_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPKT_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPKT_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPKT_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPKT_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPKT_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPKT_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPKT_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPKT_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPKT_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPKT_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPKT_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPKT_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPKT_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPKT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPKT_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPOKr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPOK_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPOK_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPOK_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPOK_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPOK_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPOK_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPOK_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPOK_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPOK_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPOK_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPOK_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPOK_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPOK_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPOK_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPOK_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPOK_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPOK_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPOK_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPOK_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPOK_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPOK_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPOK_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPOK_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPOK_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPOK_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPOK_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPOK_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPOK_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPOK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPOK_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RPORTDr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000a,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPORTD_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94000f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RPORTD_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RPORTD_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RPORTD_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        10,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPORTD_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40003900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_RPORTD_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPORTD_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44003900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RPORTD_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPORTD_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000a00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPORTD_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000a00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPORTD_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000a00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPORTD_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000a00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RPORTD_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1100000a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RPORTD_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000a,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPORTD_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002a00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_RPORTD_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00000a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPORTD_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00000a,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPORTD_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000a00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPORTD_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000a00,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RPORTD_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPORTD_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000031,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPRMr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPRM_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPRM_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPRM_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RPRM_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RPRM_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RPRM_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPRM_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPRM_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RPRM_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RPRM_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPRM_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPRM_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPRM_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPRM_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RPRM_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RPRM_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RPRM_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RPRM_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRM_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RPRM_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RPRM_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RPRM_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RPRM_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RPRM_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RPRM_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRM_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPRM_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRM_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RPRM_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRM_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RPRM_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RPRM_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RPRM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPRM_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPROG0r */
        soc_block_list[130],
        soc_portreg,
        1,
        0,
        0x7500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPROG1r */
        soc_block_list[130],
        soc_portreg,
        1,
        0,
        0x7600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPROG2r */
        soc_block_list[130],
        soc_portreg,
        1,
        0,
        0x7700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RPROG3r */
        soc_block_list[130],
        soc_portreg,
        1,
        0,
        0x7800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPROG0_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x7500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPROG1_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x7600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPROG2_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x7700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RPROG3_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x7800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004600,
        0,
        0,
        4,
        soc_RQE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_MEMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016400,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RQE_DEBUG_FREE_LIST_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_MEM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016400,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RQE_DEBUG_FREE_LIST_MEM_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_MEM_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016400,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RQE_DEBUG_FREE_LIST_MEM_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_MEM_BCM56870_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e816400,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_RQE_DEBUG_FREE_LIST_MEM_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_MEM_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e816400,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RQE_DEBUG_FREE_LIST_MEM_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000004ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_MEM_BCM56970_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e816400,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RQE_DEBUG_FREE_LIST_MEM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000005ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_OOP_CLRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016500,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_OOP_CLR_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016500,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_OOP_CLR_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e816500,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_DEBUG_SAME_PORT_THDM_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026600,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_DEBUG_SAME_PORT_THDM_ERROR_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026600,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RQE_DEBUG_SAME_PORT_THDM_ERROR_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826600,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_DEBUG_SAME_PORT_THDM_ERROR_BCM56970_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826600,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_DEBUG_SAME_PORT_THDM_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_DEBUG_THDM_CHOKE_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026500,
        0,
        0,
        1,
        soc_RQE_DEBUG_THDM_CHOKE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_DEBUG_THDM_CHOKE_COUNTER_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026500,
        0,
        0,
        1,
        soc_TOP_UC_TAP_WRITE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RQE_DEBUG_THDM_CHOKE_COUNTER_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826500,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_TOP_UC_TAP_WRITE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_DEBUG_THDM_CHOKE_COUNTER_BCM56970_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826500,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_DEBUG_THDM_CHOKE_COUNTER_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_DEBUG_TM1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005000,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_DEBUG_TM2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005100,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_DEBUG_TM3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005200,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_DEBUG_TM4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005300,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_DEBUG_TM5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005400,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_DEBUG_TM6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005500,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_DEBUG_TM7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005600,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM8r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005700,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM9r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005800,
        0,
        0,
        1,
        soc_CMIC_LEDUP0_TM_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005000,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_DEBUG_TM1_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005000,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM2_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005100,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_DEBUG_TM2_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005100,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM3_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005200,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_DEBUG_TM3_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005200,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM4_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005300,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_DEBUG_TM4_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005300,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM5_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005400,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_DEBUG_TM5_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005400,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM6_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005500,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_DEBUG_TM6_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005500,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM7_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005600,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_DEBUG_TM7_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005600,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_DEBUG_TM8_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005700,
        0,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_DEBUG_TM9_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a005800,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080050,
        0,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080051,
        0,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080052,
        0,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080053,
        0,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080054,
        0,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080055,
        0,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080056,
        0,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_ENABLE_SINGLE_PACKET_MODEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026400,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_ENABLE_SINGLE_PACKET_MODE_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826400,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_ENABLE_THDM_PAUSEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026300,
        0,
        0,
        1,
        soc_LLS_CFG_ERR_BYTE_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_ENABLE_THDM_PAUSE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026300,
        0,
        0,
        1,
        soc_RQE_ENABLE_THDM_PAUSEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_ENABLE_THDM_PAUSE_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x2e026300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_ENABLE_THDM_PAUSEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_EN_COR_ERR_RPTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016600,
        0,
        0,
        4,
        soc_RQE_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RQE_EN_COR_ERR_RPT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016600,
        0,
        0,
        4,
        soc_RQE_EN_COR_ERR_RPT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_EN_COR_ERR_RPT_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92016600,
        0,
        0,
        8,
        soc_RQE_EN_COR_ERR_RPT_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RQE_EN_COR_ERR_RPT_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x2e016600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RQE_EN_COR_ERR_RPT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_EN_COR_ERR_RPT_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x2e016600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RQE_EN_COR_ERR_RPT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2208002d,
        0,
        0,
        4,
        soc_RQE_EXTQ_REPLICATION_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_COUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002f00,
        0,
        0,
        4,
        soc_RQE_EXTQ_REPLICATION_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_COUNT_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002f00,
        0,
        0,
        4,
        soc_RQE_EXTQ_REPLICATION_COUNT_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_COUNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002e00,
        0,
        0,
        4,
        soc_RQE_EXTQ_REPLICATION_COUNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_LIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2208002c,
        0,
        0,
        5,
        soc_RQE_EXTQ_REPLICATION_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x0000c400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_LIMIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002e00,
        0,
        0,
        5,
        soc_RQE_EXTQ_REPLICATION_LIMIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001bff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_LIMIT_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002e00,
        0,
        0,
        5,
        soc_RQE_EXTQ_REPLICATION_LIMIT_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000dff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_LIMIT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002d00,
        0,
        0,
        5,
        soc_RQE_EXTQ_REPLICATION_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000c400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_GLOBAL_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080000,
        0,
        0,
        6,
        soc_RQE_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_GLOBAL_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000000,
        0,
        0,
        7,
        soc_RQE_GLOBAL_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001fe03, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_GLOBAL_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000000,
        0,
        0,
        7,
        soc_RQE_GLOBAL_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_GLOBAL_DEBUG_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080040,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_GLOBAL_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_GLOBAL_DEBUG_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_GLOBAL_DEBUG_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_GLOBAL_DEBUG_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_GLOBAL_DEBUG_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_MAXBUCKETCONFIG_L0_Qr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x8a006000,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_RQE_MAXBUCKETCONFIG_L0_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_MAXBUCKETCONFIG_L0_Q_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x8a006000,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_RQE_MAXBUCKETCONFIG_L0_Q_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_MAXBUCKETCONFIG_L1_Qr */
        soc_block_list[4],
        soc_genreg,
        3,
        0,
        0x8a006c00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_RQE_MAXBUCKETCONFIG_L0_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_MAXBUCKETCONFIG_L1_Q_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        3,
        0,
        0x8a006c00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_RQE_MAXBUCKETCONFIG_L0_Q_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_MAXBUCKET_L0_Qr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x8a007000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RQE_MAXBUCKET_L0_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_MAXBUCKET_L0_Q_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x8a007000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RQE_MAXBUCKET_L0_Q_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_MAXBUCKET_L1_Qr */
        soc_block_list[4],
        soc_genreg,
        3,
        0,
        0x8a007c00,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RQE_MAXBUCKET_L0_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_MAXBUCKET_L1_Q_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        3,
        0,
        0x8a007c00,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RQE_MAXBUCKET_L0_Q_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_ENr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92012000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_EN_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92012000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_EN_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        11,
        0,
        0x2e012000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_EN_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        11,
        0,
        0x2e012000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_LIMIT_COUNTr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92018000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_MAX_SHAPER_LIMIT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_LIMIT_COUNT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92018000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_MAX_SHAPER_LIMIT_COUNT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_LIMIT_COUNT_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        11,
        0,
        0x2e818000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_MAX_SHAPER_LIMIT_COUNT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_RATEr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92013200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_MAX_SHAPER_RATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_RATE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92013200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_MAX_SHAPER_RATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_RATE_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        11,
        0,
        0x2e013200,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_MAX_SHAPER_RATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_RATE_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        11,
        0,
        0x2e013200,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_MAX_SHAPER_RATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92014400,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_MAX_SHAPER_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_THRESHOLD_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92014400,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_MAX_SHAPER_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_THRESHOLD_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        11,
        0,
        0x2e014400,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_MAX_SHAPER_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_THRESHOLD_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        11,
        0,
        0x2e014400,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_MAX_SHAPER_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_THRESHOLD_CLEARr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92020000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_THRESHOLD_CLEAR_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92020000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_THRESHOLD_CLEAR_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        11,
        0,
        0x2e820000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_MIRROR_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x22000001,
        0,
        0,
        8,
        soc_RQE_MIRROR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080028,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080029,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RQE_PARITYERRORPOINTER2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2208002a,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2208002b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002d00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002900,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER1_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002900,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002900,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER2_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002a00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RQE_PARITYERRORPOINTER2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER2_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002a00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RQE_PARITYERRORPOINTER2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002a00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RQE_PARITYERRORPOINTER2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER3_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002b00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER3_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002b00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002b00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER4_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002c00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER4_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002c00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER4_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002c00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER5_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002d00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RQE_PARITYERRORPOINTER5_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_PORT_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x22000000,
        0,
        0,
        3,
        soc_RQE_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_PP_PORT_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        170,
        0,
        0x8a010000,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_RQE_PP_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_PP_PORT_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        96,
        0,
        0x8a010000,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_RQE_PP_PORT_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_PP_PORT_CONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        32,
        0,
        0x8a010000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RQE_PP_PORT_CONFIG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_ENTRYr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92000000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_ENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_ENTRY_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92000000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_ENTRY_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_ENTRY_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92000000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_ENTRY_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_ENTRY_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        11,
        0,
        0x2e800000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_ENTRY_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_ENTRY_BCM56970_A0r */
        soc_block_list[124],
        soc_xpereg,
        11,
        0,
        0x2e800000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_ENTRY_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_HEADr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92001200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_HEADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_HEAD_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92001200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_HEAD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_HEAD_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92001200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_HEAD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_HEAD_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        11,
        0,
        0x2e801200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_HEAD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_HEAD_BCM56970_A0r */
        soc_block_list[124],
        soc_xpereg,
        11,
        0,
        0x2e801200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_HEAD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_TAILr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92002400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_HEADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_TAIL_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92002400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_HEAD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_TAIL_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92002400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_HEAD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_TAIL_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        11,
        0,
        0x2e802400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_HEAD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_TAIL_BCM56970_A0r */
        soc_block_list[124],
        soc_xpereg,
        11,
        0,
        0x2e802400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_PRIORITY_QUEUE_HEAD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_SCHEDULING_TYPEr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92003600,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_PRIORITY_SCHEDULING_TYPE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92003600,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_SCHEDULING_TYPE_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        11,
        0,
        0x2e003600,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_WERR_WEIGHTr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92006000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_PRIORITY_WERR_WEIGHT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92006000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_PRIORITY_WERR_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_WERR_WEIGHT_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        11,
        0,
        0x2e006000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_PRIORITY_WERR_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_QMGR_DEBUG0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004100,
        0,
        0,
        4,
        soc_RQE_QMGR_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_QMGR_DEBUG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004200,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_RQE_QMGR_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_QMGR_DEBUG2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004300,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_RQE_QMGR_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_QMGR_DEBUG3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004400,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_RQE_QMGR_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_QMGR_DEBUG4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004500,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_RQE_QMGR_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_QMGR_DEBUG0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004100,
        0,
        0,
        4,
        soc_RQE_QMGR_DEBUG0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_QMGR_DEBUG1_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004200,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_RQE_QMGR_DEBUG1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_QMGR_DEBUG2_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004300,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_RQE_QMGR_DEBUG2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_QMGR_DEBUG3_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004400,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_RQE_QMGR_DEBUG3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_QMGR_DEBUG4_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004500,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_RQE_QMGR_DEBUG4_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_QUEUE_OFFSETr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0x22080001,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RQE_QUEUE_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_QUEUE_OFFSET_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0x8a000100,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RQE_QUEUE_OFFSET_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_QUEUE_OFFSET_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0x8a000100,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RQE_QUEUE_OFFSET_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_REPLICATION_ENTRY_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92009000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_REPLICATION_ENTRY_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_REPLICATION_ENTRY_COUNT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92009000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_REPLICATION_ENTRY_COUNT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_REPLICATION_ENTRY_COUNT_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e809000,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_REPLICATION_ENTRY_COUNT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_REPLICATION_ENTRY_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92009200,
        0,
        0,
        1,
        soc_RQE_REPLICATION_ENTRY_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_REPLICATION_ENTRY_THRESHOLD_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92009200,
        0,
        0,
        1,
        soc_RQE_REPLICATION_ENTRY_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_REPLICATION_ENTRY_THRESHOLD_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x2e009200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_REPLICATION_ENTRY_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_REP_BUF_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92024c00,
        0,
        0,
        1,
        soc_RQE_REP_BUF_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_REP_BUF_THRESHOLD_BCM56970_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826800,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_REP_BUF_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000002e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_REP_BUF_WATERMARKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026100,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RQE_REP_BUF_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0)
    { /* SOC_REG_INT_RQE_REP_BUF_WATERMARK_BCM56370_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826100,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_REP_BUF_WATERMARK_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_REP_BUF_WATERMARK_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_REP_BUF_WATERMARK_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_REP_BUF_WATERMARK_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826100,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RQE_REP_BUF_WATERMARK_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_REP_BUF_WATERMARK_CLEARr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026200,
        0,
        0,
        2,
        soc_RQE_REP_BUF_WATERMARK_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0)
    { /* SOC_REG_INT_RQE_REP_BUF_WATERMARK_CLEAR_BCM56370_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_REP_BUF_WATERMARK_CLEAR_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_REP_BUF_WATERMARK_CLEAR_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026200,
        0,
        0,
        1,
        soc_RQE_REP_BUF_WATERMARK_CLEAR_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_REP_BUF_WATERMARK_CLEAR_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RQE_REP_BUF_WATERMARK_CLEAR_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SCHEDULER_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080011,
        0,
        0,
        6,
        soc_RQE_SCHEDULER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_SCHEDULER_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a001100,
        0,
        0,
        6,
        soc_RQE_SCHEDULER_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_SCHEDULER_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a001100,
        0,
        0,
        6,
        soc_RQE_SCHEDULER_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L0_QUEUEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x22080012,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_SCHEDULER_WEIGHT_L0_QUEUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L0_QUEUE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x8a001200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_SCHEDULER_WEIGHT_L0_QUEUE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L0_QUEUE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x8a001200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_SCHEDULER_WEIGHT_L0_QUEUE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L1_QUEUEr */
        soc_block_list[4],
        soc_genreg,
        3,
        0,
        0x22080022,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_SCHEDULER_WEIGHT_L0_QUEUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L1_QUEUE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        3,
        0,
        0x8a002200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_SCHEDULER_WEIGHT_L0_QUEUE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L1_QUEUE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        3,
        0,
        0x8a002200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RQE_SCHEDULER_WEIGHT_L0_QUEUE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SER_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080025,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_SER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_SER_COUNT_2BITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_SER_COUNT_2BITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_SER_COUNT_2BIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_SER_COUNT_2BIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_SER_COUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_SER_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_SER_COUNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RDE_SER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SER_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080027,
        0,
        0,
        7,
        soc_RQE_SER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RQE_SER_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002800,
        0,
        0,
        5,
        soc_RQE_SER_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_SER_MASK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002800,
        0,
        0,
        5,
        soc_RQE_SER_MASK_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_SER_MASK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002800,
        0,
        0,
        5,
        soc_RQE_SER_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SER_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080026,
        0,
        0,
        7,
        soc_RQE_SER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_SER_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002700,
        0,
        0,
        5,
        soc_RQE_SER_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_SER_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a002700,
        0,
        0,
        5,
        soc_RQE_SER_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_WERR_MAXSC_CLEARr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026000,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_WERR_MAXSC_CLEAR_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026000,
        0,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_WERR_MAXSC_CLEAR_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826000,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_EN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_WERR_MAXSC_RESETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026700,
        0,
        0,
        1,
        soc_RQE_WERR_MAXSC_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_WERR_MAXSC_RESET_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026700,
        0,
        0,
        1,
        soc_RQE_WERR_MAXSC_RESET_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_WERR_MAXSC_RESET_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e826700,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_WERR_MAXSC_RESET_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_WERR_WORKING_COUNTSr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92022000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_RQE_WERR_WORKING_COUNTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_WERR_WORKING_COUNTS_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92022000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_RQE_WERR_WORKING_COUNTS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_WERR_WORKING_COUNTS_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        11,
        0,
        0x2e822000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RQE_WERR_WORKING_COUNTS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_WERR_WORKING_COUNTS_CLEARr */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92024000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RQE_WERR_WORKING_COUNTS_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_WERR_WORKING_COUNTS_CLEAR_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        11,
        0,
        0x92024000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RQE_WERR_WORKING_COUNTS_CLEAR_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_WERR_WORKING_COUNTS_CLEAR_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        11,
        0,
        0x2e824000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RQE_WERR_WORKING_COUNTS_CLEAR_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_WORK_FIFO_CREDIT_COUNTr */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e809300,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_WORK_FIFO_CREDIT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_WORK_FIFO_ENTRY_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92009100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_WORK_FIFO_ENTRY_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_WORK_FIFO_ENTRY_COUNT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92009100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQE_WORK_FIFO_ENTRY_COUNT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RQE_WORK_FIFO_ENTRY_COUNT_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x2e809100,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RQE_WORK_FIFO_ENTRY_COUNT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RQE_WORK_FIFO_ENTRY_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92009300,
        0,
        0,
        1,
        soc_RQE_WORK_FIFO_ENTRY_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RQE_WORK_FIFO_ENTRY_THRESHOLD_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92009300,
        0,
        0,
        1,
        soc_RQE_WORK_FIFO_ENTRY_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_WORK_QUEUE_DEBUG_STATUSr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x22080030,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQE_WORK_QUEUE_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RQE_WORK_QUEUE_DEBUG_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x8a003000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQE_WORK_QUEUE_DEBUG_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RQE_WORK_QUEUE_DEBUG_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x8a003000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQE_WORK_QUEUE_DEBUG_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RQINQr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000044,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_AGING_STUCK_CONTEXTSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQP_AGING_STUCK_CONTEXTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_AGING_STUCK_CONTEXTS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RQP_AGING_STUCK_CONTEXTS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_BUBBLE_TRIGGERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x16c,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RQP_BUBBLE_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_BUBBLE_TRIGGER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RQP_BUBBLE_TRIGGER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_CELL_DECODER_DEBUG_COUNTERSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x148,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        5,
        soc_RQP_CELL_DECODER_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_CELL_DECODER_DEBUG_COUNTERS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_RQP_CELL_DECODER_DEBUG_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_CRC_DEBUG_COUNTERSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_RQP_CRC_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_CRC_DEBUG_COUNTERS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x136,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_RQP_CRC_DEBUG_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_CRPS_BUBBLE_REQ_CNTRr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x16b,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_CRPS_BUBBLE_REQ_CNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_CRPS_BUBBLE_REQ_CNTR_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x14e,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_CRPS_BUBBLE_REQ_CNTR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_CUP_DEBUG_COUNTERSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x14d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_RQP_CUP_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_CUP_DEBUG_COUNTERS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_RQP_CUP_DEBUG_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_DBG_CDC_ERR_MASK_DIS_CNTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x120,
        0,
        0,
        10,
        soc_RQP_DBG_CDC_ERR_MASK_DIS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_DBG_CDC_ERR_MASK_DIS_CNT_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x120,
        0,
        0,
        10,
        soc_RQP_DBG_CDC_ERR_MASK_DIS_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_DBG_CUP_ERR_MASK_DIS_CNTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x121,
        0,
        0,
        6,
        soc_RQP_DBG_CUP_ERR_MASK_DIS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_DBG_CUP_ERR_MASK_DIS_CNT_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x121,
        0,
        0,
        6,
        soc_RQP_DBG_CUP_ERR_MASK_DIS_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_DBG_PRP_SOP_DISCARD_MASK_DIS_CNTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x122,
        0,
        0,
        2,
        soc_RQP_DBG_PRP_SOP_DISCARD_MASK_DIS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_DBG_PRP_SOP_DISCARD_MASK_DIS_CNT_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x122,
        0,
        0,
        2,
        soc_RQP_DBG_PRP_SOP_DISCARD_MASK_DIS_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_DBG_SOURCE_MASK_DIS_CNTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x123,
        0,
        0,
        8,
        soc_RQP_DBG_SOURCE_MASK_DIS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_DBG_SOURCE_MASK_DIS_CNT_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x123,
        0,
        0,
        8,
        soc_RQP_DBG_SOURCE_MASK_DIS_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_ECC_1B_ERR_CNTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RQP_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_ECC_1B_ERR_CNT_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RQP_ECC_1B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_ECC_2B_ERR_CNTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RQP_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_ECC_2B_ERR_CNT_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RQP_ECC_2B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        21,
        soc_RQP_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        20,
        soc_RQP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        21,
        soc_RQP_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        20,
        soc_RQP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_ECC_INTERRUPT_REGISTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_RQP_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_ECC_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_RQP_ECC_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RQP_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RQP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RQP_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RQP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_EMR_BUBBLE_CONFIGURATIONr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x169,
        0,
        0,
        7,
        soc_RQP_EMR_BUBBLE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00600000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_EMR_BUBBLE_CONFIGURATION_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x14c,
        0,
        0,
        9,
        soc_RQP_EMR_BUBBLE_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x10600000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_EMR_DISCARDS_PACKET_COUNTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x175,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_DISCARDS_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_EMR_DISCARDS_PACKET_COUNTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x158,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_DISCARDS_PACKET_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_EMR_GENERAL_CONFIGURATIONr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        1,
        soc_RQP_EMR_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_EMR_GENERAL_CONFIGURATION_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x145,
        0,
        0,
        1,
        soc_RQP_EMR_GENERAL_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_EMR_MC_HIGH_DISCARDS_COUNTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x177,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_MC_HIGH_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_EMR_MC_HIGH_DISCARDS_COUNTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x15a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_MC_HIGH_DISCARDS_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_EMR_MC_HIGH_PACKET_COUNTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x171,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_MC_HIGH_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_EMR_MC_HIGH_PACKET_COUNTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_MC_HIGH_PACKET_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_EMR_MC_LOW_DISCARDS_COUNTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x179,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_MC_LOW_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_EMR_MC_LOW_DISCARDS_COUNTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x15c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_MC_LOW_DISCARDS_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_EMR_MC_LOW_PACKET_COUNTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x173,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_MC_LOW_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_EMR_MC_LOW_PACKET_COUNTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x156,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_MC_LOW_PACKET_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_EMR_TDM_PACKET_COUNTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x16d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_TDM_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_EMR_TDM_PACKET_COUNTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_TDM_PACKET_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_EMR_UNICAST_PACKET_COUNTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x16f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_UNICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_EMR_UNICAST_PACKET_COUNTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x152,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_EMR_UNICAST_PACKET_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RQP_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RQP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_ERPP_BUBBLE_REQ_CNTRr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x16a,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_ERPP_BUBBLE_REQ_CNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_ERPP_BUBBLE_REQ_CNTR_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x14d,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_ERPP_BUBBLE_REQ_CNTR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_ERROR_INITIATION_DATAr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RQP_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_FILETER_DEBUG_COUNTERSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x142,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        5,
        soc_RQP_FILETER_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_FILETER_DEBUG_COUNTERS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        4,
        soc_RQP_FILETER_DEBUG_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_FRF_FIFO_DEBUGr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        5,
        soc_RQP_FRF_FIFO_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_FRF_FIFO_DEBUG_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1ad,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        5,
        soc_RQP_FRF_FIFO_DEBUG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_GENERAL_RQP_CONFIGr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_64_BITS,
        0,
        11,
        soc_RQP_GENERAL_RQP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x10a03c14, 0x000003d0)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_GENERAL_RQP_CONFIG_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_64_BITS,
        0,
        11,
        soc_RQP_GENERAL_RQP_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x10a03c14, 0x000003d0)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_GENERAL_RQP_DEBUG_CONFIGr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x11f,
        0,
        0,
        22,
        soc_RQP_GENERAL_RQP_DEBUG_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00800080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_GENERAL_RQP_DEBUG_CONFIG_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x11f,
        0,
        0,
        22,
        soc_RQP_GENERAL_RQP_DEBUG_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_GTIMER_CONFIGURATIONr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_RQP_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_GTIMER_CONFIGURATION_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_RQP_GTIMER_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_GTIMER_CYCLEr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_RQP_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_GTIMER_CYCLE_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_RQP_GTIMER_CYCLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_INDIRECT_COMMANDr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RQP_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RQP_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RQP_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_INDIRECT_COMMAND_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RQP_INDIRECT_COMMAND_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RQP_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RQP_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RQP_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RQP_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RQP_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_INDIRECT_FORCE_BUBBLE_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RQP_INDIRECT_FORCE_BUBBLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_INTERRUPT_MASK_REGISTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        13,
        soc_RQP_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        13,
        soc_RQP_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_INTERRUPT_REGISTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        13,
        soc_RQP_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        13,
        soc_RQP_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_INTERRUPT_REGISTER_TESTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RQP_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RQP_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_LAST_CDC_1_HEADERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        17,
        soc_RQP_LAST_CDC_1_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_LAST_CDC_1_HEADER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        9,
        soc_RQP_LAST_CDC_1_HEADER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_LAST_CDC_HEADERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x124,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        17,
        soc_RQP_LAST_CDC_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_LAST_CDC_HEADER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x124,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        9,
        soc_RQP_LAST_CDC_HEADER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_LAST_CUP_INFOr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x13a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RQP_LAST_CUP_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_LAST_CUP_INFO_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RQP_LAST_CUP_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_LAST_PRP_SOP_HEADERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x13f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_RQP_LAST_PRP_SOP_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_LAST_PRP_SOP_HEADER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x12a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_RQP_LAST_PRP_SOP_HEADER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_LAST_PRP_TDM_HEADERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x13b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_RQP_LAST_PRP_TDM_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_LAST_REASSEMBLY_ERROR_MCIDr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x13e,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_RQP_LAST_REASSEMBLY_ERROR_MCIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_LAST_REASSEMBLY_ERROR_MCID_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_RQP_LAST_REASSEMBLY_ERROR_MCID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_MAXIMUM_AND_MINIMUM_PACKET_SIZEr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        2,
        soc_RQP_MAXIMUM_AND_MINIMUM_PACKET_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000010ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_MAXIMUM_AND_MINIMUM_PACKET_SIZE_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        2,
        soc_RQP_MAXIMUM_AND_MINIMUM_PACKET_SIZE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000010ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_MC_PRIORITY_LOOKUP_TABLEr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        1,
        soc_RQP_MC_PRIORITY_LOOKUP_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_MC_PRIORITY_LOOKUP_TABLE_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x144,
        0,
        0,
        1,
        soc_RQP_MC_PRIORITY_LOOKUP_TABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_MULTICAST_FIFOS_ALMOST_FULL_CONFIGr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x165,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_RQP_MULTICAST_FIFOS_ALMOST_FULL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x80a05014, 0x00501402)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_MULTICAST_FIFOS_ALMOST_FULL_CONFIG_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x148,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_RQP_MULTICAST_FIFOS_ALMOST_FULL_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x80a05014, 0x00501402)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_MULTICAST_FIFOS_CURR_LEVELr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x17b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RQP_MULTICAST_FIFOS_CURR_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_MULTICAST_FIFOS_CURR_LEVEL_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x15e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RQP_MULTICAST_FIFOS_CURR_LEVEL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_MULTICAST_FIFOS_DEPTHr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x163,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RQP_MULTICAST_FIFOS_DEPTHr_fields,
        SOC_RESET_VAL_DEC(0x0c010040, 0x00000030)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_MULTICAST_FIFOS_DEPTH_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x146,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RQP_MULTICAST_FIFOS_DEPTH_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0c010040, 0x00000030)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_MULTICAST_FIFOS_FULL_CONFIGr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x167,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RQP_MULTICAST_FIFOS_FULL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xc0305003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_MULTICAST_FIFOS_FULL_CONFIG_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x14a,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RQP_MULTICAST_FIFOS_FULL_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xc0305003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_MULTICAST_FIFOS_MAX_LEVELr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x17d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RQP_MULTICAST_FIFOS_MAX_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_MULTICAST_FIFOS_MAX_LEVEL_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x160,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RQP_MULTICAST_FIFOS_MAX_LEVEL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PACKET_REASSEMBLY_INTERRUPT_REGISTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        22,
        soc_RQP_PACKET_REASSEMBLY_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PACKET_REASSEMBLY_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        22,
        soc_RQP_PACKET_REASSEMBLY_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PACKET_REASSEMBLY_INTERRUPT_REGISTER_MASKr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        22,
        soc_RQP_PACKET_REASSEMBLY_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PACKET_REASSEMBLY_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        22,
        soc_RQP_PACKET_REASSEMBLY_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PARITY_ERR_CNTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RQP_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PARITY_ERR_CNT_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RQP_PARITY_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PAR_ERR_MEM_MASKr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RQP_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PAR_ERR_MEM_MASK_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        10,
        soc_RQP_PAR_ERR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_RQP_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_1r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_RQP_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_2r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_RQP_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_3r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_RQP_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_4r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_RQP_PCMI_4r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_0_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_RQP_PCMI_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_0_Sr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQP_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_0_S_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQP_PCMI_0_S_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_0_Tr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_RQP_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_0_T_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_RQP_PCMI_0_T_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_1_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_RQP_PCMI_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_1_Sr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQP_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_1_S_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQP_PCMI_1_S_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_1_Tr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_RQP_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_1_T_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_RQP_PCMI_1_T_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_2_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_RQP_PCMI_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_2_Sr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQP_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_2_S_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQP_PCMI_2_S_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_2_Tr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_RQP_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_2_T_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_RQP_PCMI_2_T_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_3_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_RQP_PCMI_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_3_Sr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQP_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_3_S_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQP_PCMI_3_S_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_3_Tr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_RQP_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_3_T_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_RQP_PCMI_3_T_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_4_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_RQP_PCMI_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_4_Sr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQP_PCMI_4_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_4_S_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RQP_PCMI_4_S_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PCMI_4_Tr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_RQP_PCMI_4_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PCMI_4_T_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_RQP_PCMI_4_T_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PKT_REAS_INT_REG_TESTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        1,
        soc_RQP_PKT_REAS_INT_REG_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PKT_REAS_INT_REG_TEST_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        1,
        soc_RQP_PKT_REAS_INT_REG_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRP_DEBUG_COUNTERSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        12,
        soc_RQP_PRP_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRP_DEBUG_COUNTERS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x138,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        8,
        soc_RQP_PRP_DEBUG_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_CELL_COUNTERSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1ce,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_RQP_PRS_CELL_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_CELL_COUNTERS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1b1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_RQP_PRS_CELL_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_CONFIGURATIONr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x182,
        SOC_REG_FLAG_64_BITS,
        0,
        12,
        soc_RQP_PRS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0xea554015, 0x00000200)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_CONFIGURATION_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x165,
        SOC_REG_FLAG_64_BITS,
        0,
        12,
        soc_RQP_PRS_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xea554015, 0x00000200)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_DEBUG_CONFIGURATIONr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x184,
        0,
        0,
        2,
        soc_RQP_PRS_DEBUG_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_DEBUG_CONFIGURATION_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        2,
        soc_RQP_PRS_DEBUG_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_DROP_CELL_CNTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1dd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_RQP_PRS_DROP_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_DROP_CELL_CNT_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1c0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_RQP_PRS_DROP_CELL_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_EGQ_COUNTERSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1d5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        5,
        soc_RQP_PRS_EGQ_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_EGQ_COUNTERS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1b8,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        5,
        soc_RQP_PRS_EGQ_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_FAB_EMPTY_COUNTERSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1da,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        3,
        soc_RQP_PRS_FAB_EMPTY_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_FAB_EMPTY_COUNTERS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1bd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        3,
        soc_RQP_PRS_FAB_EMPTY_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_FDA_COUNTERSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1d0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        5,
        soc_RQP_PRS_FDA_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_FDA_COUNTERS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        5,
        soc_RQP_PRS_FDA_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_FIFO_DEBUGr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        9,
        soc_RQP_PRS_FIFO_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_FIFO_DEBUG_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1aa,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        9,
        soc_RQP_PRS_FIFO_DEBUG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_INTERRUPT_REGISTERr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x17f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        5,
        soc_RQP_PRS_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x162,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        5,
        soc_RQP_PRS_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_INTERRUPT_REGISTER_MASKr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x180,
        0,
        0,
        5,
        soc_RQP_PRS_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x163,
        0,
        0,
        5,
        soc_RQP_PRS_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_INTERRUPT_REGISTER_TESTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x181,
        0,
        0,
        1,
        soc_RQP_PRS_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x164,
        0,
        0,
        1,
        soc_RQP_PRS_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_RQP_NOT_READYr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1c5,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_PRS_RQP_NOT_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_RQP_NOT_READY_AND_AFr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1c6,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_PRS_RQP_NOT_READY_AND_AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_RQP_NOT_READY_AND_AF_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1a9,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_PRS_RQP_NOT_READY_AND_AF_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_RQP_NOT_READY_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1a8,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_PRS_RQP_NOT_READY_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_PRS_SRC_CHANGE_CNTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1df,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_PRS_SRC_CHANGE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_PRS_SRC_CHANGE_CNT_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1c2,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_PRS_SRC_CHANGE_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RCM_DEBUGr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x11e,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_RQP_RCM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RCM_DEBUG_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x11e,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_RQP_RCM_DEBUG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RCM_DEBUG_COUNTERSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x143,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_RQP_RCM_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RCM_STATIC_CONFIGr */
        soc_block_list[189],
        soc_genreg,
        3,
        0,
        0x11b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RQP_RCM_STATIC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0007f800, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RCM_STATIC_CONFIG_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        3,
        0,
        0x11b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RQP_RCM_STATIC_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0007f800, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_REG_0041r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RQP_REG_0041r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_REG_0041_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RQP_REG_0041_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_REG_00A4r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        21,
        soc_RQP_REG_00A4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_REG_00A6r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        21,
        soc_RQP_REG_00A6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_REG_00AAr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_RQP_REG_00AAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_REG_00C2r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RQP_REG_00C2r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_REG_00C3r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xc3,
        0,
        0,
        3,
        soc_RQP_REG_00C3r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_REG_00C5r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xc5,
        0,
        0,
        7,
        soc_RQP_REG_00C5r_fields,
        SOC_RESET_VAL_DEC(0x00000409, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_REG_00C6r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xc6,
        0,
        0,
        4,
        soc_RQP_REG_00C6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_REG_00C2_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RQP_REG_00C2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_REG_00C3_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xc3,
        0,
        0,
        3,
        soc_RQP_REG_00C3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_REG_00C5_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xc5,
        0,
        0,
        7,
        soc_RQP_REG_00C5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000409, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_REG_00C6_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xc6,
        0,
        0,
        4,
        soc_RQP_REG_00C6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RELEASE_STUCK_CONTEXTr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x11a,
        0,
        0,
        1,
        soc_RQP_RELEASE_STUCK_CONTEXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RELEASE_STUCK_CONTEXT_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x11a,
        0,
        0,
        1,
        soc_RQP_RELEASE_STUCK_CONTEXT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RESERVED_MIRROR_ADDRr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RQP_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RESERVED_MTCDr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RQP_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RESERVED_MTCD_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RQP_RESERVED_MTCD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RESERVED_MTCPr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RQP_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RESERVED_MTCP_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RQP_RESERVED_MTCP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RESERVED_SPARE_0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RQP_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RESERVED_SPARE_1r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RQP_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RESERVED_SPARE_2r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RQP_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RESERVED_SPARE_3r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RQP_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RESERVED_SPARE_0_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RQP_RESERVED_SPARE_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RESERVED_SPARE_1_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RQP_RESERVED_SPARE_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RESERVED_SPARE_2_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RQP_RESERVED_SPARE_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RESERVED_SPARE_3_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RQP_RESERVED_SPARE_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RQP_AGING_CONFIGr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RQP_RQP_AGING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0800002b, 0x00004000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RQP_AGING_CONFIG_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RQP_RQP_AGING_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0800002b, 0x00004000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_RQP_BLOCK_INIT_STATUSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RQP_RQP_BLOCK_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_RQP_BLOCK_INIT_STATUS_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RQP_RQP_BLOCK_INIT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_SBUS_BROADCAST_IDr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RQP_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_SBUS_BROADCAST_ID_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RQP_SBUS_BROADCAST_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_SBUS_LAST_IN_CHAINr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RQP_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_SBUS_LAST_IN_CHAIN_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RQP_SBUS_LAST_IN_CHAIN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_SOURCE_IS_JR_2_BITMAP_1023_512r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RQP_SOURCE_IS_JR_2_BITMAP_1023_512r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_SOURCE_IS_JR_2_BITMAP_1023_512_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x178,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RQP_SOURCE_IS_JR_2_BITMAP_1023_512_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_SOURCE_IS_JR_2_BITMAP_1535_1024r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1a5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RQP_SOURCE_IS_JR_2_BITMAP_1535_1024r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_SOURCE_IS_JR_2_BITMAP_1535_1024_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x188,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RQP_SOURCE_IS_JR_2_BITMAP_1535_1024_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_SOURCE_IS_JR_2_BITMAP_2047_1536r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x1b5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RQP_SOURCE_IS_JR_2_BITMAP_2047_1536r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_SOURCE_IS_JR_2_BITMAP_2047_1536_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x198,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RQP_SOURCE_IS_JR_2_BITMAP_2047_1536_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_SOURCE_IS_JR_2_BITMAP_511_0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RQP_SOURCE_IS_JR_2_BITMAP_511_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_SOURCE_IS_JR_2_BITMAP_511_0_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RQP_SOURCE_IS_JR_2_BITMAP_511_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_SPECIAL_CLOCK_CONTROLSr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_RQP_SPECIAL_CLOCK_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RQP_TDM_GENERAL_CONFIGURATIONr */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        4,
        soc_RQP_TDM_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RQP_TDM_GENERAL_CONFIGURATION_BCM88690_B0r */
        soc_block_list[189],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        4,
        soc_RQP_TDM_GENERAL_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_RRBYTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RRBYT_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RBYT_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RRBYT_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RRBYT_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RRBYT_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RRBYT_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RRBYT_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RRBYT_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RRBYT_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RRBYT_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RRBYT_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RRBYT_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x38,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RRBYT_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RRBYT_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RRBYT_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RRBYT_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RRBYT_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x9e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_RRBYT_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x9e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RRBYT_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RRBYT_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RRBYT_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x9e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RRBYT_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x63,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RRBYT_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x9f,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RRBYT_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x38,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RRBYT_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x38,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RRBYT_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RRBYT_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RRBYT_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RRBYT_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RRBYT_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RRBYT_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RRBYT_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RRBYT_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RRBYT_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RRBYT_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RRBYT_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RRBYT_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RRBYT_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RRBYT_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRBYT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RRBYT_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x38,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RREPLYr */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RRPKTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RRPKT_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RRPKT_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RRPKT_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RRPKT_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RRPKT_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RRPKT_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RRPKT_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RRPKT_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RRPKT_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RRPKT_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RRPKT_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x35,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RRPKT_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RRPKT_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RRPKT_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RRPKT_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x9b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_RRPKT_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x9b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RRPKT_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RRPKT_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RRPKT_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x9b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RRPKT_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RRPKT_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RRPKT_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x35,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RRPKT_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x35,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RRPKT_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RRPKT_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RRPKT_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RRPKT_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RRPKT_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RRPKT_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RRPKT_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RRPKT_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RRPKT_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RRPKT_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RRPKT_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RRPKT_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RRPKT_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RRPKT_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RRPKT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RRPKT_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x35,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RR_COUNTER_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000400,
        0,
        0,
        1,
        soc_MOD_FIFO_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RR_COUNTER_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000500,
        0,
        0,
        1,
        soc_MOD_FIFO_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RSCHCRCr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x33,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x33,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RSCHCRC_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_XLMIB_RSCHCRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x33,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RSCHCRC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x33,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL1_MISC_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a001700,
        0,
        0,
        1,
        soc_RSEL1_MISC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RSEL1_RAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080c80,
        0,
        0,
        6,
        soc_RSEL1_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd080162,
        0,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43030000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_RSEL1_RAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL0_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73000000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL0_64_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73020000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL0_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73000000,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL0_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73000000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL0_64_PIPE0_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73020000,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL1_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73010000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        10,
        soc_RSEL1_RAM_DBGCTRL1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL1_64_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73030000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        11,
        soc_RSEL1_RAM_DBGCTRL1_64_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL1_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73010000,
        SOC_REG_FLAG_64_BITS,
        0,
        10,
        soc_RSEL1_RAM_DBGCTRL1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL1_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73010000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        10,
        soc_RSEL1_RAM_DBGCTRL1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL1_64_PIPE0_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73030000,
        SOC_REG_FLAG_64_BITS,
        0,
        11,
        soc_RSEL1_RAM_DBGCTRL1_64_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x37010000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        8,
        soc_RSEL1_RAM_DBGCTRL2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73040000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47010000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_BCM56670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47010000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47010000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73020000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        8,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43010000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83010000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43010000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43010000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43010000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43010000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE0_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73040000,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE0_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73020000,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83010000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x73020000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        8,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83010000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83010000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83010000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL2_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43020000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47020000,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_RSEL1_RAM_DBGCTRL3_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_BCM56670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47020000,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_RSEL1_RAM_DBGCTRL3_64_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47020000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_RSEL1_RAM_DBGCTRL3_64_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83020000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL3_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43020000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43020000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43020000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43020000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83020000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL3_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83020000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL3_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83020000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL3_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL3_64_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83020000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL3_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47030000,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_RSEL1_RAM_DBGCTRL4_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_64_BCM56670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47030000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL4_64_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83030000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_RSEL1_RAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43030000,
        0,
        0,
        14,
        soc_RSEL1_RAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43030000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_RSEL1_RAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43030000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_RSEL1_RAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43030000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_RSEL1_RAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83030000,
        0,
        0,
        14,
        soc_RSEL1_RAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83030000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_RSEL1_RAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83030000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_RSEL1_RAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL4_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83030000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_RSEL1_RAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa0801d5,
        0,
        0,
        3,
        soc_RSEL1_RAM_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d06,
        0,
        0,
        3,
        soc_RSEL1_RAM_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d07,
        0,
        0,
        11,
        soc_RSEL1_RAM_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010400,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010500,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010600,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x37000000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        17,
        soc_RSEL1_RAM_DBGCTRL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010100,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010100,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_2_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd080162,
        0,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36010100,
        0,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010100,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010100,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd080185,
        0,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d01,
        0,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010100,
        0,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a010300,
        0,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d05,
        0,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010200,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010200,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_3_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010200,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010200,
        0,
        0,
        1,
        soc_RSEL1_RAM_DBGCTRL_3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d02,
        0,
        0,
        8,
        soc_RSEL1_RAM_DBGCTRL_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010200,
        0,
        0,
        8,
        soc_RSEL1_RAM_DBGCTRL_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a010400,
        0,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_4_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010300,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_4_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010300,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_4_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010300,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_4_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_4_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d03,
        0,
        0,
        10,
        soc_RSEL1_RAM_DBGCTRL_4_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_4_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010300,
        0,
        0,
        10,
        soc_RSEL1_RAM_DBGCTRL_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_5_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010400,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_5_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_5_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010400,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_5_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47000000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x47000000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43000000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83000000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43000000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43000000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43000000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43000000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83000000,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83000000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83000000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x83000000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL1_RAM_DBGCTRL_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_6_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010500,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_6_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_7_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010600,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_7_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010000,
        0,
        0,
        1,
        soc_RSEL1_RAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32010000,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd080161,
        0,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36010000,
        0,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010000,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010000,
        0,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd080184,
        0,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d00,
        0,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e010000,
        0,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa0801d4,
        0,
        0,
        8,
        soc_RSEL1_RAM_DBGCTRL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a010200,
        0,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080d04,
        0,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RSEL2_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53050000,
        0,
        0,
        1,
        soc_RSEL2_CAM_DBGCTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RSEL2_CAM_DBGCTRL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f050000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        8,
        soc_RSEL2_CAM_DBGCTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f050000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RSEL2_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f050000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_RSEL2_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f050000,
        0,
        0,
        2,
        soc_RSEL2_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f050000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RSEL2_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f050000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RSEL2_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f050000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RSEL2_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_PIPE0_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f050000,
        0,
        0,
        8,
        soc_RSEL2_CAM_DBGCTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f050000,
        0,
        0,
        3,
        soc_RSEL2_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_PIPE1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f050000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        8,
        soc_RSEL2_CAM_DBGCTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f050000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_RSEL2_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f050000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_RSEL2_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRL_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f050000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_RSEL2_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL2_HW_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36003100,
        0,
        0,
        2,
        soc_RSEL2_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RSEL2_HW_CONTROL_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36003100,
        0,
        0,
        1,
        soc_RSEL2_HW_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c06,
        0,
        0,
        6,
        soc_RSEL2_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd080213,
        0,
        0,
        5,
        soc_RSEL2_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080d02,
        0,
        0,
        9,
        soc_RSEL2_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010100,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_CONTROL_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010100,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_CONTROL_2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080d01,
        0,
        0,
        11,
        soc_RSEL2_RAM_CONTROL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010100,
        0,
        0,
        9,
        soc_RSEL2_RAM_CONTROL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36010100,
        0,
        0,
        15,
        soc_RSEL2_RAM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080d01,
        0,
        0,
        11,
        soc_RSEL2_RAM_CONTROL_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_3_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010200,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_CONTROL_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_3_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010200,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_RSEL2_RAM_CONTROL_3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_3_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080d02,
        0,
        0,
        7,
        soc_RSEL2_RAM_CONTROL_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_3_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010200,
        0,
        0,
        7,
        soc_RSEL2_RAM_CONTROL_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_3_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36010200,
        0,
        0,
        8,
        soc_RSEL2_RAM_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x10080172,
        0,
        0,
        6,
        soc_RSEL2_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f040000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43010000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        18,
        soc_RSEL2_RAM_DBGCTRL2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53020000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_BCM56670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53020000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53020000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f010000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f010000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f010000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f010000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f010000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f010000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f010000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_PIPE0_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f010000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f010000,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_PIPE1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f010000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f010000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f010000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f010000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RSEL2_RAM_DBGCTRL2_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f020000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53030000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL3_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53030000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL3_64_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f020000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL3_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f020000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_RSEL2_RAM_DBGCTRL3_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f020000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f020000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f020000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f020000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_PIPE0_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f020000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL3_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f020000,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_RSEL2_RAM_DBGCTRL3_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_PIPE1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f020000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL3_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f020000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_RSEL2_RAM_DBGCTRL3_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f020000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_RSEL2_RAM_DBGCTRL3_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL3_64_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f020000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_RSEL2_RAM_DBGCTRL3_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f030000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL4_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f030000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53040000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_BCM56670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53040000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53040000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f030000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f030000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        8,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f030000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL4_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f030000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL4_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f030000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL4_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f030000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL4_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE0_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f030000,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE0_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f030000,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f030000,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f030000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f030000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        8,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f030000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        8,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL4_64_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f030000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        8,
        soc_RSEL2_RAM_DBGCTRL4_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f040000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        16,
        soc_RSEL2_RAM_DBGCTRL5_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f040000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        17,
        soc_RSEL2_RAM_DBGCTRL5_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f040000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f040000,
        0,
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f040000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f040000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f040000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE0_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f040000,
        0,
        0,
        16,
        soc_RSEL2_RAM_DBGCTRL5_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE0_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f040000,
        0,
        0,
        17,
        soc_RSEL2_RAM_DBGCTRL5_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f040000,
        0,
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f040000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        17,
        soc_RSEL2_RAM_DBGCTRL5_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f040000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f040000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL5_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f040000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e010100,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RSEL2_RAM_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x43000000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        20,
        soc_RSEL2_RAM_DBGCTRL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_1_BCM53540_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e010100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RSEL2_RAM_DBGCTRL_1_BCM53540_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_1_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e010100,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f000000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53010000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53010000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f000000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f000000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f000000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f000000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f000000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f000000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4f000000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE0_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f000000,
        0,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE0_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f000000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f000000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x7f000000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f000000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f000000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8f000000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e010000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM53540_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e010000,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_RSEL2_RAM_DBGCTRL_BCM53540_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e010000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1008017a,
        0,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42010000,
        0,
        0,
        3,
        soc_RSEL2_RAM_DBGCTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e010000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_RAM_DBGCTRL_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x100801a6,
        0,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080d00,
        0,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010000,
        0,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd080212,
        0,
        0,
        6,
        soc_RSEL2_RAM_DBGCTRL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36010000,
        0,
        0,
        6,
        soc_RSEL2_RAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080d00,
        0,
        0,
        6,
        soc_RSEL2_RAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RSEL2_RAM_LP_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010300,
        0,
        0,
        5,
        soc_RSEL2_RAM_LP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RSEL2_RAM_LP_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a010300,
        0,
        0,
        5,
        soc_RSEL2_RAM_LP_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RSEL2_XOR_MEMORY_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53000000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RSEL2_XOR_MEMORY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RSEL2_XOR_MEMORY_DEBUG_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53000000,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RSEL2_XOR_MEMORY_DEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RSEL_RAM_DBGCTRL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1a010300,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_ADAPT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RSEL_RAM_DBGCTRL_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1a010300,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_ADAPT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RSEL_RAM_DBGCTRL_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1a010300,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_ADAPT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RSEL_RAM_DBGCTRL_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1a010300,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_ADAPT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RSEL_RAM_DBGCTRL_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1a010300,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_ADAPT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RSEL_RAM_DBGCTRL_64_PIPE4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1a010300,
        SOC_REG_FLAG_64_BITS |
                          (4 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_ADAPT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RSEL_RAM_DBGCTRL_64_PIPE5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1a010300,
        SOC_REG_FLAG_64_BITS |
                          (5 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_ADAPT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RSEL_RAM_DBGCTRL_64_PIPE6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1a010300,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_ADAPT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RSEL_RAM_DBGCTRL_64_PIPE7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1a010300,
        SOC_REG_FLAG_64_BITS |
                          (7 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_ADAPT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTOP_DROPr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000048,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_BCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800000d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_BC_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800001b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_MCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800000e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_MC_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800001c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_UCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800000f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_UC_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800001d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_RSV_READr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x304,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RSV_READr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RSV_READ_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x304,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RSV_READr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTAG7_BASED_HASH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a010e00,
        0,
        0,
        2,
        soc_RTAG7_BASED_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_BASED_HASH_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a010800,
        0,
        0,
        2,
        soc_RTAG7_BASED_HASH_CONTROL_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508061f,
        0,
        0,
        2,
        soc_RTAG7_FCOE_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001f00,
        0,
        0,
        2,
        soc_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002100,
        0,
        0,
        2,
        soc_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001f00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa080d23,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e012800,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011500,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a010f00,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011500,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e012900,
        0,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa080d24,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTR_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011600,
        0,
        0,
        3,
        soc_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011600,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa080d25,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACK_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011700,
        0,
        0,
        3,
        soc_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011700,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_PORT_HASH_CONTROL_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e012700,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208062b,
        0,
        0,
        16,
        soc_RTAG7_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080619,
        0,
        0,
        10,
        soc_RTAG7_HASH_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508061a,
        0,
        0,
        6,
        soc_RTAG7_HASH_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16005400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RTAG7_HASH_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000e00,
        SOC_REG_FLAG_64_BITS,
        0,
        48,
        soc_RTAG7_HASH_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001800,
        SOC_REG_FLAG_64_BITS,
        0,
        26,
        soc_RTAG7_HASH_CONTROL_2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_64_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001800,
        SOC_REG_FLAG_64_BITS,
        0,
        26,
        soc_RTAG7_HASH_CONTROL_2_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_64_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001900,
        SOC_REG_FLAG_64_BITS,
        0,
        28,
        soc_RTAG7_HASH_CONTROL_2_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e002100,
        0,
        0,
        10,
        soc_RTAG7_HASH_CONTROL_2_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000500,
        0,
        SOC_REG_FLAG_CCH,
        26,
        soc_RTAG7_HASH_CONTROL_2_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080619,
        0,
        0,
        11,
        soc_RTAG7_HASH_CONTROL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001b00,
        0,
        0,
        23,
        soc_RTAG7_HASH_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56770_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        26,
        soc_RTAG7_HASH_CONTROL_2_BCM56770_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56840_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080619,
        0,
        0,
        14,
        soc_RTAG7_HASH_CONTROL_2_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        26,
        soc_RTAG7_HASH_CONTROL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        26,
        soc_RTAG7_HASH_CONTROL_2_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        24,
        soc_RTAG7_HASH_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        26,
        soc_RTAG7_HASH_CONTROL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        12,
        soc_RTAG7_HASH_CONTROL_2_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000e00,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        36,
        soc_RTAG7_HASH_CONTROL_3_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_64_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe000b00,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        36,
        soc_RTAG7_HASH_CONTROL_3_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e004500,
        0,
        0,
        6,
        soc_RTAG7_HASH_CONTROL_3_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001900,
        0,
        0,
        14,
        soc_RTAG7_HASH_CONTROL_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000600,
        0,
        0,
        6,
        soc_RTAG7_HASH_CONTROL_3_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001900,
        0,
        0,
        14,
        soc_RTAG7_HASH_CONTROL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001a00,
        0,
        0,
        14,
        soc_RTAG7_HASH_CONTROL_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001c00,
        0,
        0,
        6,
        soc_RTAG7_HASH_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_RTAG7_HASH_CONTROL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_RTAG7_HASH_CONTROL_3_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_RTAG7_HASH_CONTROL_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_4_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000700,
        0,
        0,
        4,
        soc_RTAG7_HASH_CONTROL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_4_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16005400,
        0,
        0,
        4,
        soc_RTAG7_HASH_CONTROL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_4_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RTAG7_HASH_CONTROL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_4_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a002100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RTAG7_HASH_CONTROL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_4_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e002200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_RTAG7_HASH_CONTROL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_64_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000e00,
        SOC_REG_FLAG_64_BITS,
        0,
        48,
        soc_RTAG7_HASH_CONTROL_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000c00,
        SOC_REG_FLAG_64_BITS,
        0,
        48,
        soc_RTAG7_HASH_CONTROL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000c00,
        SOC_REG_FLAG_64_BITS,
        0,
        28,
        soc_RTAG7_HASH_CONTROL_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208002b,
        0,
        0,
        26,
        soc_RTAG7_HASH_CONTROL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000400,
        SOC_REG_FLAG_64_BITS,
        0,
        44,
        soc_RTAG7_HASH_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x02000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208062c,
        SOC_REG_FLAG_64_BITS,
        0,
        28,
        soc_RTAG7_HASH_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffbfffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa002c00,
        SOC_REG_FLAG_64_BITS,
        0,
        45,
        soc_RTAG7_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208002b,
        0,
        0,
        24,
        soc_RTAG7_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208002c,
        0,
        0,
        26,
        soc_RTAG7_HASH_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000c00,
        SOC_REG_FLAG_64_BITS,
        0,
        46,
        soc_RTAG7_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208062b,
        0,
        0,
        24,
        soc_RTAG7_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208062c,
        SOC_REG_FLAG_64_BITS,
        0,
        34,
        soc_RTAG7_HASH_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa002c00,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        45,
        soc_RTAG7_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000400,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        44,
        soc_RTAG7_HASH_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x02000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e000300,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        45,
        soc_RTAG7_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000300,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        45,
        soc_RTAG7_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6002300,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        33,
        soc_RTAG7_HASH_CONTROL_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_Ar */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16003100,
        0,
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001900,
        0,
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004300,
        0,
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe000c00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_Br */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16003200,
        0,
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001a00,
        0,
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004400,
        0,
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe000d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_DLB_HGTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080679,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMPr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xd080602,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMP_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xd080000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMP_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xa080000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMP_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xb080600,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMP_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xb080600,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_ECMP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMP_BCM56840_B0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xb080600,
        SOC_REG_FLAG_ARRAY,
        0,
        5,
        soc_RTAG7_HASH_ECMP_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTAG7_HASH_ENTROPY_LABELr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xf080672,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_RTAG7_HASH_ENTROPY_LABELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080624,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080625,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080626,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080627,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080628,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e003100,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000b00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x608000d,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000800,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000b00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000c00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080024,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508000c,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000a00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508060c,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe000e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e003d00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000c00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x608000e,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000900,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000c00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000d00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080025,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508000d,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000b00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508060d,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000d00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe000f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e002500,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000d00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x608000f,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000a00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000d00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000e00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080026,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508000e,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000c00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508060e,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000e00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_4_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080027,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e004100,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000e00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6080010,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000b00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000e00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000f00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080028,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508000f,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000d00,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508060f,
        0,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000f00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNKr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xe08063c,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x1108003c,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xe08004c,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xf08068a,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xf08064c,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08063f,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108003f,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08004f,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08068d,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08064f,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_LBIDr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xb08060a,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_LBID_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xd080006,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_LBID_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xa080006,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_LBID_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xb08060a,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_LBID_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xb080606,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTAG7_HASH_MPLS_ECMPr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xb080608,
        SOC_REG_FLAG_ARRAY,
        0,
        5,
        soc_RTAG7_HASH_MPLS_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_PLFSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08063e,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_PLFS_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108003e,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_PLFS_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08004e,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_PLFS_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08068c,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_PLFS_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08064e,
        0,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_Ar */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080629,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e004900,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001400,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6080016,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001400,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001500,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080029,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080015,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001600,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080615,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000a00,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000a00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000a00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001100,
        (4 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001100,
        (5 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001100,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001100,
        (7 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE0_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001f00,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000a00,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE0_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001100,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001f00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000a00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE1_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001100,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000a00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE2_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001100,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_PIPE3_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_Br */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208062a,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e004d00,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001500,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6080017,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001500,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001600,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208002a,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080016,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001700,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080616,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a002000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000b00,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000b00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000b00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001200,
        (4 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001200,
        (5 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001200,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001200,
        (7 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE0_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a002000,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000b00,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE0_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001200,
        0,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a002000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000b00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE1_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001200,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000b00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE2_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001200,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_PIPE3_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x22000400,
        0,
        0,
        14,
        soc_RTAG7_HASH_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e005100,
        0,
        0,
        11,
        soc_RTAG7_HASH_SEL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a000200,
        0,
        0,
        14,
        soc_RTAG7_HASH_SEL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a002200,
        0,
        0,
        22,
        soc_RTAG7_HASH_SEL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a000200,
        0,
        0,
        14,
        soc_RTAG7_HASH_SEL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000800,
        0,
        0,
        21,
        soc_RTAG7_HASH_SEL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a000800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        21,
        soc_RTAG7_HASH_SEL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        21,
        soc_RTAG7_HASH_SEL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a002100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        22,
        soc_RTAG7_HASH_SEL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a002a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        17,
        soc_RTAG7_HASH_SEL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e002b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        18,
        soc_RTAG7_HASH_SEL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_RTAG7_HASH_SEL_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RTAG7_HASH_TRILL_ECMPr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xb080623,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_ECMP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_TRILL_ECMP_BCM56840_B0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xb080623,
        SOC_REG_FLAG_ARRAY,
        0,
        5,
        soc_RTAG7_HASH_ECMP_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_TRUNKr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xe08063a,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x1108003a,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xe08004a,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xf080688,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xe080610,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508061b,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508061c,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e002900,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001a00,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001400,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001a00,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001b00,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001d00,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e002d00,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001b00,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001500,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001b00,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001c00,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001e00,
        0,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508061d,
        0,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x508061e,
        0,
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e003500,
        0,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001c00,
        0,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001600,
        0,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001c00,
        0,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001d00,
        0,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001f00,
        0,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001d00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e003900,
        0,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001d00,
        0,
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001700,
        0,
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001d00,
        0,
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001e00,
        0,
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002000,
        0,
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001e00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001400,
        0,
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001b00,
        0,
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004500,
        0,
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001500,
        0,
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001c00,
        0,
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004600,
        0,
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001c00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001c00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001c00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080014,
        0,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001300,
        0,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6080015,
        0,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001100,
        0,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001300,
        0,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001400,
        0,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001300,
        0,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080614,
        0,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080013,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001200,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6080014,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001000,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001200,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001300,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001200,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080613,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16005200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002600,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000f00,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002600,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16005200,
        0,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080010,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000f00,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6080011,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000d00,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000f00,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001000,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000e00,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080610,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16000f00,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002500,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000c00,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002500,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16005100,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16005100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000c00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080011,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001000,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6080012,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000e00,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001000,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001100,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001000,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080611,
        0,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a000600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e000600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080012,
        0,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001100,
        0,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6080013,
        0,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001200,
        0,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001100,
        0,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004800,
        0,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16001100,
        0,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080612,
        0,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDED_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001300,
        0,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDED_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDED_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe001a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a010e00,
        0,
        0,
        1,
        soc_RTAG7_PORT_BASED_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011200,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e012a00,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011200,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a010c00,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1e012b00,
        0,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011300,
        0,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_STATUS_INTR_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011300,
        0,
        0,
        3,
        soc_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011400,
        0,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_STATUS_NACK_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a011400,
        0,
        0,
        3,
        soc_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_ROCEV1_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003f00,
        0,
        0,
        2,
        soc_RTAG7_ROCEV1_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_ROCEV2_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa004100,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RTAG7_ROCEV2_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080621,
        0,
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002100,
        0,
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002300,
        0,
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080622,
        0,
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002200,
        0,
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002400,
        0,
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080620,
        0,
        0,
        2,
        soc_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002000,
        0,
        0,
        2,
        soc_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002200,
        0,
        0,
        2,
        soc_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16005500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003900,
        0,
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001d00,
        0,
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16005500,
        0,
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a002200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e002300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16005600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003b00,
        0,
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001e00,
        0,
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16005600,
        0,
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a001e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a002300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e002400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80c50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81c50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82c50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83c50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84c50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85c50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86c50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87c50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88c50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89c50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ac50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8bc50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8cc50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8dc50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ec50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8fc50,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80c52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81c52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82c52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83c52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84c52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85c52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86c52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87c52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88c52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89c52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ac52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8bc52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8cc52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8dc52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ec52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8fc52,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSZ1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80224,
        0,
        0,
        2,
        soc_RTPTSZ1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSZ2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80226,
        0,
        0,
        1,
        soc_RTPTSZ2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVEDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x170,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_RECEIVED_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ACL_VECTORr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x76,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ACL_VECTOR_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_VECTOR_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ACL_VECTOR_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x22c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ACL_VECTOR_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKSr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x234,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTER_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x149,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_PIPE_0_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x239,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_PIPE_0_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_PIPE_1_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x23e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_PIPE_1_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_PIPE_2_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x243,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_PIPE_2_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_REGISTER_PRIMr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_REGISTER_PRIMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_REGISTER_SCNDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALLOWED_LINKS_REGISTER_SCNDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ALL_MUL_DROP_THr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9b,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RTP_ALL_MUL_DROP_THr_fields,
        SOC_RESET_VAL_DEC(0x08000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALL_MUL_DROP_TH_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x264,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RTP_ALL_MUL_DROP_TH_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x08000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_AND_GROUP_REACHABLE_CFGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x111,
        0,
        0,
        5,
        soc_RTP_ALL_REACHABLE_AND_GROUP_REACHABLE_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00107f04, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f7f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_CFGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20b,
        0,
        0,
        7,
        soc_RTP_ALL_REACHABLE_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0003f804, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffff1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_CFG_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x110,
        0,
        0,
        4,
        soc_RTP_ALL_REACHABLE_CFG_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007f7f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_OVERRIDEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALL_REACHABLE_OVERRIDEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_OVERRIDE_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_ALL_REACHABLE_OVERRIDE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_VECTORr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x72,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ALL_REACHABLE_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_VECTOR_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x13a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ALL_REACHABLE_VECTOR_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_VECTOR_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x226,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_ALL_REACHABLE_VECTOR_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ALRC_EXCLUDEr */
        soc_block_list[57],
        soc_genreg,
        8,
        0,
        0xb8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_ALRC_EXCLUDEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ALRC_EXCLUDE_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        16,
        0,
        0x112,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_ALRC_EXCLUDE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALRC_EXCLUDE_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        16,
        0,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_ALRC_EXCLUDE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_AUTO_DOC_NAME_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_RTP_AUTO_DOC_NAME_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_CRH_INTERRUPT_MASK_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        2,
        0,
        0x19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_RTP_CRH_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_CRH_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x115,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_RTP_CRH_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_CRH_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        2,
        0,
        0x9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        4,
        soc_RTP_CRH_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_CRH_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x105,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_RTP_CRH_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_CRH_INTERRUPT_REGISTER_TESTr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x165,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_RTP_CRH_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECIr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECI_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECI_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECI_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECI_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECI_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECI_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECI_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECI_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECI_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECI_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECI_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECI_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECI_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECI_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECI_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECI_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECI_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECI_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPA_ECC_ERR_1B_INITIATEr */
        soc_block_list[57],
        soc_genreg,
        16,
        0,
        0x2bf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_RTP_DRHPA_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPA_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[57],
        soc_genreg,
        16,
        0,
        0x295,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_RTP_DRHPA_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPA_ECC_ERR_2B_INITIATEr */
        soc_block_list[57],
        soc_genreg,
        16,
        0,
        0x2aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_RTP_DRHPA_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPA_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[57],
        soc_genreg,
        16,
        0,
        0x27f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_RTP_DRHPA_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPB_ECC_ERR_1B_INITIATEr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x2cf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHPB_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPB_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x2a5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHPB_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPB_ECC_ERR_2B_INITIATEr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x2ba,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHPB_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPB_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x28f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHPB_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHP_DROPPED_LOW_MULr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x9d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHP_DROPPED_LOW_MULr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_DROPPED_LOW_MUL_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x266,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHP_DROPPED_LOW_MUL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHP_INTERRUPT_MASK_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_RTP_DRHP_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x111,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_RTP_DRHP_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHP_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_RTP_DRHP_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x101,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        5,
        soc_RTP_DRHP_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_INTERRUPT_REGISTER_TESTr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x161,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_RTP_DRHP_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_MCSFF_HIT_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x26a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHP_MCSFF_HIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHP_UNREACHABLEMULTICASTINFOr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x8f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHP_UNREACHABLEMULTICASTINFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_UNREACHABLEMULTICASTINFO_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x25d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHP_UNREACHABLEMULTICASTINFO_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHS_DROPPED_LOW_MULr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0xa1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHS_DROPPED_LOW_MULr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHS_INTERRUPT_MASK_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x15,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_RTP_DRHS_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHS_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_RTP_DRHS_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHS_UNREACHABLEMULTICASTINFOr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0x93,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_RTP_DRHS_UNREACHABLEMULTICASTINFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa5,
        0,
        0,
        4,
        soc_RTP_DRH_LOAD_BALANCING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x081023f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_FAULT_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa7,
        0,
        0,
        2,
        soc_RTP_DRH_LOAD_BALANCING_FAULT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_GENERAL_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x271,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_RTP_DRH_LOAD_BALANCING_GENERAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x0000ffff)
        SOC_RESET_MASK_DEC(0x000007ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_LEVEL_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x26e,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RTP_DRH_LOAD_BALANCING_LEVEL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x11008ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_LEVEL_OPTIMIZATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x270,
        0,
        0,
        2,
        soc_RTP_DRH_LOAD_BALANCING_LEVEL_OPTIMIZATIONr_fields,
        SOC_RESET_VAL_DEC(0xffff0080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_OPTIMIZATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        3,
        soc_RTP_DRH_LOAD_BALANCING_OPTIMIZATIONr_fields,
        SOC_RESET_VAL_DEC(0xffff0080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRH_LP_REPLICATION_CTRLr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x27b,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_RTP_DRH_LP_REPLICATION_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00e00000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_1B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RTP_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RTP_ECC_1B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1e0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_CCS_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        4,
        soc_RTP_ECC_1B_ERR_CNT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_BRDC_CCS_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1c,
        0,
        0,
        1,
        soc_RTP_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_RTP_ECC_1B_ERR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_2B_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RTP_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RTP_ECC_2B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_CCS_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        4,
        soc_RTP_ECC_2B_ERR_CNT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_BRDC_CCS_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1d,
        0,
        0,
        1,
        soc_RTP_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xd,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_RTP_ECC_2B_ERR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_Br */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x2be,
        0,
        0,
        4,
        soc_RTP_ECC_ERR_1B_INITIATE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        1,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f2,
        SOC_REG_FLAG_64_BITS,
        0,
        36,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88750_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f2,
        SOC_REG_FLAG_64_BITS,
        0,
        44,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        10,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        26,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        5,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        5,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1e8,
        SOC_REG_FLAG_64_BITS,
        0,
        36,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88750_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1e8,
        SOC_REG_FLAG_64_BITS,
        0,
        44,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        10,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        30,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_Br */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x2a9,
        0,
        0,
        4,
        soc_RTP_ECC_ERR_2B_INITIATE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        1,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f0,
        SOC_REG_FLAG_64_BITS,
        0,
        36,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88750_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f0,
        SOC_REG_FLAG_64_BITS,
        0,
        44,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        10,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        26,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        3,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        5,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        5,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1e6,
        SOC_REG_FLAG_64_BITS,
        0,
        36,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88750_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1e6,
        SOC_REG_FLAG_64_BITS,
        0,
        44,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        10,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        30,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_DCH_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASK_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_CCS_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TEST_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_CCS_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_DCL_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RTP_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RTP_ERROR_INITIATION_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RTP_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RTP_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RTP_ERROR_INITIATION_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RTP_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RTP_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RTP_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RTP_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1eb,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CCS_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_RTP_ERROR_INITIATION_DATA_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_CCS_ERROR_INITIATION_DATA_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x177,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x178,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x179,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x196,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19b,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19c,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19d,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19e,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x190,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x190,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x190,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x190,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x190,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x190,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x190,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x190,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x190,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x190,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19b,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19b,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19b,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19b,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19b,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19b,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19b,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19b,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19b,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19c,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19c,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19c,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19c,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19c,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19c,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19c,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19c,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19c,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19d,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19d,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19d,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19d,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19d,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19d,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19d,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19d,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19d,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19e,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19e,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19e,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19e,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19e,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19e,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19e,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19e,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19e,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x191,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x177,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x191,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x191,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x191,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x191,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x177,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x177,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x191,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x191,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x191,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x191,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x191,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x178,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x178,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x178,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x193,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x179,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x193,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x193,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x193,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x193,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x179,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x179,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x193,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x193,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x193,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x193,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x193,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x196,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x196,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x196,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x196,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x196,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x196,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x196,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x196,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x196,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_EXTERNAL_PADS_VALUEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTP_EXTERNAL_PADS_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_FE_GLOBAL_FE_DEST_IDS_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xf6,
        0,
        0,
        4,
        soc_RTP_FE_GLOBAL_FE_DEST_IDS_1r_fields,
        SOC_RESET_VAL_DEC(0x007f97f8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_FE_GLOBAL_FE_DEST_IDS_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xf7,
        0,
        0,
        4,
        soc_RTP_FE_GLOBAL_FE_DEST_IDS_2r_fields,
        SOC_RESET_VAL_DEC(0x007fb7fa, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_FE_GLOBAL_FE_DEST_IDS_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xf8,
        0,
        0,
        4,
        soc_RTP_FE_GLOBAL_FE_DEST_IDS_3r_fields,
        SOC_RESET_VAL_DEC(0x007fd7fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_FE_GLOBAL_FE_DEST_IDS_4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xf9,
        0,
        0,
        4,
        soc_RTP_FE_GLOBAL_FE_DEST_IDS_4r_fields,
        SOC_RESET_VAL_DEC(0x007ff7fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_FE_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xf4,
        0,
        0,
        4,
        soc_RTP_FE_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_FORCE_LINK_INTEGRITY_DOWNr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_FORCE_LINK_INTEGRITY_DOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_FORCE_LINK_INTEGRITY_UPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x122,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_FORCE_LINK_INTEGRITY_UPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_MASK_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1b,
        0,
        0,
        3,
        soc_RTP_GENERAL_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_MASK_REGISTER_BCM88754_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1b,
        0,
        0,
        2,
        soc_RTP_GENERAL_INTERRUPT_MASK_REGISTER_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_MASK_REGISTER_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        5,
        soc_RTP_GENERAL_INTERRUPT_MASK_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x119,
        0,
        0,
        3,
        soc_RTP_GENERAL_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_RTP_GENERAL_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_REGISTER_BCM88754_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb,
        SOC_REG_FLAG_INTERRUPT,
        0,
        2,
        soc_RTP_GENERAL_INTERRUPT_REGISTER_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_REGISTER_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_RTP_GENERAL_INTERRUPT_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x109,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_RTP_GENERAL_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_REGISTER_TESTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x169,
        0,
        0,
        1,
        soc_RTP_GENERAL_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_REGISTER_TEST_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        1,
        soc_RTP_GENERAL_INTERRUPT_REGISTER_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_FE_DEST_IDS_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xf6,
        0,
        0,
        4,
        soc_DCH_GLOBAL_FE_DEST_IDS_1r_fields,
        SOC_RESET_VAL_DEC(0x007fd7fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_FE_DEST_IDS_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xf7,
        0,
        0,
        4,
        soc_DCH_GLOBAL_FE_DEST_IDS_2r_fields,
        SOC_RESET_VAL_DEC(0x007ff7fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RTP_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_CFG_2_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RTP_GLOBAL_GENERAL_CFG_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_CFG_2_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RTP_GLOBAL_GENERAL_CFG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_CFG_2_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RTP_GLOBAL_GENERAL_CFG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_CFG_2_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        3,
        soc_RTP_GLOBAL_GENERAL_CFG_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_CFG_2_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        3,
        soc_RTP_GLOBAL_GENERAL_CFG_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_CFG_2_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RTP_GLOBAL_GENERAL_CFG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_CFG_2_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RTP_GLOBAL_GENERAL_CFG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xf4,
        0,
        0,
        8,
        soc_DCH_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_RTP_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONS_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_RTP_GLOBAL_MEM_OPTIONS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_RTP_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_RTP_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_RTP_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_RTP_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_RTP_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_RTP_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONS_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RTP_GLOBAL_MEM_OPTIONS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONS_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        3,
        soc_DCH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_GPD_MODE_DETECT_INFOr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x165,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_GPD_MODE_DETECT_INFOr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_GRACEFUL_POWER_DOWN_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x163,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_RTP_GRACEFUL_POWER_DOWN_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x07d08961, 0x0000c350)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_RTP_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_RTP_GTIMER_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_RTP_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_RTP_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RTP_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_RTP_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_RTP_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_RTP_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_RTP_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_RTP_GTIMER_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x56,
        0,
        0,
        3,
        soc_CCS_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_RTP_GTIMER_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_CCS_GTIMER_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CYCLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_RTP_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CYCLE_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_RTP_GTIMER_CYCLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_GTIMER_CYCLE_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_RTP_GTIMER_CYCLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_GTIMER_TRIGGERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_GTIMER_TRIGGER_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_GTIMER_TRIGGER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_GTIMER_TRIGGER_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x57,
        0,
        0,
        1,
        soc_CCS_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GTIMER_TRIGGER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_BRDC_CCS_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMANDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        2,
        soc_ECI_INDIRECT_COMMAND_ADDRESS_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_RTP_INDIRECT_COMMAND_ADDRESS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_DCL_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x40,
        0,
        0,
        5,
        soc_ECI_INDIRECT_COMMAND_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_RTP_INDIRECT_COMMAND_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_DCL_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x42,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_ECI_INDIRECT_COMMAND_DATA_INCREMENT_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_DCL_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x30,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_RD_DATA_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_DCL_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEM_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_DCL_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATA_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_DCL_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_RTP_INDIRECT_FORCE_BUBBLE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_DCL_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        4,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        4,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        4,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        5,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        5,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        4,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        4,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        4,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        4,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        4,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        14,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        10,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        4,
        soc_RTP_INTERRUPT_REGISTER_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        4,
        soc_RTP_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        4,
        soc_RTP_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_RTP_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_RTP_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        4,
        soc_RTP_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        4,
        soc_RTP_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        4,
        soc_RTP_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        4,
        soc_RTP_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        4,
        soc_RTP_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        14,
        soc_RTP_INTERRUPT_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_RTP_INTERRUPT_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        10,
        soc_RTP_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TESTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_RTP_INTERRUPT_REGISTER_TEST_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_CCS_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_RTP_LINK_BUNDLE_BITMAPr */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0xa7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_RTP_LINK_BUNDLE_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r */
        soc_block_list[57],
        soc_genreg,
        4,
        0,
        0xa8,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_RTP_LINK_BUNDLE_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_LINK_INTEGRITY_VECTORr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x6a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_INTEGRITY_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_LINK_INTEGRITY_VECTOR_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_INTEGRITY_VECTOR_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_LINK_INTEGRITY_VECTOR_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x21c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_INTEGRITY_VECTOR_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_VECTORr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x6e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_STATE_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_VECTOR_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_STATE_VECTOR_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_VECTOR_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LINK_STATE_VECTOR_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACLr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_LOCAL_ROUTE_CONFIGURATIONSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        1,
        soc_RTP_LOCAL_ROUTE_CONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_LOW_PR_MULTHr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x99,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RTP_LOW_PR_MULTHr_fields,
        SOC_RESET_VAL_DEC(0x08000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_LOW_PR_MULTH_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x262,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RTP_LOW_PR_MULTH_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x08000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_LOW_PR_MUL_CTRLr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_RTP_LOW_PR_MUL_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_LOW_PR_MUL_CTRL_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x261,
        0,
        0,
        7,
        soc_RTP_LOW_PR_MUL_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEXr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x167,
        0,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_MCLBT_GROUP_STATIC_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_MCLBT_GROUP_STATIC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_MIN_NUM_OF_LINKS_PER_FAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        0,
        0,
        2,
        soc_RTP_MIN_NUM_OF_LINKS_PER_FAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_MIRROR_ADDRESSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_MIRROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_MIRROR_ADDRESS_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_MIRROR_ADDRESS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_MIRROR_ADDRESS_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_MIRROR_ADDRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MIRROR_ADDRESS_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_MIRROR_ADDRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_MNOL_DROP_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x16c,
        0,
        0,
        1,
        soc_RTP_MNOL_DROP_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_MNOL_GCI_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x16d,
        0,
        0,
        1,
        soc_RTP_MNOL_GCI_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_MULICAST_ALLOWED_LINKS_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x8a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_MULICAST_ALLOWED_LINKS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_MULICAST_ALLOWED_LINKS_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x257,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_MULICAST_ALLOWED_LINKS_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        4,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000023, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        4,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000023, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003e3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000003e3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        4,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000023, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        4,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000023, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        4,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000023, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTER_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        4,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000023, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTER_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        4,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000023, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        4,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000023, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UPr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_MODE_SELECTIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x66,
        0,
        0,
        3,
        soc_RTP_MULTICAST_MODE_SELECTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000131, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_MODE_SELECTION_BCM88754_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x66,
        0,
        0,
        4,
        soc_RTP_MULTICAST_MODE_SELECTION_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0131, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_MODE_SELECTION_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10c,
        0,
        0,
        2,
        soc_RTP_MULTICAST_MODE_SELECTION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_MODE_SELECTION_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        4,
        soc_RTP_MULTICAST_MODE_SELECTION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNT_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_PARITY_ERR_CNT_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNT_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_PARITY_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNT_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_PARITY_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNT_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1e4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTP_PARITY_ERR_CNT_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATE_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_INITIATE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATE_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATE_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATE_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1f4,
        0,
        0,
        30,
        soc_RTP_PAR_ERR_INITIATE_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1e,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xe,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_RTP_PAR_ERR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASK_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_MEM_MASK_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASK_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASK_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RTP_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASK_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1ea,
        0,
        0,
        30,
        soc_RTP_PAR_ERR_MEM_MASK_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_RTP_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_RTP_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_RTP_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_RTP_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_0_Sr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTP_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_0_Tr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_RTP_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_1_Sr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTP_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_1_Tr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_RTP_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_2_Sr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTP_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_2_Tr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_RTP_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_3_Sr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTP_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_PCMI_3_Tr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_RTP_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RMr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_A_FOR_RMr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RM_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_A_FOR_RM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RM_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_A_FOR_RM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RM_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_A_FOR_RM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RM_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_A_FOR_RM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RM_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_A_FOR_RM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RM_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_A_FOR_RM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RM_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_A_FOR_RM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RM_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_A_FOR_RM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RM_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_A_FOR_RM_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RMr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_B_FOR_RMr_fields,
        SOC_RESET_VAL_DEC(0xfffc0000, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RM_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_B_FOR_RM_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xfffc0000, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RM_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_B_FOR_RM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xfffc0000, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RM_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_B_FOR_RM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xfffc0000, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RM_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_B_FOR_RM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RM_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_B_FOR_RM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RM_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_B_FOR_RM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xfffc0000, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RM_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_B_FOR_RM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RM_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_B_FOR_RM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RM_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_PIPE_ID_B_FOR_RM_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x248,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_CLEAR_LINKS_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_REACHABILITY_CLEAR_LINKS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x15b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x252,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x24d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTER_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x155,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x61,
        SOC_REG_FLAG_64_BITS,
        0,
        11,
        soc_RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x09ffffc5, 0x00000003)
        SOC_RESET_MASK_DEC(0xfbffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATION_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        21,
        soc_RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATION_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x201,
        SOC_REG_FLAG_64_BITS,
        0,
        12,
        soc_RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x09ffffc5, 0x00000003)
        SOC_RESET_MASK_DEC(0xfbffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x60,
        0,
        0,
        4,
        soc_RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000201, 0x00000000)
        SOC_RESET_MASK_DEC(0x80013f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATION_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x02001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATION_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x200,
        0,
        0,
        6,
        soc_RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008001, 0x00000000)
        SOC_RESET_MASK_DEC(0xe01fff1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_REG_0041r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_REG_0041r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0049r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x49,
        0,
        0,
        2,
        soc_RTP_REG_0049r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0050r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x50,
        0,
        0,
        1,
        soc_ECI_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0051r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x51,
        0,
        0,
        1,
        soc_ECI_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0052r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x52,
        0,
        0,
        1,
        soc_ECI_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0054r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x54,
        0,
        0,
        2,
        soc_DRCA_REG_0085_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0058r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x58,
        0,
        0,
        1,
        soc_BRDC_FSRD_REG_0058r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0063r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x63,
        0,
        0,
        1,
        soc_RTP_REG_0063r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0067r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x67,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_REG_0067r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0069r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x69,
        0,
        0,
        4,
        soc_RTP_REG_0069r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000071f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0074r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x74,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_DCH_REG_00F1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_REG_0086r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_REG_0090r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_REG_0091r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_REG_0092r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_REG_0093r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0097r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x97,
        0,
        0,
        1,
        soc_DCH_REG_00F5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_REG_0098r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RTP_REG_0098r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_REG_0162r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_REG_0162r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0203r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        1,
        soc_RTP_REG_0203r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000100, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0273r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x273,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_REG_0273r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0003ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0275r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x275,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_REG_0275r_fields,
        SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x0000aaaa)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0277r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x277,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_REG_0277r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x00005555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0279r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x279,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_REG_0279r_fields,
        SOC_RESET_VAL_DEC(0x33333333, 0x00333333)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_REG_0041_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_RTP_REG_0041_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_005Ar */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x5a,
        0,
        0,
        8,
        soc_RTP_REG_005Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000413f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_RTP_REG_005A_BCM88750_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x5a,
        0,
        0,
        8,
        soc_RTP_REG_005A_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000413f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_REG_0086_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0086_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_REG_0086_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0086_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_0086_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0086_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_REG_0090_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0090_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_REG_0090_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0090_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_0090_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0090_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_REG_0091_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0091_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_REG_0091_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0091_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_0091_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0091_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_REG_0092_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0092_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_REG_0092_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0092_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_REG_0093_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0093_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_REG_0093_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0093_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_0093_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_REG_0093_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_REG_0098_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_RTP_REG_0098_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_REG_00A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RTP_REG_00A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_REG_00A4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        5,
        soc_RTP_REG_00A4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_REG_00A6r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        5,
        soc_RTP_REG_00A6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_REG_00A0_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_RTP_REG_00A0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_REG_00AAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_RTP_REG_00AAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_REG_00AEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_RTP_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_REG_00AFr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_RTP_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_REG_00AF_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_RTP_REG_00AF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_00AF_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_RTP_REG_00AF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_REG_00C0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        1,
        soc_RTP_REG_00C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_REG_00C2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RTP_REG_00C2r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_REG_00C4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        3,
        soc_RTP_REG_00C4r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_REG_00C0_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        1,
        soc_RTP_REG_00C0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_REG_00C0_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        1,
        soc_RTP_REG_00C0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_00C0_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        1,
        soc_RTP_REG_00C0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_REG_00C2_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_RTP_REG_00C2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_REG_00C4_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        3,
        soc_RTP_REG_00C4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_REG_00CFr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        1,
        soc_RTP_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00004000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_REG_00CF_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        1,
        soc_RTP_REG_00CF_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00004000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_REG_00CF_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        1,
        soc_RTP_REG_00CF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00004000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_00CF_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        1,
        soc_RTP_REG_00CF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00004000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_REG_0162_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_REG_0162_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_REG_0162_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_REG_0162_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_0162_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_REG_0162_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_01FAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x1fa,
        0,
        0,
        6,
        soc_CCS_REG_01FAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_10r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_RTP_RESERVED_10r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_14r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x229,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_RESERVED_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_15r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x231,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_RESERVED_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_RESERVED_10_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x109,
        0,
        0,
        1,
        soc_RTP_RESERVED_10_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_RESERVED_14_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x13d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTP_RESERVED_14_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_RESERVED_15_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x146,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_RTP_RESERVED_15_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDRr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDR_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_RTP_RESERVED_MIRROR_ADDR_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MIRROR_ADDR_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_CCS_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCD_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCD_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCD_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCD_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_RTP_RESERVED_MTCD_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCP_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_RTP_RESERVED_MTCP_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCP_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        18,
        soc_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_DCH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_0_Sr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_0_Tr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_1_Sr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_1_Tr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_2_Sr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_2_Tr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_4_Sr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_BRDC_DCH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_4_Tr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_DCH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_CCS_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_CCS_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_CCS_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_CCS_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x162,
        0,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        7,
        soc_RTP_RTP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x000000c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fef, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        10,
        soc_RTP_RTP_ENABLE_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x81000390, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        7,
        soc_RTP_RTP_ENABLE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fef, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        10,
        soc_RTP_RTP_ENABLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x81000390, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        10,
        soc_RTP_RTP_ENABLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x81000390, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        10,
        soc_RTP_RTP_ENABLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x21000390, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        10,
        soc_RTP_RTP_ENABLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x21000390, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        7,
        soc_RTP_RTP_ENABLE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fef, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        7,
        soc_RTP_RTP_ENABLE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fef, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        10,
        soc_RTP_RTP_ENABLE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x81000390, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        10,
        soc_RTP_RTP_ENABLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x81000390, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        0,
        0,
        11,
        soc_RTP_RTP_ENABLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x81000390, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        SOC_REG_FLAG_64_BITS,
        0,
        12,
        soc_RTP_RTP_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x7d000390, 0x00001810)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00001fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x160,
        SOC_REG_FLAG_64_BITS,
        0,
        12,
        soc_RTP_RTP_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x7d000390, 0x00001810)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00001fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_IDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_ID_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88750_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x55,
        0,
        0,
        1,
        soc_DRCA_SBUS_BROADCAST_ID_BCM83207_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_RTP_SBUS_BROADCAST_ID_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_DCMC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAINr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_8206_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM8206_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM8206_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88470_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88675_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88690_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_RTP_SBUS_LAST_IN_CHAIN_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_CCS_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTP_SCH_LINK_UP_CALCr */
        soc_block_list[57],
        soc_genreg,
        49,
        0,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_RTP_SCH_LINK_UP_CALCr_fields,
        SOC_RESET_VAL_DEC(0x00000024, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_SPARE_REGISTER_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_RTP_SPARE_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_SPARE_REGISTER_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x53,
        0,
        0,
        2,
        soc_CCS_SPARE_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTP_SPECIAL_CLOCK_CONTROLSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_RTP_SPECIAL_CLOCK_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_UNICAST_ROUTE_UPDATE_DIRTYr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x64,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_UNICAST_ROUTE_UPDATE_DIRTYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_UNICAST_ROUTE_UPDATE_DIRTY_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_UNICAST_ROUTE_UPDATE_DIRTY_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_UNICAST_ROUTE_UPDATE_DIRTY_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RTP_UNICAST_ROUTE_UPDATE_DIRTY_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_UNICAST_TABLE_LAST_UPDATEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x8e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTP_UNICAST_TABLE_LAST_UPDATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTP_UNICAST_TABLE_LAST_UPDATE_BCM88790_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x161,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTP_UNICAST_TABLE_LAST_UPDATE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_UNICAST_TABLE_LAST_UPDATE_BCM88950_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        0x25c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTP_UNICAST_TABLE_LAST_UPDATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RTRFUr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x21,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RTRFU_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RTRFU_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RTRFU_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RTRFU_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTRFU_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RTRFU_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RTRFU_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTRFU_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x21,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RTRFU_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RTRFU_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RTRFU_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTRFU_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTRFU_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTRFU_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x21,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RTRFU_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x42100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RTRFU_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTRFU_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RTRFU_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFU_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RTRFU_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFU_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RTRFU_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFU_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RTRFU_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFU_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RTRFU_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFU_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RTRFU_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTRFU_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFU_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTRFU_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFU_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RTRFU_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFU_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RTRFU_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFU_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RTRFU_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTRFU_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RTRFU_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x21,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTSECPr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8022a,
        0,
        0,
        1,
        soc_RTSECPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTSFPHCr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80228,
        0,
        0,
        2,
        soc_RTSFPHCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTSGCFGr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80220,
        0,
        0,
        4,
        soc_RTSGCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9408,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9428,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_1r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9448,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_2r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9468,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_3r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9488,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_4r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_5r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_6r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_7r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9408,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9408,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9408,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9408,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9428,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9428,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9428,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9428,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9448,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9448,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9448,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9448,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9468,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9468,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9468,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9468,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9488,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9488,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9488,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9488,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_DMAC_PL330_CC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CC_7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e8,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_DMAC_PL330_CC_7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9104,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e910c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9114,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e911c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9124,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e912c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9134,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e913c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9104,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9104,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9104,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9104,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e910c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e910c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e910c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e910c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9114,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9114,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9114,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9114,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e911c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e911c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e911c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e911c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9124,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9124,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9124,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9124,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e912c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e912c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e912c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e912c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9134,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9134,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9134,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9134,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e913c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e913c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CPC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e913c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CPC7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e913c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CPC7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e00,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RTS_DMAC_PL330_CR0r_fields,
        SOC_RESET_VAL_DEC(0x003ff071, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff07f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e04,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_DMAC_PL330_CR1r_fields,
        SOC_RESET_VAL_DEC(0x000000f5, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e08,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CR3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e10,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CR4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e00,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_DMAC_PL330_CR0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff071, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff07f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e00,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_DMAC_PL330_CR0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff071, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff07f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e00,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RTS_DMAC_PL330_CR0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff071, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff07f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e00,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RTS_DMAC_PL330_CR0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x003ff071, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff07f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e04,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_DMAC_PL330_CR1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f5, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e04,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_DMAC_PL330_CR1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f5, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e04,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_DMAC_PL330_CR1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f5, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e04,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_DMAC_PL330_CR1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000f5, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e08,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CR2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e08,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CR2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e08,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CR2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e08,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CR2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CR3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CR3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CR3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CR3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e10,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CR4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e10,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_CR4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e10,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CR4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CR4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e10,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_CR4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CRDNr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e14,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RTS_DMAC_PL330_CRDNr_fields,
        SOC_RESET_VAL_DEC(0x0ff73733, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CRDN_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e14,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_DMAC_PL330_CRDN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ff73733, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CRDN_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e14,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_DMAC_PL330_CRDN_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ff73733, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff7f7f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CRDN_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e14,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_DMAC_PL330_CRDN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ff73733, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff7f7f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CRDN_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e14,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RTS_DMAC_PL330_CRDN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ff73733, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CRDN_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e14,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RTS_DMAC_PL330_CRDN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ff73733, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9100,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9108,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9110,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9118,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9120,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9128,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9130,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9138,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9100,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9100,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9100,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9100,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9108,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9108,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9108,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9108,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9110,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9110,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9110,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9110,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9118,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9118,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9118,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9118,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9120,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9120,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9120,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9120,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9128,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9128,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9128,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9128,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9130,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9130,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9130,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9130,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9138,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9138,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_DMAC_PL330_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9138,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_CS7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9138,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_DMAC_PL330_CS7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9404,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9424,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9444,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9464,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9484,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9404,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9404,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9404,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9404,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9424,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9424,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9424,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9424,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9444,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9444,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9444,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9444,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9464,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9464,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9464,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9464,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9484,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9484,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9484,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9484,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DA_7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DA_7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGCMDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d04,
        0,
        0,
        2,
        soc_RTS_DMAC_PL330_DBGCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGCMD_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d04,
        SOC_REG_FLAG_WO,
        0,
        2,
        soc_DMAC_PL330_DBGCMD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGCMD_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d04,
        SOC_REG_FLAG_WO,
        0,
        2,
        soc_DMAC_PL330_DBGCMD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGCMD_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d04,
        0,
        0,
        2,
        soc_RTS_DMAC_PL330_DBGCMD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGCMD_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d04,
        0,
        0,
        2,
        soc_RTS_DMAC_PL330_DBGCMD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGINST0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d08,
        0,
        0,
        5,
        soc_RTS_DMAC_PL330_DBGINST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGINST1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d0c,
        0,
        0,
        4,
        soc_RTS_DMAC_PL330_DBGINST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGINST0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d08,
        0,
        0,
        5,
        soc_DMAC_PL330_DBGINST0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGINST0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d08,
        0,
        0,
        5,
        soc_DMAC_PL330_DBGINST0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff07ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGINST0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d08,
        0,
        0,
        5,
        soc_RTS_DMAC_PL330_DBGINST0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGINST0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d08,
        0,
        0,
        5,
        soc_RTS_DMAC_PL330_DBGINST0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGINST1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d0c,
        SOC_REG_FLAG_WO,
        0,
        4,
        soc_DMAC_PL330_DBGINST1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGINST1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d0c,
        SOC_REG_FLAG_WO,
        0,
        4,
        soc_DMAC_PL330_DBGINST1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGINST1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d0c,
        0,
        0,
        4,
        soc_RTS_DMAC_PL330_DBGINST1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGINST1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d0c,
        0,
        0,
        4,
        soc_RTS_DMAC_PL330_DBGINST1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_DBGSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGSTATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_DBGSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGSTATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_DBGSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGSTATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_DBGSTATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DBGSTATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9d00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_DBGSTATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DPCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DPCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DPC_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DPC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DPC_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_DPC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DPC_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DPC_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DPC_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_DPC_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_DMAC_PL330_DSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_DMAC_PL330_DS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_DMAC_PL330_DS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_DMAC_PL330_DS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_DS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_DMAC_PL330_DS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FSCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9034,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_FSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FSC_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9034,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_FSC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FSC_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9034,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_FSC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FSC_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9034,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_FSC_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FSC_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9034,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_FSC_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FSMr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9030,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_FSMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FSM_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9030,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_FSM_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FSM_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9030,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_FSM_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FSM_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9030,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_FSM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FSM_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9030,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_FSM_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9040,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9044,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9048,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e904c,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9050,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9054,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9058,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e905c,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9040,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9040,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9040,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9040,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9044,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9044,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9044,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9044,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9048,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9048,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9048,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9048,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e904c,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e904c,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e904c,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e904c,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9050,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9050,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9050,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9050,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9054,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9054,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9054,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9054,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9058,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9058,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9058,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9058,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e905c,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e905c,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_DMAC_PL330_FTC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e905c,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTC7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e905c,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RTS_DMAC_PL330_FTC7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTMr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9038,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RTS_DMAC_PL330_FTMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x4001003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTM_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9038,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_DMAC_PL330_FTM_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x4001003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTM_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9038,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_DMAC_PL330_FTM_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x4001003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTM_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9038,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RTS_DMAC_PL330_FTM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x4001003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_FTM_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9038,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RTS_DMAC_PL330_FTM_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x4001003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTCLRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e902c,
        0,
        0,
        1,
        soc_RTS_DMAC_PL330_INTCLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTCLR_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e902c,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_DMAC_PL330_INTCLR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTCLR_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e902c,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_DMAC_PL330_INTCLR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTCLR_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e902c,
        0,
        0,
        1,
        soc_RTS_DMAC_PL330_INTCLR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTCLR_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e902c,
        0,
        0,
        1,
        soc_RTS_DMAC_PL330_INTCLR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTENr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9020,
        0,
        0,
        1,
        soc_RTS_DMAC_PL330_INTENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTEN_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9020,
        0,
        0,
        1,
        soc_DMAC_PL330_INTEN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTEN_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9020,
        0,
        0,
        1,
        soc_DMAC_PL330_INTEN_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTEN_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9020,
        0,
        0,
        1,
        soc_DMAC_PL330_INTEN_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTEN_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9020,
        0,
        0,
        1,
        soc_RTS_DMAC_PL330_INTEN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTEN_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9020,
        0,
        0,
        1,
        soc_RTS_DMAC_PL330_INTEN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_INTSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTSTATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_INTSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTSTATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_INTSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTSTATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_INTSTATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INTSTATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_INTSTATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INT_EVENT_RISr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_INT_EVENT_RISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INT_EVENT_RIS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_INT_EVENT_RIS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INT_EVENT_RIS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_INT_EVENT_RIS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INT_EVENT_RIS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_INT_EVENT_RIS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_INT_EVENT_RIS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_INT_EVENT_RIS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e940c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e942c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e944c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e946c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e948c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94ac,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94cc,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94ec,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e940c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e940c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e940c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e940c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e942c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e942c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e942c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e942c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e944c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e944c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e944c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e944c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e946c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e946c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e946c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e946c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e948c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e948c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e948c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e948c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94ac,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94ac,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94ac,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94ac,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94cc,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94cc,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94cc,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94cc,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94ec,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94ec,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94ec,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC0_7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94ec,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC0_7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9410,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9430,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9450,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9470,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9490,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94b0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94d0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9410,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9410,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9410,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9410,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9430,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9430,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9430,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9430,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9450,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9450,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9450,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9450,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9470,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9470,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9470,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9470,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9490,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9490,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9490,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9490,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94b0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94b0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94b0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94b0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94d0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94d0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94d0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94d0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_LC1_7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_DMAC_PL330_LC1_7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9420,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9440,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9460,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9480,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9420,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9420,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9420,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9420,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9440,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9440,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9440,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9440,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9460,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9460,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9460,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9460,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9480,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9480,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9480,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9480,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94a0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94c0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DMAC_PL330_SA_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_SA_7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e94e0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_DMAC_PL330_SA_7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_WDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e80,
        0,
        0,
        2,
        soc_RTS_DMAC_PL330_WDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_WD_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e80,
        0,
        0,
        2,
        soc_DMAC_PL330_WD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_WD_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e80,
        0,
        0,
        2,
        soc_DMAC_PL330_WD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_WD_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e80,
        0,
        0,
        2,
        soc_RTS_DMAC_PL330_WD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_DMAC_PL330_WD_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e9e80,
        0,
        0,
        2,
        soc_RTS_DMAC_PL330_WD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_CONFIG_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8008,
        0,
        0,
        19,
        soc_RTS_ICFG_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_ICFG_CONFIG_0_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8008,
        0,
        0,
        19,
        soc_RTS_ICFG_CONFIG_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_CONFIG_0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8008,
        0,
        0,
        19,
        soc_RTS_ICFG_CONFIG_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_CONFIG_0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8008,
        0,
        0,
        19,
        soc_RTS_ICFG_CONFIG_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_CONFIG_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8008,
        0,
        0,
        19,
        soc_RTS_ICFG_CONFIG_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_CONFIG_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8008,
        0,
        0,
        19,
        soc_RTS_ICFG_CONFIG_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_CONFIG_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8370,
        0,
        0,
        1,
        soc_RTS_ICFG_DMAC_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_CONFIG_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8374,
        0,
        0,
        1,
        soc_RTS_ICFG_DMAC_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_CONFIG_0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8370,
        0,
        0,
        1,
        soc_ICFG_DMAC_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_CONFIG_0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8370,
        0,
        0,
        1,
        soc_ICFG_DMAC_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_CONFIG_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8370,
        0,
        0,
        1,
        soc_RTS_ICFG_DMAC_CONFIG_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_CONFIG_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8370,
        0,
        0,
        1,
        soc_RTS_ICFG_DMAC_CONFIG_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_CONFIG_1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8374,
        0,
        0,
        1,
        soc_ICFG_DMAC_CONFIG_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_CONFIG_1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8374,
        0,
        0,
        1,
        soc_ICFG_DMAC_CONFIG_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_CONFIG_1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8374,
        0,
        0,
        1,
        soc_RTS_ICFG_DMAC_CONFIG_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_CONFIG_1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8374,
        0,
        0,
        1,
        soc_RTS_ICFG_DMAC_CONFIG_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_CLRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8384,
        0,
        0,
        6,
        soc_RTS_ICFG_DMAC_ECC_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_CLR_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8384,
        0,
        0,
        6,
        soc_ICFG_DMAC_ECC_INTR_CLR_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_CLR_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8384,
        0,
        0,
        6,
        soc_RTS_ICFG_DMAC_ECC_INTR_CLR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_CLR_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8384,
        0,
        0,
        6,
        soc_RTS_ICFG_DMAC_ECC_INTR_CLR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_ENr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8380,
        0,
        0,
        6,
        soc_RTS_ICFG_DMAC_ECC_INTR_ENr_fields,
        SOC_RESET_VAL_DEC(0x0000002f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_EN_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8380,
        0,
        0,
        6,
        soc_ICFG_DMAC_ECC_INTR_EN_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000002f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_EN_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8380,
        0,
        0,
        6,
        soc_ICFG_DMAC_ECC_INTR_EN_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_EN_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8380,
        0,
        0,
        6,
        soc_RTS_ICFG_DMAC_ECC_INTR_EN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000002f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_EN_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8380,
        0,
        0,
        6,
        soc_RTS_ICFG_DMAC_ECC_INTR_EN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000002f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8388,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_ICFG_DMAC_ECC_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8388,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_ICFG_DMAC_ECC_INTR_STATUS_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8388,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_ICFG_DMAC_ECC_INTR_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_INTR_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8388,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RTS_ICFG_DMAC_ECC_INTR_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_LOG_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e838c,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_RTS_ICFG_DMAC_ECC_LOG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_LOG_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8390,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_RTS_ICFG_DMAC_ECC_LOG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_LOG_1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e838c,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_ICFG_DMAC_ECC_LOG_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_LOG_1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e838c,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_RTS_ICFG_DMAC_ECC_LOG_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_LOG_1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e838c,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_RTS_ICFG_DMAC_ECC_LOG_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_LOG_2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8390,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_ICFG_DMAC_ECC_LOG_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_LOG_2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8390,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_RTS_ICFG_DMAC_ECC_LOG_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_ECC_LOG_2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8390,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_RTS_ICFG_DMAC_ECC_LOG_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_IO_CONTROL_DIRECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8378,
        0,
        0,
        8,
        soc_RTS_ICFG_DMAC_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00001ef1, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff3ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_IO_CONTROL_DIRECT_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8378,
        0,
        0,
        8,
        soc_DMAC_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001ef1, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff3ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_IO_CONTROL_DIRECT_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8378,
        0,
        0,
        8,
        soc_DMAC_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001ef1, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff3ffd, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_IO_CONTROL_DIRECT_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8378,
        0,
        0,
        8,
        soc_RTS_ICFG_DMAC_IO_CONTROL_DIRECT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001ef1, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff3ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_IO_CONTROL_DIRECT_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8378,
        0,
        0,
        8,
        soc_RTS_ICFG_DMAC_IO_CONTROL_DIRECT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001ef1, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff3ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_IO_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e837c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_ICFG_DMAC_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_IO_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e837c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_A9JTAG_M0_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_IO_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e837c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_A9JTAG_M0_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_IO_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e837c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_ICFG_DMAC_IO_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_DMAC_IO_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e837c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_ICFG_DMAC_IO_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8004,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8004,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8004,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8004,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8004,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8004,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_IP_REVID_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_ICFG_IP_REVID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_ICFG_IP_REVID_0_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_ICFG_IP_REVID_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RTS_ICFG_IP_REVID_0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_ICFG_IP_REVID_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_IP_REVID_0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_ICFG_IP_REVID_0_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_ICFG_IP_REVID_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_ICFG_IP_REVID_0_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_ICFG_IP_REVID_0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_ICFG_IP_REVID_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_IP_REVID_0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_ICFG_IP_REVID_0_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_IP_REVID_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_ICFG_IP_REVID_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_IP_REVID_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_ICFG_IP_REVID_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_MEM_ECC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e800c,
        0,
        0,
        4,
        soc_RTS_ICFG_MEM_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_MEM_ECC_CTRL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e800c,
        0,
        0,
        4,
        soc_ICFG_MEM_ECC_CTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_MEM_ECC_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e800c,
        0,
        0,
        4,
        soc_RTS_ICFG_MEM_ECC_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_MEM_ECC_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e800c,
        0,
        0,
        4,
        soc_RTS_ICFG_MEM_ECC_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_MHOST0_IO_CONTROL_DIRECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8050,
        0,
        0,
        8,
        soc_RTS_ICFG_MHOST0_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_MHOST0_IO_CONTROL_DIRECT_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8050,
        0,
        0,
        8,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_MHOST0_IO_CONTROL_DIRECT_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8050,
        0,
        0,
        8,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_MHOST0_IO_CONTROL_DIRECT_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8050,
        0,
        0,
        8,
        soc_RTS_ICFG_MHOST0_IO_CONTROL_DIRECT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_MHOST0_IO_CONTROL_DIRECT_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8050,
        0,
        0,
        8,
        soc_RTS_ICFG_MHOST0_IO_CONTROL_DIRECT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_MHOST1_IO_CONTROL_DIRECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e80a0,
        0,
        0,
        8,
        soc_RTS_ICFG_MHOST1_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_MHOST1_IO_CONTROL_DIRECT_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e80a0,
        0,
        0,
        8,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_MHOST1_IO_CONTROL_DIRECT_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e80a0,
        0,
        0,
        8,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_MHOST1_IO_CONTROL_DIRECT_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e80a0,
        0,
        0,
        8,
        soc_RTS_ICFG_MHOST1_IO_CONTROL_DIRECT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_MHOST1_IO_CONTROL_DIRECT_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e80a0,
        0,
        0,
        8,
        soc_RTS_ICFG_MHOST1_IO_CONTROL_DIRECT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8394,
        0,
        0,
        1,
        soc_RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8394,
        0,
        0,
        1,
        soc_ICFG_PCIE64B_ACCESS_MSB_31TO24_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8394,
        0,
        0,
        1,
        soc_RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8394,
        0,
        0,
        1,
        soc_RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8398,
        0,
        0,
        1,
        soc_RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8398,
        0,
        0,
        1,
        soc_ICFG_PCIE64B_ACCESS_MSB_63TO32_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8398,
        0,
        0,
        1,
        soc_RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8398,
        0,
        0,
        1,
        soc_RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM0_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e80f0,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM0_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM0_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e80f0,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM0_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e80f0,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM0_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e80f0,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM0_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM0_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e80f0,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM0_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM1_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8140,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM1_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM1_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8140,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM1_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8140,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM1_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8140,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM1_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM1_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8140,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM1_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM2_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8190,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM2_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM2_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8190,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM2_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8190,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM2_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8190,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM2_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM2_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8190,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM2_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM3_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e81e0,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM3_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM3_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e81e0,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM3_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e81e0,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM3_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e81e0,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM3_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM3_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e81e0,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM3_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM4_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8240,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM4_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM4_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8240,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM4_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8240,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM4_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8240,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM4_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM4_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8240,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM4_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM5_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8290,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM5_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM5_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8290,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM5_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8290,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM5_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8290,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM5_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM5_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8290,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM5_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM6_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e82e0,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM6_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM6_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e82e0,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM6_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e82e0,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM6_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e82e0,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM6_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM6_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e82e0,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM6_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM7_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8340,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM7_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM7_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8340,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM7_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8340,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM7_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8340,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM7_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_ICFG_SRAM7_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e8340,
        0,
        0,
        1,
        soc_RTS_ICFG_SRAM7_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_M0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_M0_IDM_IDM_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100a00,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_RTS_M0_IDM_IDM_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_M0_IDM_IDM_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100a00,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_RTS_M0_IDM_IDM_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_M0_IDM_IDM_RESET_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_RTS_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_M0_IDM_IDM_RESET_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_RTS_M0_IDM_IDM_RESET_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_M0_IDM_IDM_RESET_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_RTS_M0_IDM_IDM_RESET_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_M0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100408,
        0,
        0,
        8,
        soc_RTS_M0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_M0_IDM_IO_CONTROL_DIRECT_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18105408,
        0,
        0,
        1,
        soc_ICFG_SOTP_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_M0_IDM_IO_CONTROL_DIRECT_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100408,
        0,
        0,
        8,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_M0_IDM_IO_CONTROL_DIRECT_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100408,
        0,
        0,
        8,
        soc_RTS_M0_IDM_IO_CONTROL_DIRECT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_M0_IDM_IO_CONTROL_DIRECT_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100408,
        0,
        0,
        8,
        soc_RTS_M0_IDM_IO_CONTROL_DIRECT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_M0_IDM_M_IDM_RESET_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100800,
        0,
        0,
        2,
        soc_RTS_M0_IDM_M_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_M0_IDM_M_IDM_RESET_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100800,
        0,
        0,
        2,
        soc_RTS_M0_IDM_M_IDM_RESET_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_M0_IDM_M_IDM_RESET_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18100800,
        0,
        0,
        2,
        soc_RTS_M0_IDM_M_IDM_RESET_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_MHOST_1_MEM_LVM_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1832004c,
        0,
        0,
        27,
        soc_MHOST_0_MEM_LVM_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_MHOST_1_MHOST_INTR_OUTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18320050,
        0,
        0,
        4,
        soc_ICFG_IHOST_TO_MHOST_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_MHOST_1_MHOST_STRAP_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x183200e0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_MHOST_0_MHOST_STRAP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_MHOST_2_MEM_LVM_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1833004c,
        0,
        0,
        27,
        soc_MHOST_0_MEM_LVM_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_MHOST_2_MHOST_INTR_OUTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18330050,
        0,
        0,
        4,
        soc_ICFG_IHOST_TO_MHOST_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_MHOST_2_MHOST_STRAP_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x183300e0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_MHOST_0_MHOST_STRAP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810890c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810490c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810890c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810890c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM56260_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810d904,
        0,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18104904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108900,
        0,
        0,
        7,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18104900,
        0,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108900,
        0,
        0,
        7,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108900,
        0,
        0,
        7,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810891c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810491c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810891c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810891c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_ID_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18104914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_ID_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_ID_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18104908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_ERROR_LOG_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_S0_IDM_IDM_ERROR_LOG_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RTS_S0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108a00,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_RTS_S0_IDM_IDM_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108a00,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_RTS_S0_IDM_IDM_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_S0_IDM_IDM_RESET_READ_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_READ_ID_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18104808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_READ_ID_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_S0_IDM_IDM_RESET_READ_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_READ_ID_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_S0_IDM_IDM_RESET_READ_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_RTS_S0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_RTS_S0_IDM_IDM_RESET_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_RTS_S0_IDM_IDM_RESET_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810880c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_S0_IDM_IDM_RESET_WRITE_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_WRITE_ID_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810480c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_WRITE_ID_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810880c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_S0_IDM_IDM_RESET_WRITE_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_IDM_RESET_WRITE_ID_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1810880c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_S0_IDM_IDM_RESET_WRITE_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_S_IDM_RESET_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108800,
        0,
        0,
        2,
        soc_RTS_S0_IDM_S_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_S_IDM_RESET_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108800,
        0,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_S0_IDM_S_IDM_RESET_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108800,
        0,
        0,
        2,
        soc_RTS_S0_IDM_S_IDM_RESET_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_S0_IDM_S_IDM_RESET_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18108800,
        0,
        0,
        2,
        soc_RTS_S0_IDM_S_IDM_RESET_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e005c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e005c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e005c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e005c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e005c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_PDAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e008c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e008c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e008c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e008c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e008c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e008c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e007c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e007c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e007c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        183,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e007c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        179,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e007c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        159,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e007c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e007c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        187,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        183,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        163,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        132,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        167,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        177,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        174,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        157,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e000c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e006c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS10_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS10_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS10_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e000c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e000c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e000c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e000c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e006c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e006c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e006c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e006c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS8_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS8_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS8_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS9_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS9_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_0_STATUS9_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e0074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_1_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_1_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_1_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e105c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e105c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e105c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e105c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e105c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_1_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_1_INTERRUPT_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_1_INTERRUPT_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_1_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_1_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_1_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEMORY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_CONTROL_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEMORY_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEMORY_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_PDAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEMORY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_PDA_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_PDA_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_PDA_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEMORY_PDA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEMORY_PDA_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEMORY_PDA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e108c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e108c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e108c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e108c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e108c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e108c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e107c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e107c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e107c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        183,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e107c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        179,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e107c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        145,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e107c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e107c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        128,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        191,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        187,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        167,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        136,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        191,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        171,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_PWR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_1_MEM_PWR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_PWR_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_PWR_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_PWR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_1_MEM_PWR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_MEM_PWR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_1_MEM_PWR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_1_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_1_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e100c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e106c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS10_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS10_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS10_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS10_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS10_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_1_STATUS1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_1_STATUS1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_1_STATUS2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_1_STATUS2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e100c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e100c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e100c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e100c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e106c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e106c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e106c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e106c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS8_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS8_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS8_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS8_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS8_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS9_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS9_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS9_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS9_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_1_STATUS9_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e1074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_1_STATUS9_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_2_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_2_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_2_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e205c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e205c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e205c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e205c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e205c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_2_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_2_INTERRUPT_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_2_INTERRUPT_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_2_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_2_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_2_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEMORY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_CONTROL_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEMORY_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEMORY_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_PDAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEMORY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_PDA_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_PDA_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_PDA_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEMORY_PDA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEMORY_PDA_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEMORY_PDA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e208c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e208c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e208c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e208c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e208c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e208c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e207c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e207c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e207c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        124,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e207c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e207c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        169,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        183,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        163,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        191,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        132,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        167,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        195,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        191,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        136,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_PWR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_2_MEM_PWR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_PWR_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_PWR_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_PWR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_2_MEM_PWR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_MEM_PWR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_2_MEM_PWR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_2_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_2_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e200c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e206c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS10_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS10_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS10_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS10_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS10_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_2_STATUS1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_2_STATUS1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_2_STATUS2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_2_STATUS2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e200c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e200c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e200c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e200c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e206c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e206c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e206c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e206c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS8_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS8_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS8_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS8_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS8_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS9_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS9_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS9_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS9_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_2_STATUS9_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e2074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_2_STATUS9_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_3_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_3_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_3_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e305c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e305c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e305c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e305c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e305c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_3_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_3_INTERRUPT_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_3_INTERRUPT_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_3_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_3_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_3_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEMORY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_CONTROL_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEMORY_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEMORY_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_PDAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEMORY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_PDA_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_PDA_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_PDA_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEMORY_PDA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEMORY_PDA_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEMORY_PDA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e308c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e308c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e308c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e308c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e308c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e308c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e307c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e307c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e307c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        183,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e307c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        179,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e307c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        159,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e307c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e307c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        187,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        183,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        149,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        132,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        167,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        195,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        191,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        171,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_PWR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_3_MEM_PWR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_PWR_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_PWR_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_PWR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_3_MEM_PWR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_MEM_PWR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_3_MEM_PWR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_3_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_3_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e300c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e306c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS10_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS10_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS10_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS10_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS10_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_3_STATUS1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_3_STATUS1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_3_STATUS2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_3_STATUS2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e300c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e300c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e300c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e300c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e306c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e306c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e306c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e306c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS8_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS8_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS8_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS8_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS8_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS9_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS9_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS9_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS9_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_3_STATUS9_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e3074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_3_STATUS9_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_4_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_4_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_4_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e405c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e405c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e405c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e405c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e405c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_4_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_4_INTERRUPT_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_4_INTERRUPT_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_4_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_4_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_4_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEMORY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_CONTROL_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEMORY_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEMORY_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_PDAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEMORY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_PDA_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_PDA_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_PDA_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEMORY_PDA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEMORY_PDA_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEMORY_PDA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e408c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e408c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e408c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e408c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e408c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e408c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e407c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e407c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e407c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        183,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e407c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        179,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e407c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        145,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e407c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e407c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        187,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        128,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        163,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        191,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        187,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        167,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        195,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        191,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        171,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_PWR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_4_MEM_PWR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_PWR_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_PWR_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_PWR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_4_MEM_PWR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_MEM_PWR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_4_MEM_PWR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_4_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_4_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e400c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e406c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS10_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS10_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS10_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS10_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS10_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_4_STATUS1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_4_STATUS1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_4_STATUS2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_4_STATUS2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e400c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e400c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e400c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e400c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e406c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e406c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e406c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e406c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS8_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS8_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS8_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS8_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS8_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS9_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS9_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS9_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS9_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_4_STATUS9_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e4074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_4_STATUS9_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_5_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_5_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_5_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e505c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e505c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e505c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e505c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e505c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_5_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_5_INTERRUPT_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_5_INTERRUPT_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_5_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_5_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_5_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEMORY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_CONTROL_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEMORY_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEMORY_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_PDAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEMORY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_PDA_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_PDA_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_PDA_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEMORY_PDA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEMORY_PDA_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEMORY_PDA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e508c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e508c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e508c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e508c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e508c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e508c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e507c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e507c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e507c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        183,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e507c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        179,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e507c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        145,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e507c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e507c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        187,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        183,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        163,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        173,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        170,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        153,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        195,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        191,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        171,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_PWR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_5_MEM_PWR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_PWR_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_PWR_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_PWR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_5_MEM_PWR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_MEM_PWR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_5_MEM_PWR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_5_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_5_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e500c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e506c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS10_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS10_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS10_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS10_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS10_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_5_STATUS1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_5_STATUS1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_5_STATUS2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_5_STATUS2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e500c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e500c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e500c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e500c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e506c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e506c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e506c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e506c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS8_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS8_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS8_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS8_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS8_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS9_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS9_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS9_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS9_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_5_STATUS9_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e5074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_5_STATUS9_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_6_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_6_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_6_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e605c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e605c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e605c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e605c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e605c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_6_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_6_INTERRUPT_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_6_INTERRUPT_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_6_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_6_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_6_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEMORY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_CONTROL_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEMORY_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEMORY_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_PDAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEMORY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_PDA_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_PDA_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_PDA_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEMORY_PDA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEMORY_PDA_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEMORY_PDA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e608c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e608c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e608c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e608c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e608c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e608c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e607c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e607c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e607c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        165,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e607c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        162,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e607c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        145,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e607c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e607c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        128,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        163,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        132,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        167,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        136,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_PWR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_6_MEM_PWR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_PWR_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_PWR_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_PWR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_6_MEM_PWR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_MEM_PWR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_6_MEM_PWR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_6_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_6_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e600c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e606c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS10_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS10_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS10_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS10_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS10_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_6_STATUS1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_6_STATUS1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_6_STATUS2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_6_STATUS2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e600c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e600c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e600c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e600c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e606c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e606c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e606c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e606c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS8_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS8_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS8_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS8_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS8_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS9_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS9_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS9_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS9_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_6_STATUS9_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e6074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_6_STATUS9_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_7_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_0_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_7_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7010,
        0,
        0,
        5,
        soc_RTS_SRAM_LL_128K_7_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e705c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e705c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e705c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e705c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e705c,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7060,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_7_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_7_INTERRUPT_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7014,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_7_INTERRUPT_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_7_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_7_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_INTERRUPT_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7018,
        0,
        0,
        9,
        soc_RTS_SRAM_LL_128K_7_INTERRUPT_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEMORY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_CONTROL_BCM56260_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7050,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEMORY_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7050,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEMORY_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_PDAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEMORY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_PDA_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_PDA_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEMORY_PDA_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_PDA_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEMORY_PDA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEMORY_PDA_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7054,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEMORY_PDA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e708c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e708c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e708c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e708c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e708c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e708c,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7090,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7090,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e707c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e707c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e707c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        183,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e707c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        179,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e707c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_MHOST_0_EVENTBUS_ECC_ERR_PIN22_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        159,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e707c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e707c,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        128,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7080,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        163,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7080,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        191,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        187,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7084,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        167,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7084,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        195,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        191,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7088,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        171,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7088,
        0,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_PWR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_7_MEM_PWR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_PWR_CONTROL_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_PWR_CONTROL_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_PWR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_7_MEM_PWR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_MEM_PWR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7058,
        0,
        0,
        4,
        soc_RTS_SRAM_LL_128K_7_MEM_PWR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_7_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_7_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e700c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e706c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS10_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS10_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS10_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS10_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS10_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS10_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS1_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS1_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS1_BCM56980_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_0_STATUS1_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_7_STATUS1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RTS_SRAM_LL_128K_7_STATUS1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00800100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS2_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS2_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_0_STATUS2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_7_STATUS2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7004,
        0,
        0,
        3,
        soc_RTS_SRAM_LL_128K_7_STATUS2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS3_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS3_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS4_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e700c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS4_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e700c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e700c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e700c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS5_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS5_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS5_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS5_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS5_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS5_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS6_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS6_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS6_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS6_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS6_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS7_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e706c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS7_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e706c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS7_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e706c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS7_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS7_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e706c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS7_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS8_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS8_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS8_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS8_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS8_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS8_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS8_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS9_BCM56560_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS9_BCM56970_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_0_STATUS9_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS9_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS9_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RTS_SRAM_LL_128K_7_STATUS9_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x11e7074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RTS_SRAM_LL_128K_7_STATUS9_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RTUNr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RTUN_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        8,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RUCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000009,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RUCAr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RUCA_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RUCA_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RUCA_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RUCA_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RUCA_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RUCA_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RUCA_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RUCA_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RUCA_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RUCA_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RUCA_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RUCA_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RUCA_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RUCA_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RUCA_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x40c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RUCA_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RUCA_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RUCA_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RUCA_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RUCA_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RUCA_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RUCA_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RUCA_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RUCA_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RUCA_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RUCA_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RUCA_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RUCA_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUCA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RUCA_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0xc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_RUC_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x94000e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RUC_64_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_RUC_64_BCM56870_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x84000d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_RUC_64_BCM56980_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1c000900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_EGR_ECN_COUNTER_64_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        9,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_RUC_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40003800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_RUC_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40007000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RUC_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44003800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RUC_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000009,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RUC_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RUC_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RUC_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x3c000900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RUC_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RUC_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000009,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RUC_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000009,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RUC_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x38002900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RUC_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000009,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RUC_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_RUC_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000900,
        SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_RUC_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x54000e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IBCAST_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RUC_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800002c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RUC_BYTEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x800002f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RUNDr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x36,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RUND_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RUND_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RUND_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RUND_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RUND_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RUND_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RUND_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RUND_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x36,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RUND_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RUND_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RUND_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RUND_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RUND_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RUND_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x36,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RUND_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RUND_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RUND_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RUND_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUND_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RUND_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUND_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RUND_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUND_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RUND_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUND_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RUND_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RUND_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUNDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RUND_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUND_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RUND_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUND_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RUND_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUND_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RUND_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUND_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RUND_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RUND_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RUND_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x36,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RVERIFYr */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RVLNr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RVLN_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RVLN_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RVLN_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RVLN_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RVLN_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RVLN_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RVLN_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RVLN_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RVLN_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RVLN_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RVLN_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RVLN_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RVLN_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RVLN_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RVLN_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RVLN_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RVLN_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RVLN_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLN_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RVLN_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RVLN_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RVLN_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RVLN_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RVLN_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RVLN_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RVLN_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RVLN_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RVLN_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RVLN_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RVLN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RVLN_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RVTAG3r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000045,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ab0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8bb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8cb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8db0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8eb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8fb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x90b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x91b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x92b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x93b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x94b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x95b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x96b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x97b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x98b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x99b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9ab0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9bb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9cb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9db0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9eb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9fb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa0b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa1b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa2b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa3b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa4b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa5b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa6b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa7b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa8b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa9b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaab0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xabb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xacb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xadb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaeb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xafb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb0b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb1b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb2b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb3b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb4b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb5b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb6b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb7b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb8b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb9b0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbab0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbbb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbcb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbdb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbeb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbfb0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXCFr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x10,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXCF_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXCF_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXCF_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RXCF_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RXCF_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXCF_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXCF_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCF_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x10,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXCF_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RXCF_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RXCF_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXCF_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RXCF_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXCF_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x10,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RXCF_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RXCF_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RXCF_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RXCF_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCF_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RXCF_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RXCF_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RXCF_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RXCF_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RXCF_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RXCF_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXCF_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RXCF_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCF_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RXCF_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RXCF_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXCF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXCF_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x10,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ab00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8bb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8cb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8db00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8eb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8fb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x90b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x91b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x92b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x93b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x94b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x95b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x96b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x97b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x98b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x99b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9ab00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9bb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9cb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9db00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9eb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9fb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa0b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa1b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa2b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa3b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa4b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa5b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa6b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa7b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa8b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa9b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaab00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xabb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xacb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xadb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaeb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xafb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb0b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb1b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb2b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb3b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb4b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb5b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb6b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb7b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb8b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb9b00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbab00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbbb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbcb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbdb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbeb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbfb00,
        0,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_RXE2EIBPBKPSTATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x80007,
        0,
        0,
        1,
        soc_EPC_LINK_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXERRDSCRDSPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80027,
        0,
        0,
        1,
        soc_RXERRDSCRDSPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RXFIFO_STATr */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x2ce,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_UNIMAC0_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x2ce,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5ce,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x2ce,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x2ce,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x2ce,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x5ce,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x5ce,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_RXFIFO_STAT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_RXFIFO_STAT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_RXFIFO_STAT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_RXFIFO_STAT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_RXFIFO_STAT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_RXFIFO_STAT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1ce00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_RXFIFO_STAT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x5ce,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXFILLTHr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80320,
        0,
        0,
        2,
        soc_RXFILLTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_COUNTER_MEM_PARITY_STATUSr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003700,
        0,
        0,
        4,
        soc_RXLP_COUNTER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_COUNTER_MEM_PARITY_STATUS_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003700,
        0,
        0,
        4,
        soc_RXLP_COUNTER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_COUNTER_MEM_PARITY_STATUS_NACKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003800,
        0,
        0,
        4,
        soc_RXLP_COUNTER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_COUNTER_MEM_PARITY_STATUS_NACK_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003800,
        0,
        0,
        4,
        soc_RXLP_COUNTER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_CTRLBUF_ECC_STATUSr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002700,
        0,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_CTRLBUF_ECC_STATUS_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002700,
        0,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DATABUF_ECC_STATUSr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002600,
        0,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DATABUF_ECC_STATUS_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002600,
        0,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000700,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER0_TRIGGER_SELECT_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000700,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER1_TRIGGER_SELECTr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000800,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER1_TRIGGER_SELECT_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000800,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER2_TRIGGER_SELECTr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000900,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER2_TRIGGER_SELECT_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000900,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER3_TRIGGER_SELECTr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000a00,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER3_TRIGGER_SELECT_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000a00,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER4_TRIGGER_SELECTr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000b00,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER4_TRIGGER_SELECT_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000b00,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER5_TRIGGER_SELECTr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000c00,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER5_TRIGGER_SELECT_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000c00,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER6_TRIGGER_SELECTr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000d00,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER6_TRIGGER_SELECT_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000d00,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER7_TRIGGER_SELECTr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000e00,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER7_TRIGGER_SELECT_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000e00,
        0,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_CPU_UPDATE_REFRESHr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003900,
        0,
        0,
        1,
        soc_RXLP_DFC_CPU_UPDATE_REFRESHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_CPU_UPDATE_REFRESH_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003900,
        0,
        0,
        1,
        soc_RXLP_DFC_CPU_UPDATE_REFRESH_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_FRAMESr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_FRAMES_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_E2EFCEXT_CNT_VAL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_FRAME_UNEXPECTED_MACDAr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_FRAME_UNEXPECTED_MACDA_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_E2EFCEXT_CNT_VAL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_FRAME_UNEXPECTED_MACSAr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_FRAME_UNEXPECTED_MACSA_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_E2EFCEXT_CNT_VAL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_HEADER_OPCODE_ERRORr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_HEADER_OPCODE_ERROR_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_E2EFCEXT_CNT_VAL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_HEADER_TIME_ERRORr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_HEADER_TIME_ERROR_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_E2EFCEXT_CNT_VAL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_LENGTH_CHECK_CONTROLr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x2400,
        0,
        0,
        2,
        soc_RXLP_DFC_LENGTH_CHECK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_LENGTH_CHECK_CONTROL_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x2400,
        0,
        0,
        2,
        soc_RXLP_DFC_LENGTH_CHECK_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_LENGTH_ERRORr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_LENGTH_ERROR_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_E2EFCEXT_CNT_VAL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_MSG_START_BYTE_OFFSETr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1600,
        0,
        0,
        1,
        soc_RXLP_DFC_MSG_START_BYTE_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_MSG_START_BYTE_OFFSET_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1600,
        0,
        0,
        1,
        soc_RXLP_DFC_MSG_START_BYTE_OFFSET_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001800,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HI_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001800,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_LOr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001700,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_LO_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001700,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_HIr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001a00,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_DFC_STATUS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_HI_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001a00,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_DFC_STATUS_HI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_LOr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001900,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_DFC_STATUS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_LO_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001900,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_DFC_STATUS_HI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_ECC_INTERRUPT_ENABLEr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002a00,
        0,
        0,
        6,
        soc_RXLP_ECC_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_ECC_INTERRUPT_ENABLE_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002a00,
        0,
        0,
        6,
        soc_RXLP_ECC_INTERRUPT_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_ECC_INTERRUPT_STATUSr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002b00,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RXLP_ECC_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_ECC_INTERRUPT_STATUS_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002b00,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RXLP_ECC_INTERRUPT_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_ECC_PARITY_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002500,
        0,
        0,
        6,
        soc_RXLP_ECC_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_ECC_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002500,
        0,
        0,
        6,
        soc_RXLP_ECC_PARITY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_HW_RESET_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001300,
        0,
        0,
        4,
        soc_RXLP_HW_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xbfffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_HW_RESET_CONTROL_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001300,
        0,
        0,
        4,
        soc_RXLP_HW_RESET_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xbfffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_IARBBUF_ECC_STATUSr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002900,
        0,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_IARBBUF_ECC_STATUS_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002900,
        0,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_INTERRUPT_DATA_LOG_ENABLEr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002100,
        0,
        0,
        14,
        soc_RXLP_INTERRUPT_DATA_LOG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_INTERRUPT_DATA_LOG_ENABLE_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002100,
        0,
        0,
        14,
        soc_RXLP_INTERRUPT_DATA_LOG_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_INTERRUPT_DATA_LOG_VALIDr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002200,
        0,
        0,
        14,
        soc_RXLP_INTERRUPT_DATA_LOG_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_INTERRUPT_DATA_LOG_VALID_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002200,
        0,
        0,
        14,
        soc_RXLP_INTERRUPT_DATA_LOG_VALID_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_INTERRUPT_DATA_SOURCEr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002300,
        0,
        0,
        2,
        soc_RXLP_INTERRUPT_DATA_SOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_INTERRUPT_DATA_SOURCE_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002300,
        0,
        0,
        2,
        soc_RXLP_INTERRUPT_DATA_SOURCE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_INTERRUPT_ENABLEr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001f00,
        0,
        0,
        15,
        soc_RXLP_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_INTERRUPT_ENABLE_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001f00,
        0,
        0,
        15,
        soc_RXLP_INTERRUPT_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_INTERRUPT_STATUSr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002000,
        0,
        0,
        15,
        soc_RXLP_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_INTERRUPT_STATUS_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002000,
        0,
        0,
        15,
        soc_RXLP_INTERRUPT_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_INT_STREAM_ID_BASEr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001500,
        0,
        0,
        1,
        soc_RXLP_INT_STREAM_ID_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_INT_STREAM_ID_BASE_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001500,
        0,
        0,
        1,
        soc_RXLP_INT_STREAM_ID_BASE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_LENGTH_FIELD_SELECTORr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS,
        0,
        16,
        soc_RXLP_LENGTH_FIELD_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_LENGTH_FIELD_SELECTOR_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_64_BITS,
        0,
        16,
        soc_RXLP_LENGTH_FIELD_SELECTOR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_ACTIVE_STREAM_BITMAP_HI_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_PORT_ACTIVE_STREAM_BITMAP_HI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_ACTIVE_STREAM_BITMAP_LOr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_ACTIVE_STREAM_BITMAP_LO_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_RXLP_PORT_ACTIVE_STREAM_BITMAP_HI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_DFC_DESTINATION_MAC_ADDRr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RXLP_PORT_DFC_DESTINATION_MAC_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_DFC_DESTINATION_MAC_ADDR_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RXLP_PORT_DFC_DESTINATION_MAC_ADDR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_DFC_MAC_TYPEr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x600,
        0,
        0,
        1,
        soc_RXLP_PORT_DFC_MAC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_DFC_MAC_TYPE_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x600,
        0,
        0,
        1,
        soc_RXLP_PORT_DFC_MAC_TYPE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_DFC_OPCODEr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1d00,
        0,
        0,
        2,
        soc_RXLP_PORT_DFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_DFC_OPCODE_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1d00,
        0,
        0,
        2,
        soc_RXLP_PORT_DFC_OPCODE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_DFC_TIMEr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1e00,
        0,
        0,
        2,
        soc_RXLP_PORT_DFC_TIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_DFC_TIME_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1e00,
        0,
        0,
        2,
        soc_RXLP_PORT_DFC_TIME_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_ENABLEr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000000,
        0,
        0,
        1,
        soc_RXLP_PORT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_ENABLE_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2000000,
        0,
        0,
        1,
        soc_RXLP_PORT_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_FAR_END_MAC_ADDRr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RXLP_PORT_DFC_DESTINATION_MAC_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_FAR_END_MAC_ADDR_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RXLP_PORT_DFC_DESTINATION_MAC_ADDR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_LP_MODE_CONTROLr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_RXLP_PORT_LP_MODE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_LP_MODE_CONTROL_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_RXLP_PORT_LP_MODE_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_NEAR_END_MAC_ADDRr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RXLP_PORT_DFC_DESTINATION_MAC_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_NEAR_END_MAC_ADDR_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_RXLP_PORT_DFC_DESTINATION_MAC_ADDR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_PURGE_CONTROLr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1000,
        0,
        0,
        1,
        soc_RXLP_PORT_PURGE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_PURGE_CONTROL_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1000,
        0,
        0,
        1,
        soc_RXLP_PORT_PURGE_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_STREAM_ID_BASEr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0xf00,
        0,
        0,
        1,
        soc_RXLP_PORT_STREAM_ID_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_STREAM_ID_BASE_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0xf00,
        0,
        0,
        1,
        soc_RXLP_PORT_STREAM_ID_BASE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PORT_VLAN_TPIDr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x500,
        0,
        0,
        1,
        soc_RXLP_PORT_VLAN_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PORT_VLAN_TPID_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x500,
        0,
        0,
        1,
        soc_RXLP_PORT_VLAN_TPID_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_PURGE_MASTER_OVERRIDEr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x2c00,
        0,
        0,
        1,
        soc_RXLP_PURGE_MASTER_OVERRIDEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_PURGE_MASTER_OVERRIDE_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x2c00,
        0,
        0,
        1,
        soc_RXLP_PURGE_MASTER_OVERRIDE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RXLP_RAM_CONTROL_0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003a00,
        0,
        0,
        2,
        soc_RXLP_RAM_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RXLP_RAM_CONTROL_1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003b00,
        0,
        0,
        2,
        soc_RXLP_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RXLP_RAM_CONTROL_2r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003c00,
        0,
        0,
        1,
        soc_RXLP_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_RAM_CONTROL_0_BCM56270_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003a00,
        0,
        0,
        2,
        soc_RXLP_RAM_CONTROL_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_RAM_CONTROL_1_BCM56270_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003b00,
        0,
        0,
        2,
        soc_RXLP_RAM_CONTROL_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_RAM_CONTROL_2_BCM56270_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003c00,
        0,
        0,
        1,
        soc_RXLP_RAM_CONTROL_2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_RESIDUAL_CRC_ECC_STATUSr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002800,
        0,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_RESIDUAL_CRC_ECC_STATUS_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2002800,
        0,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_SW_FLUSH_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001400,
        0,
        0,
        3,
        soc_RXLP_SW_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_SW_FLUSH_CONTROL_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2001400,
        0,
        0,
        3,
        soc_RXLP_SW_FLUSH_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_TCI_FIELD_SELECTORr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS,
        0,
        12,
        soc_RXLP_TCI_FIELD_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x54321098, 0x0000fe76)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_TCI_FIELD_SELECTOR_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_64_BITS,
        0,
        12,
        soc_RXLP_TCI_FIELD_SELECTOR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x54321098, 0x0000fe76)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_TRIGGER_MEM_PARITY_STATUSr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003500,
        0,
        0,
        4,
        soc_RXLP_TRIGGER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_TRIGGER_MEM_PARITY_STATUS_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003500,
        0,
        0,
        4,
        soc_RXLP_TRIGGER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_TRIGGER_MEM_PARITY_STATUS_NACKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003600,
        0,
        0,
        4,
        soc_RXLP_TRIGGER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_TRIGGER_MEM_PARITY_STATUS_NACK_BCM56260_A0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0,
        0x2003600,
        0,
        0,
        4,
        soc_RXLP_TRIGGER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_UNEXPECTED_ETHERTYPEr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_UNEXPECTED_ETHERTYPE_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_E2EFCEXT_CNT_VAL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXLP_UNKNOWN_STREAM_IDr */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXLP_UNKNOWN_STREAM_ID_BCM56260_A0r */
        soc_block_list[119],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_E2EFCEXT_CNT_VAL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXPACKETTYPE_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80014,
        0,
        0,
        1,
        soc_RXPACKETTYPE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXPFr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x11,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXPF_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXPF_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXPF_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RXPF_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RXPF_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXPF_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXPF_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXPF_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x11,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXPF_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RXPF_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RXPF_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXPF_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RXPF_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXPF_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x11,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RXPF_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RXPF_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RXPF_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RXPF_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPF_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RXPF_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RXPF_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RXPF_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RXPF_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RXPF_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RXPF_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXPF_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RXPF_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPF_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RXPF_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RXPF_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXPF_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x11,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXPPr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXPP_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXPP_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXPP_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RXPP_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RXPP_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXPP_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXPP_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXPP_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXPP_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RXPP_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RXPP_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXPP_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RXPP_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXPP_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RXPP_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RXPP_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RXPP_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RXPP_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RXPP_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RXPP_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RXPP_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RXPP_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RXPP_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RXPP_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXPP_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RXPP_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RXPP_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RXPP_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXPP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXPP_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSASTATSINVALIDPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80015,
        0,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80016,
        0,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSASTATSNOTVALIDPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80017,
        0,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSASTATSOKPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80018,
        0,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSASTATSUNUSEDSAPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80019,
        0,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCIUNKNOWNNONEPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80026,
        0,
        0,
        1,
        soc_RXERRDSCRDSPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSDELAYEDPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x8001a,
        0,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSINVALIDPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x8001b,
        0,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSLATEPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x8001c,
        0,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x8001f,
        0,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSNOTVALIDPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x8001d,
        0,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80020,
        0,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSOCTETSVALIDATED_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80021,
        0,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSOKPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x8001e,
        0,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80022,
        0,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80023,
        0,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXTAGUNTAGNONEBAD_ECC_STATUSr */
        soc_block_list[79],
        soc_genreg,
        1,
        0,
        0x80025,
        0,
        0,
        1,
        soc_RXPACKETTYPE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXUDAr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x14,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXUDA_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXUDA_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXUDA_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RXUDA_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RXUDA_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXUDA_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXUDA_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXUDA_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x14,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXUDA_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RXUDA_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RXUDA_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXUDA_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RXUDA_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXUDA_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x14,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RXUDA_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RXUDA_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RXUDA_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RXUDA_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RXUDA_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RXUDA_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RXUDA_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RXUDA_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RXUDA_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RXUDA_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXUDA_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RXUDA_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RXUDA_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RXUDA_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUDA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXUDA_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x14,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXUOr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXUO_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXUO_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXUO_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RXUO_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RXUO_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXUO_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXUO_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXUO_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXUO_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RXUO_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RXUO_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXUO_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RXUO_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXUO_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RXUO_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RXUO_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RXUO_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RXUO_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUO_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RXUO_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUO_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RXUO_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUO_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RXUO_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUO_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RXUO_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUO_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RXUO_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RXUO_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUO_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXUO_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUO_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RXUO_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUO_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RXUO_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUO_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RXUO_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXUO_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXUO_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXWSAr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXWSA_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXWSA_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXWSA_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RXWSA_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RXWSA_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RXWSA_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXWSA_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXWSA_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RXWSA_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RXWSA_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RXWSA_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXWSA_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RXWSA_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXWSA_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RXWSA_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x41500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RXWSA_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RXWSA_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RXWSA_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RXWSA_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RXWSA_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RXWSA_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RXWSA_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RXWSA_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RXWSA_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXWSA_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RXWSA_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RXWSA_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RXWSA_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RXWSA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXWSA_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56142_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        236,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x66,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x66,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x66,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x66,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56142_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xbc,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        235,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_EVENT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTERr */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_XLMIB_RSCHCRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTERr */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_XLMIB_RSCHCRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_HCFC_CRC_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTERr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x6b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x6b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x6b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_CRC_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x6b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTERr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x6a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x6a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x6a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_LOG_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x6a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTERr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x69,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM2801PM_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM53400_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56150_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56160_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56260_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56270_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56340_A0r */
        soc_block_list[214],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56440_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x69,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56450_A0r */
        soc_block_list[83],
        soc_portreg,
        1,
        0,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56560_A0r */
        soc_block_list[216],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56560_B0r */
        soc_block_list[219],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56640_A0r */
        soc_block_list[212],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56670_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x69,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56850_A0r */
        soc_block_list[116],
        soc_portreg,
        1,
        0,
        0x43800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56960_A0r */
        soc_block_list[215],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56965_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88270_A0r */
        soc_block_list[56],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88375_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88375_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88470_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88470_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88650_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88675_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88675_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88680_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_LLFC_PHY_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x69,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALEr */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x514,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x214,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_UNIMAC0_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x514,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x514,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11400,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x514,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_1_DMA_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa012100,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_1_DMA_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa012b00,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_1_DMA_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa012200,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_1_DMA_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa012300,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16012100,
        0,
        0,
        2,
        soc_RX_PROT_GROUP_TABLE_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_DMA_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16012600,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_DMA_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16012600,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16012700,
        0,
        0,
        6,
        soc_RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16012800,
        0,
        0,
        6,
        soc_RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_CL91_CONFIGr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2922300,
        0,
        0,
        7,
        soc_RX_X1_CONTROL0_CL91_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_DECODE_CONTROL_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2922100,
        0,
        0,
        4,
        soc_RX_X1_CONTROL0_DECODE_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00006140, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_DESKEW_WINDOWS_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2922200,
        0,
        0,
        3,
        soc_RX_X1_CONTROL0_DESKEW_WINDOWS_0r_fields,
        SOC_RESET_VAL_DEC(0x000004a6, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_DESKEW_WINDOWS_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2922400,
        0,
        0,
        2,
        soc_RX_X1_CONTROL0_DESKEW_WINDOWS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000054, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_RF_MEM_CTRLr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2922700,
        0,
        0,
        2,
        soc_RX_X1_CONTROL0_RF_MEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_RS_FEC_CONFIGr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2922300,
        0,
        0,
        3,
        soc_RX_X1_CONTROL0_RS_FEC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_RS_FEC_CONFIG_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2922300,
        0,
        0,
        3,
        soc_RX_X1_CONTROL0_RS_FEC_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_RX_LANE_SWAPr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2922500,
        0,
        0,
        5,
        soc_RX_X1_CONTROL0_RX_LANE_SWAPr_fields,
        SOC_RESET_VAL_DEC(0x00000688, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_RX_LANE_SWAP_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2922500,
        0,
        0,
        5,
        soc_RX_X1_CONTROL0_RX_LANE_SWAP_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_RX_LANE_SWAP_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2922500,
        0,
        0,
        5,
        soc_RX_X1_CONTROL0_RX_LANE_SWAP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000688, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_CONTROL0_SRF_MEM_CTRLr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2922600,
        0,
        0,
        2,
        soc_RX_X1_CONTROL0_SRF_MEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_ECC_CORRUPT_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2923d00,
        0,
        0,
        8,
        soc_RX_X1_ECC_CORRUPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_ECC_DISABLE_ECC_MEMr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2923c00,
        0,
        0,
        9,
        soc_RX_X1_ECC_DISABLE_ECC_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_AM_TBLr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923700,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_AM_TBLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_AM_TBL_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923700,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_AM_TBL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_BASE_R_FECr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_BASE_R_FECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_BASE_R_FEC_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_BASE_R_FEC_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_DESKEWr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_DESKEWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_DESKEW_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_DESKEW_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_RSFEC_RBUF_MPPr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923100,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_RSFEC_RBUF_MPPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_RSFEC_RBUF_MPP_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923100,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_RSFEC_RBUF_MPP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_RSFEC_RS400G_MPPr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_RSFEC_RS400G_MPPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_RSFEC_RS400G_MPP_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_RSFEC_RS400G_MPP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_RX_1588_400Gr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923e00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_RX_1588_400Gr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_RX_1588_400G_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923e00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_RX_1588_400G_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_RX_1588_MPPr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923c00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_RX_1588_MPPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_RX_1588_MPP_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923c00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_RX_1588_MPP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_SPD_TBLr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923600,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_SPD_TBLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_SPD_TBL_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923600,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_SPD_TBL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_TX_1588_400Gr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923b00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_TX_1588_400Gr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_TX_1588_400G_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923b00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_TX_1588_400G_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_TX_1588_MPPr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923900,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_TX_1588_MPPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_TX_1588_MPP_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923900,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_TX_1588_MPP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_UM_TBLr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923800,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_UM_TBLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X1_ECC_ECC_STATUS_UM_TBL_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2923800,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_ECC_STATUS_UM_TBL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_ECC_INTERRUPT_EN_1BITr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2923a00,
        0,
        0,
        9,
        soc_RX_X1_ECC_INTERRUPT_EN_1BITr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_ECC_INTERRUPT_EN_2BITr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2923b00,
        0,
        0,
        9,
        soc_RX_X1_ECC_INTERRUPT_EN_2BITr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_ECC_INTERRUPT_STATUS_1BITr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2923800,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_RX_X1_ECC_INTERRUPT_STATUS_1BITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_ECC_INTERRUPT_STATUS_2BITr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2923900,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_RX_X1_ECC_INTERRUPT_STATUS_2BITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_ECC_STATUS_FEC_MEM_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2923000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_STATUS_FEC_MEM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_ECC_STATUS_FEC_MEM_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2923100,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_STATUS_FEC_MEM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_ECC_STATUS_FEC_MEM_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2923200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_STATUS_FEC_MEM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_ECC_STATUS_FEC_MEM_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2923300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_ECC_STATUS_FEC_MEM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HIr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x292b100,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LOr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x292b000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HIr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x292b300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LOr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x292b200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X2_CONTROL0_MISC_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2a02300,
        0,
        0,
        3,
        soc_RX_X2_CONTROL0_MISC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X2_CONTROL0_MISC_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2a02400,
        0,
        0,
        4,
        soc_RX_X2_CONTROL0_MISC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000203, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X2_STATUS0_CL82_SCRIDLE_TEST_ERRr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2a03000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X2_STATUS0_CL82_SCRIDLE_TEST_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS0_CL91_RXP_STATUSr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c35100,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_RX_X4_CL91_STATUS0_CL91_RXP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATEr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c35000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c35600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c35700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c35200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c35300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c35400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c35500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c36000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c36200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c36400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c36600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c36100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c36300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c36500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c36700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_BLKSYNC_CONFIGr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13500,
        0,
        0,
        6,
        soc_RX_X4_CONTROL0_BLKSYNC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_CL36RX_CONTROLr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13c00,
        0,
        0,
        7,
        soc_RX_X4_CONTROL0_CL36RX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_CL91_RX_CONTROL_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13300,
        0,
        0,
        10,
        soc_RX_X4_CONTROL0_CL91_RX_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_CL91_THRESHOLDr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13100,
        0,
        0,
        2,
        soc_RX_X4_CONTROL0_CL91_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x000001a1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_CL91_TIMERr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13200,
        0,
        0,
        2,
        soc_RX_X4_CONTROL0_CL91_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_DECODE_CONTROL_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c13200,
        0,
        0,
        6,
        soc_RX_X4_CONTROL0_DECODE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_DECODE_CONTROL_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13400,
        0,
        0,
        11,
        soc_RX_X4_CONTROL0_DECODE_CONTROL_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00002270, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_DECODE_CONTROL_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c13200,
        0,
        0,
        6,
        soc_RX_X4_CONTROL0_DECODE_CONTROL_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTRr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13e00,
        0,
        0,
        3,
        soc_RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_LINK_CONTROLr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13900,
        0,
        0,
        2,
        soc_RX_X4_CONTROL0_LINK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_PCS_CONTROL_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13000,
        0,
        0,
        8,
        soc_RX_X4_CONTROL0_PCS_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_PMA_CONTROL_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c13300,
        0,
        0,
        2,
        soc_RX_X4_CONTROL0_PMA_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_PMA_CONTROL_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13700,
        0,
        0,
        2,
        soc_RX_X4_CONTROL0_PMA_CONTROL_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_PMA_CONTROL_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c13300,
        0,
        0,
        2,
        soc_RX_X4_CONTROL0_PMA_CONTROL_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_RS_FEC_RX_CONTROL_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c13100,
        0,
        0,
        2,
        soc_RX_X4_CONTROL0_RS_FEC_RX_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_RS_FEC_RX_CONTROL_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c13100,
        0,
        0,
        2,
        soc_RX_X4_CONTROL0_RS_FEC_RX_CONTROL_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_RS_FEC_TIMERr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c13000,
        0,
        0,
        2,
        soc_RX_X4_CONTROL0_RS_FEC_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_RS_FEC_TIMER_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c13000,
        0,
        0,
        2,
        soc_RX_X4_CONTROL0_RS_FEC_TIMER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_RX_TS_CONTROLr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c13400,
        0,
        0,
        4,
        soc_RX_X4_CONTROL0_RX_TS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_RX_TS_CONTROL_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c13400,
        0,
        0,
        4,
        soc_RX_X4_CONTROL0_RX_TS_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL0_SYNCE_FRACTIONAL_DIVr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c13d00,
        0,
        0,
        1,
        soc_RX_X4_CONTROL0_SYNCE_FRACTIONAL_DIVr_fields,
        SOC_RESET_VAL_DEC(0x000014a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RXP_1588_SFD_TS_CONTROLr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1f000,
        0,
        0,
        4,
        soc_RX_X4_CONTROL1_RXP_1588_SFD_TS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1f200,
        0,
        0,
        2,
        soc_RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1f400,
        0,
        0,
        2,
        soc_RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1f600,
        0,
        0,
        2,
        soc_RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1f800,
        0,
        0,
        2,
        soc_RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1fa00,
        0,
        0,
        2,
        soc_RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1f100,
        0,
        0,
        2,
        soc_RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1f300,
        0,
        0,
        2,
        soc_RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1f500,
        0,
        0,
        2,
        soc_RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1f700,
        0,
        0,
        2,
        soc_RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1f900,
        0,
        0,
        2,
        soc_RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_CORRUPTr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38b00,
        0,
        0,
        7,
        soc_RX_X4_ECC_CORRUPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_DISABLE_ECC_MEMr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38a00,
        0,
        0,
        7,
        soc_RX_X4_ECC_DISABLE_ECC_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_INTERRUPT_EN_1BITr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38800,
        0,
        0,
        7,
        soc_RX_X4_ECC_INTERRUPT_EN_1BITr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_INTERRUPT_EN_2BITr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38900,
        0,
        0,
        7,
        soc_RX_X4_ECC_INTERRUPT_EN_2BITr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_INTERRUPT_STATUS_1BITr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38600,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RX_X4_ECC_INTERRUPT_STATUS_1BITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_INTERRUPT_STATUS_2BITr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38700,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_RX_X4_ECC_INTERRUPT_STATUS_2BITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38100,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_STATUS_DESKEW_MEM_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_ECC_STATUS_DESKEW_MEM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_STATUS_DESKEW_MEM_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38400,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_ECC_STATUS_DESKEW_MEM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_ECC_STATUS_DESKEW_MEM_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c38500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_ECC_STATUS_DESKEW_MEM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_FEC_CONTROL_FEC_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c14000,
        0,
        0,
        6,
        soc_RX_X4_FEC_CONTROL_FEC_0r_fields,
        SOC_RESET_VAL_DEC(0x0000442c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_FEC_CONTROL_FEC_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c14100,
        0,
        0,
        6,
        soc_RX_X4_FEC_CONTROL_FEC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_FEC_CONTROL_FEC_2r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c14200,
        0,
        0,
        4,
        soc_RX_X4_FEC_CONTROL_FEC_2r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_FEC_CONTROL_FEC_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c14300,
        0,
        0,
        3,
        soc_RX_X4_FEC_CONTROL_FEC_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_FEC_CONTROL_FEC_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c14000,
        0,
        0,
        6,
        soc_RX_X4_FEC_CONTROL_FEC_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000442c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_FEC_CONTROL_FEC_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c14000,
        0,
        0,
        6,
        soc_RX_X4_FEC_CONTROL_FEC_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000442c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_FEC_CONTROL_FEC_1_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c14100,
        0,
        0,
        6,
        soc_RX_X4_FEC_CONTROL_FEC_1_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_FEC_CONTROL_FEC_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c14100,
        0,
        0,
        6,
        soc_RX_X4_FEC_CONTROL_FEC_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_FEC_CONTROL_FEC_2_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c14200,
        0,
        0,
        4,
        soc_RX_X4_FEC_CONTROL_FEC_2_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00007c00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_FEC_CONTROL_FEC_2_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c14200,
        0,
        0,
        4,
        soc_RX_X4_FEC_CONTROL_FEC_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_BIT_ERROR_COUNTER_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_BIT_ERROR_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_BIT_ERROR_COUNTER_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_BIT_ERROR_COUNTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_BIT_ERROR_COUNTER_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_BIT_ERROR_COUNTER_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_BIT_ERROR_COUNTER_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_BIT_ERROR_COUNTER_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_CORRECTED_COUNTER_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_CORRECTED_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_CORRECTED_COUNTER_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_CORRECTED_COUNTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_CORRECTED_COUNTER_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_CORRECTED_COUNTER_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_CORRECTED_COUNTER_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_CORRECTED_COUNTER_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_UNCORRECTED_COUNTER_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_UNCORRECTED_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_UNCORRECTED_COUNTER_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_UNCORRECTED_COUNTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_UNCORRECTED_COUNTER_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_UNCORRECTED_COUNTER_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_FEC_UNCORRECTED_COUNTER_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS0_FEC_UNCORRECTED_COUNTER_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_RS_FEC_RXP_STATUSr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35100,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_RX_X4_RS_FEC_STATUS0_RS_FEC_RXP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS0_RS_FEC_RXP_STATUS_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c35100,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_RX_X4_RS_FEC_STATUS0_RS_FEC_RXP_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_2r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_3r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_2_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_3_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_LOW_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_2r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_3r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_2_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_3_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c36700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_RS_FEC_STATUS1_RS_FEC_FEC_SYMB_ERR_CNTR_UP_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_AM_LOCK_LATCHED_STATUSr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15500,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RX_X4_STATUS0_AM_LOCK_LATCHED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15500,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15500,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BIPCOUNT_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BIPCOUNT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BIPCOUNT_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BIPCOUNT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BIPCOUNT_2r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BIPCOUNT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BIPCOUNT_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BIPCOUNT_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BIPCOUNT_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BIPCOUNT_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BIPCOUNT_1_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BIPCOUNT_1_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BIPCOUNT_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BIPCOUNT_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BIPCOUNT_2_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BIPCOUNT_2_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BIPCOUNT_2_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BIPCOUNT_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_DBG0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15100,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BLKSYNC_DBG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_DBG1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15200,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BLKSYNC_DBG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_DBG2r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15300,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BLKSYNC_DBG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_DBG0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15100,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BLKSYNC_DBG0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_DBG0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15100,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BLKSYNC_DBG0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_DBG1_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15200,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BLKSYNC_DBG1_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_DBG1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15200,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BLKSYNC_DBG1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_DBG2_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15300,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BLKSYNC_DBG2_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_DBG2_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15300,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_BLKSYNC_DBG2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_STATUSr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS0_BLKSYNC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_STATUS_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS0_BLKSYNC_STATUS_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLKSYNC_STATUS_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS0_BLKSYNC_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUSr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15400,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15400,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15400,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_CL91_FC_STATUSr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15e00,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_RX_X4_STATUS0_CL91_FC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_PCS_LIVE_STATUS_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15600,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RX_X4_STATUS0_PCS_LIVE_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15a00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15b00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15a00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15a00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c15b00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15b00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS0_RS_SYMBOLr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15c00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_RS_SYMBOLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS0_RS_SYMBOL_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c15c00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS0_RS_SYMBOL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS1_BER_HOr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS1_BER_HOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_BER_HO_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS1_BER_HO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS1_BER_LOr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS1_BER_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_BER_LO_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS1_BER_LO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_CL36RX_BERCOUNTr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16a00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS1_CL36RX_BERCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS1_CL49_SCRIDLE_TEST_ERRr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS1_CL49_SCRIDLE_TEST_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_CL49_SCRIDLE_TEST_ERR_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS1_CL49_SCRIDLE_TEST_ERR_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_CL49_SCRIDLE_TEST_ERR_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS1_CL49_SCRIDLE_TEST_ERR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_DECODE_STATUS_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16200,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS1_DECODE_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS1_DECODE_STATUS_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_DECODE_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_DECODE_STATUS_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16400,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_DECODE_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS1_DECODE_STATUS_3r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_DECODE_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_DECODE_STATUS_1_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_DECODE_STATUS_1_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_DECODE_STATUS_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_DECODE_STATUS_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_DECODE_STATUS_3_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_DECODE_STATUS_3_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_DECODE_STATUS_3_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_DECODE_STATUS_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS1_ERRORED_BLOCKS_HOr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_ERRORED_BLOCKS_HOr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_ERRORED_BLOCKS_HO_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_ERRORED_BLOCKS_HO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_IEEE_25G_PARLLEL_DET_STSr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16b00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_IEEE_25G_PARLLEL_DET_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS1_PCS_LATCHED_STATUS_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16000,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        11,
        soc_RX_X4_STATUS1_PCS_LATCHED_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_PCS_LATCHED_STATUS_1_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16000,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_RX_X4_STATUS1_PCS_LATCHED_STATUS_1_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_PCS_LATCHED_STATUS_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16000,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        11,
        soc_RX_X4_STATUS1_PCS_LATCHED_STATUS_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_PCS_LIVE_STATUS_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c16100,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_RX_X4_STATUS1_PCS_LIVE_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS1_RL_MODE_HW_STATUSr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16100,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS1_RL_MODE_HW_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_RL_MODE_HW_STATUS_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16100,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS1_RL_MODE_HW_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS1_RL_MODE_SW_CONTROLr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16200,
        0,
        0,
        2,
        soc_RX_X4_STATUS1_RL_MODE_SW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_RL_MODE_SW_CONTROL_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16200,
        0,
        0,
        2,
        soc_RX_X4_STATUS1_RL_MODE_SW_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS1_RX_LATCHED_STATUSr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16700,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_RX_LATCHED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS1_RX_LATCHED_STATUS_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c16700,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS1_RX_LATCHED_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17100,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17400,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17100,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17100,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17400,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17400,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17600,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL91_FC_SLIP_CNTr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS2_CL91_FC_SLIP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_CL91_SYNC_STATUSr */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17a00,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_RX_X4_STATUS2_CL91_SYNC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS2_FEC_SYNC_FSM_STATEr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17b00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_FEC_SYNC_FSM_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000f8ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_FEC_SYNC_FSM_STATE_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c17b00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_FEC_SYNC_FSM_STATE_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_FEC_SYNC_FSM_STATE_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17b00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS2_FEC_SYNC_FSM_STATE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000f8ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS2_RS_FEC_SYNC_STATUSr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17a00,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_RX_X4_STATUS2_RS_FEC_SYNC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS2_RS_FEC_SYNC_STATUS_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c17a00,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_RX_X4_STATUS2_RS_FEC_SYNC_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c18a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c18a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRAH_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c18500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRAH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRAH_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRAH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRAH_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRAH_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRAH_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRAH_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRAH_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRAH_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRAH_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRAH_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRAH_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c18500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRAH_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRL_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c18000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRL_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRL_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRL_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRL_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRL_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c18000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRL_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS3_FEC_DBG_ERRL_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c18000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS3_FEC_DBG_ERRL_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c19000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c19000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c19200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c19200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c19100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c19500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c19100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS4_PRTPERRORCOUNTERr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c19300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_PRTPERRORCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_PRTPERRORCOUNTER_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c19300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS4_PRTPERRORCOUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS4_PRTPSTATUSr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c19400,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS4_PRTPSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS4_PRTPSTATUS_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c19400,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS4_PRTPSTATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_AM_TS_INFO_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS5_AM_TS_INFO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_AM_TS_INFO_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS5_AM_TS_INFO_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_AM_TS_INFO_2r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS5_AM_TS_INFO_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_AM_TS_INFO_3r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1aa00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS5_AM_TS_INFO_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_AM_TS_INFO_4r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1ab00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS5_AM_TS_INFO_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_AM_TS_INFO_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS5_AM_TS_INFO_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_AM_TS_INFO_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS5_AM_TS_INFO_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_AM_TS_INFO_2_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS5_AM_TS_INFO_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_AM_TS_INFO_3_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1aa00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS5_AM_TS_INFO_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_AM_TS_INFO_4_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1ab00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS5_AM_TS_INFO_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1a600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1a700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1a800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1a900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1a500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1a100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1a200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1a300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1a400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0_BCM56670_B0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c1a000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0_BCM56670_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_SKEW_OFFSETS_0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a200,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS5_SKEW_OFFSETS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_SKEW_OFFSETS_1r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a300,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS5_SKEW_OFFSETS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_SKEW_OFFSETS_2r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a400,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS5_SKEW_OFFSETS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_SKEW_OFFSETS_3r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a500,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS5_SKEW_OFFSETS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_STATUS5_SKEW_OFFSETS_4r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a600,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS5_SKEW_OFFSETS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_SKEW_OFFSETS_0_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a200,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS5_SKEW_OFFSETS_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_SKEW_OFFSETS_1_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a300,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS5_SKEW_OFFSETS_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_SKEW_OFFSETS_2_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a400,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS5_SKEW_OFFSETS_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_SKEW_OFFSETS_3_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a500,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS5_SKEW_OFFSETS_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_STATUS5_SKEW_OFFSETS_4_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1a600,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS5_SKEW_OFFSETS_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_AM_OFFSET0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39200,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS6_RX_DESKEW_AM_OFFSET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_AM_OFFSET1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39500,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS6_RX_DESKEW_AM_OFFSET1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_AM_OFFSET2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39800,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS6_RX_DESKEW_AM_OFFSET2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_AM_OFFSET3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39b00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS6_RX_DESKEW_AM_OFFSET3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_AM_OFFSET4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39e00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_RX_X4_STATUS6_RX_DESKEW_AM_OFFSET4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39100,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39400,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39700,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39d00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC0r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC1r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39300,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC2r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39600,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC3r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_REG_INT_RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC4r */
        soc_block_list[202],
        soc_genreg,
        1,
        0,
        0x2c39c00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_RX_X4_TEST_STATUS0_CL82_SCRIDLE_TEST_ERRr */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1b000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_TEST_STATUS0_CL82_SCRIDLE_TEST_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_RX_X4_TEST_STATUS0_CL82_SCRIDLE_TEST_ERR_BCM88690_B0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0,
        0x2c1b000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_RX_X4_TEST_STATUS0_CL82_SCRIDLE_TEST_ERR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R_64r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R_127r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R_255r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_255r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R_511r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_511r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R_1023r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R_1518r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_1518r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R_2047r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_2047r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R_4095r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_4095r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R_9216r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_9216r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_R_16383r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_16383r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R_1023_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_1023_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_1023_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_1023_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R_127_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_127_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_127_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_127_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R_1518_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_1518_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_1518_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_1518_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R_16383_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_16383_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_16383_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_16383_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R_2047_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_2047_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_2047_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_2047_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R_255_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_255_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_255_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_255_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R_4095_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_4095_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_4095_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_4095_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R_511_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_511_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_511_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_511_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R_64_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_64_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_64_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_64_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_R_9216_BCM88650_B0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_9216_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_9216_BCM88660_A0r */
        soc_block_list[211],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_R_9216_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

