<table>
 <tr>
   <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>2021.1 Versal™ NoC DDRMC Tutorials</h1>
   </td>
 </tr>
 <tr>
 <td align="center"><h1>Introduction to NoC DDRMC Design Flow </h1>
 </td>
 </tr>
</table>

# Introduction

## Tutorial Overview
This tutorial introduce different design aspects for the NoC DDRMC by providing step-by-step instructions to create different designs and running simulations.



# Before You Begin

To build and run the NoC DDRMC tutorials, download and install the following:

* [Vivado 2021.2](www.xilinx.com)


## Module 01 -Basic NoC Design


[Read more...](Module_01_Basic_NoC_Design)

## Module 02 - Using the Integrated Memory Controller with the NoC


[Read more...](Module_02_Using_Integrated_Memory_Controller_with_NoC)

## Module 03 -Isochronous Class with Streaming Traffic


[Read more...](Module_03_Isochronous_class_with_streaming_traffic)

## Module 04 - Inter-NoC Interface-Connecting Multiple NoC Instances


[Read more...](Module_04_Inter_NoC_Interface_Connecting_multiple_NoC_instances)

## Module 05 - Synthesis and Implementing the Design


[Read more...](Module_05_Synthesis_and_Implementing_Design)





Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.

<p align="center"><sup>Copyright© 2020-2021 Xilinx</sup><br><sup>XD028</sup><br></p>


