TimeQuest Timing Analyzer report for Arduboy
Fri Dec 24 19:35:50 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Timing Closure Recommendations
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Metastability Summary
 14. Board Trace Model Assignments
 15. Input Transition Times
 16. Signal Integrity Metrics (Slow 1100mv 100c Model)
 17. Setup Transfers
 18. Hold Transfers
 19. Recovery Transfers
 20. Removal Transfers
 21. Report TCCS
 22. Report RSKM
 23. Unconstrained Paths Summary
 24. Clock Status Summary
 25. Unconstrained Input Ports
 26. Unconstrained Output Ports
 27. Unconstrained Input Ports
 28. Unconstrained Output Ports
 29. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; Arduboy                                                 ;
; Device Family         ; Cyclone V                                               ;
; Device Name           ; 5CSEBA6U23I7                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Slow 1100mV 100C Model                                  ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.5%      ;
;     Processor 3            ;  10.6%      ;
;     Processor 4            ;   9.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; sys/sys_top.sdc ; OK     ; Fri Dec 24 19:35:46 2021 ;
+-----------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Clock Name                                                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                        ; Source                                                                               ; Targets                                                                               ;
+-----------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; Generated ; 3.125  ; 320.0 MHz  ; 0.000 ; 1.562  ; 50.00      ; 5         ; 32          ;       ;        ;           ;            ; false    ; FPGA_CLK2_50                                                                  ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                ; { emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }             ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 8         ; 1           ;       ;        ;           ;            ; false    ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]         ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]           ; { emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }           ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; Generated ; 62.500 ; 16.0 MHz   ; 0.000 ; 31.250 ; 50.00      ; 20        ; 1           ;       ;        ;           ;            ; false    ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]         ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]           ; { emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk }           ;
; FPGA_CLK1_50                                                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { FPGA_CLK1_50 }                                                                      ;
; FPGA_CLK2_50                                                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { FPGA_CLK2_50 }                                                                      ;
; FPGA_CLK3_50                                                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { FPGA_CLK3_50 }                                                                      ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; Generated ; 2.393  ; 417.87 MHz ; 0.000 ; 1.196  ; 50.00      ; 512       ; 4279        ;       ;        ;           ;            ; false    ; FPGA_CLK3_50                                                                  ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }     ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; Generated ; 40.682 ; 24.58 MHz  ; 0.000 ; 20.341 ; 50.00      ; 17        ; 1           ;       ;        ;           ;            ; false    ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]   ; { pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }   ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Generated ; 6.732  ; 148.54 MHz ; 0.000 ; 3.366  ; 50.00      ; 3         ; 1           ;       ;        ;           ;            ; false    ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]         ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0] ; { pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk } ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; Generated ; 2.244  ; 445.61 MHz ; 0.000 ; 1.122  ; 50.00      ; 512       ; 4563        ;       ;        ;           ;            ; false    ; FPGA_CLK1_50                                                                  ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] }             ;
; spi_sck                                                                           ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { spi|sclk_out }                                                                      ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk }                                ;
+-----------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                            ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                        ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; 39.73 MHz  ; 39.73 MHz       ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
; 40.73 MHz  ; 40.73 MHz       ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ;      ;
; 65.13 MHz  ; 65.13 MHz       ; FPGA_CLK1_50                                                                      ;      ;
; 69.15 MHz  ; 69.15 MHz       ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ;      ;
; 136.07 MHz ; 136.07 MHz      ; FPGA_CLK2_50                                                                      ;      ;
; 152.67 MHz ; 152.67 MHz      ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 180.47 MHz ; 180.47 MHz      ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ;      ;
; 244.14 MHz ; 244.14 MHz      ; spi_sck                                                                           ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                              ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.182  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2.467  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 4.459  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 4.645  ; 0.000         ;
; spi_sck                                                                           ; 5.904  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 10.538 ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 12.651 ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 15.510 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                              ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.249 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.254 ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 0.267 ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.267 ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 0.319 ; 0.000         ;
; spi_sck                                                                           ; 0.351 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.356 ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 0.411 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                           ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 3.151  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 6.542  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 15.017 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 20.995 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 57.225 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                           ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1.088 ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 1.194 ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 1.238 ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 1.360 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1.867 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 1.122  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.196  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; 1.562  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 1.931  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 3.585  ; 0.000         ;
; spi_sck                                                                           ; 4.255  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 9.169  ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 9.210  ; 0.000         ;
; FPGA_CLK3_50                                                                      ; 9.730  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 11.062 ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 18.902 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 29.830 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


-------------------------
; Metastability Summary ;
-------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 191
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.995
Worst Case Available Settling Time: 2.875 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HDMI_MCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_I2C_SCL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_L       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_R       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_SPDIF   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDIO_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_POWER     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_SPI_CLK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_SPI_MOSI   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_SCL        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_LRCLK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_I2S      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_USER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_HDD       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_SPI_CS     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nWE     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCAS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nRAS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCS     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SDI       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CONVST    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_I2C_SDA  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDIO_DAT[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDIO_CMD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_SDA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_IO[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_IO[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_IO[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDCD_SPDIF    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_IO[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_IO[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDIO_DAT[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDIO_DAT[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDIO_DAT[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_IO[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_IO[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; SD_SPI_MISO  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDO      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HDMI_I2C_SDA ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDIO_DAT[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDIO_CMD     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_SDA       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USER_IO[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USER_IO[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USER_IO[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_HS       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDCD_SPDIF   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USER_IO[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USER_IO[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDIO_DAT[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDIO_DAT[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDIO_DAT[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USER_IO[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USER_IO[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_RESET    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK2_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK3_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK1_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_EN       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_OSD      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_USER     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HDMI_TX_INT  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_MCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_I2C_SCL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; AUDIO_L       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; AUDIO_R       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; AUDIO_SPDIF   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; SDIO_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; LED_POWER     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SD_SPI_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SD_SPI_MOSI   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; IO_SCL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_LRCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; HDMI_I2S      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.37e-05 V                   ; 3.09 V              ; -0.0146 V           ; 0.138 V                              ; 0.073 V                              ; 7.11e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.37e-05 V                  ; 3.09 V             ; -0.0146 V          ; 0.138 V                             ; 0.073 V                             ; 7.11e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.15e-05 V                   ; 3.12 V              ; -0.037 V            ; 0.165 V                              ; 0.109 V                              ; 7.77e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.15e-05 V                  ; 3.12 V             ; -0.037 V           ; 0.165 V                             ; 0.109 V                             ; 7.77e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0359 V           ; 0.272 V                              ; 0.084 V                              ; 6.28e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0359 V          ; 0.272 V                             ; 0.084 V                             ; 6.28e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0359 V           ; 0.272 V                              ; 0.084 V                              ; 6.28e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0359 V          ; 0.272 V                             ; 0.084 V                             ; 6.28e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.37e-05 V                   ; 3.09 V              ; -0.0146 V           ; 0.138 V                              ; 0.073 V                              ; 7.11e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.37e-05 V                  ; 3.09 V             ; -0.0146 V          ; 0.138 V                             ; 0.073 V                             ; 7.11e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.15e-05 V                   ; 3.12 V              ; -0.037 V            ; 0.165 V                              ; 0.109 V                              ; 7.77e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.15e-05 V                  ; 3.12 V             ; -0.037 V           ; 0.165 V                             ; 0.109 V                             ; 7.77e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0359 V           ; 0.272 V                              ; 0.084 V                              ; 6.28e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0359 V          ; 0.272 V                             ; 0.084 V                             ; 6.28e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.15e-05 V                   ; 3.12 V              ; -0.037 V            ; 0.165 V                              ; 0.109 V                              ; 7.77e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.15e-05 V                  ; 3.12 V             ; -0.037 V           ; 0.165 V                             ; 0.109 V                             ; 7.77e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.37e-05 V                   ; 3.09 V              ; -0.0146 V           ; 0.138 V                              ; 0.073 V                              ; 7.11e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.37e-05 V                  ; 3.09 V             ; -0.0146 V          ; 0.138 V                             ; 0.073 V                             ; 7.11e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.15e-05 V                   ; 3.12 V              ; -0.037 V            ; 0.165 V                              ; 0.109 V                              ; 7.77e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.15e-05 V                  ; 3.12 V             ; -0.037 V           ; 0.165 V                             ; 0.109 V                             ; 7.77e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0359 V           ; 0.272 V                              ; 0.084 V                              ; 6.28e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0359 V          ; 0.272 V                             ; 0.084 V                             ; 6.28e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0367 V           ; 0.271 V                              ; 0.085 V                              ; 6.29e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0367 V          ; 0.271 V                             ; 0.085 V                             ; 6.29e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; LED_USER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; LED_HDD       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SD_SPI_CS     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_A[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_nWE     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_nCAS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_nRAS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_nCS     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SDI       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CONVST    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; HDMI_I2C_SDA  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDIO_DAT[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDIO_CMD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; IO_SDA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; USER_IO[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; USER_IO[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; USER_IO[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-05 V                   ; 3.13 V              ; -0.0359 V           ; 0.272 V                              ; 0.084 V                              ; 6.28e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-05 V                  ; 3.13 V             ; -0.0359 V          ; 0.272 V                             ; 0.084 V                             ; 6.28e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; SDCD_SPDIF    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; USER_IO[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; USER_IO[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDIO_DAT[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDIO_DAT[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SDIO_DAT[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; USER_IO[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; USER_IO[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; > 2147483647 ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2497         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 29783399     ; 64       ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 6122023      ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; FPGA_CLK2_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK2_50                                                                      ; 17104        ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; FPGA_CLK2_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; spi_sck                                                                           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 95721        ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path   ; 0        ; 0        ; 0        ;
; spi_sck                                                                           ; spi_sck                                                                           ; 1019         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 8614         ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; > 2147483647 ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2497         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 29783399     ; 64       ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 6122023      ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; FPGA_CLK2_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK2_50                                                                      ; 17104        ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; FPGA_CLK2_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; spi_sck                                                                           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 95721        ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path   ; 0        ; 0        ; 0        ;
; spi_sck                                                                           ; spi_sck                                                                           ; 1019         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 8614         ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1          ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 321        ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; FPGA_CLK1_50                                                                      ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 23         ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK1_50                                                                      ; false path ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 17         ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 8          ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1          ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 321        ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; FPGA_CLK1_50                                                                      ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 23         ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK1_50                                                                      ; false path ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 17         ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 8          ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 45    ; 45   ;
; Unconstrained Output Port Paths ; 71    ; 71   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                            ; Clock                                                                             ; Type      ; Status        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+---------------+
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; Base      ; Constrained   ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK2_50                                                                      ; Base      ; Constrained   ;
; FPGA_CLK3_50                                                                      ; FPGA_CLK3_50                                                                      ; Base      ; Constrained   ;
; emu:emu|atmega32u4:atmega32u4|atmega_spi_m:SPI_DISPLAY.spi|SPCR[3]                ;                                                                                   ; Base      ; Unconstrained ;
; emu:emu|atmega32u4:atmega32u4|mega:atmega32u4_inst|skip_next_clock                ;                                                                                   ; Base      ; Unconstrained ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; Generated ; Constrained   ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; Generated ; Constrained   ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; Generated ; Constrained   ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; Generated ; Constrained   ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; Generated ; Constrained   ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Generated ; Constrained   ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; Generated ; Constrained   ;
; spi|sclk_out                                                                      ; spi_sck                                                                           ; Base      ; Constrained   ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; Base      ; Constrained   ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; HDMI_I2C_SDA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_INT  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO_SDA       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; Partially constrained                                                                ;
; USER_IO[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_EN       ; Partially constrained                                                                ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; HDMI_I2C_SCL  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_I2C_SDA  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_I2S      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_LRCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_MCLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_SCLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_CLK   ; Partially constrained                                                                 ;
; HDMI_TX_DE    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_HS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_VS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO_SCL        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]        ; Partially constrained                                                                 ;
; LED[2]        ; Partially constrained                                                                 ;
; LED[6]        ; Partially constrained                                                                 ;
; SDCD_SPDIF    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_SPI_CS     ; Partially constrained                                                                 ;
; USER_IO[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_IO[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_IO[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_IO[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; HDMI_I2C_SDA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_INT  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO_SDA       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; Partially constrained                                                                ;
; USER_IO[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_EN       ; Partially constrained                                                                ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; HDMI_I2C_SCL  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_I2C_SDA  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_I2S      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_LRCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_MCLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_SCLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_CLK   ; Partially constrained                                                                 ;
; HDMI_TX_DE    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_HS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_VS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO_SCL        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]        ; Partially constrained                                                                 ;
; LED[2]        ; Partially constrained                                                                 ;
; LED[6]        ; Partially constrained                                                                 ;
; SDCD_SPDIF    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_SPI_CS     ; Partially constrained                                                                 ;
; USER_IO[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_IO[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_IO[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_IO[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Fri Dec 24 19:35:34 2021
Info: Command: quartus_sta Arduboy -c Arduboy
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 20 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 178 nodes File: C:/Users/aberu/Downloads/Arduboy_MiSTer-master/rtl/avr/ring_counter.v Line: 34
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[0]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[1]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[1]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[2]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[2]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[3]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[3]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[4]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[4]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[5]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[5]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[6]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[6]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[7]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[7]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[8]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[8]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[9]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[9]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[10]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[10]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[11]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[11]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[12]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[12]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[13]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[13]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[14]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[14]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[15]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[15]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[16]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[16]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[17]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[17]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[18]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[18]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[19]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[19]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[20]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[20]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[21]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[21]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[22]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[22]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[23]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[23]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[24]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[24]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[25]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[25]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[26]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[26]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[27]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[27]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[28]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[28]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[29]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[29]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[30]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[30]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[31]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[31]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[32]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[32]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[33]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[33]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[34]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[34]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[35]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[35]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[36]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[36]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[37]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[37]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[38]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[38]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[39]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[39]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[40]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[40]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[41]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[41]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[42]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[42]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[43]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[43]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[44]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[44]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[45]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[45]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[46]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[46]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[47]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[47]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[48]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[48]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[49]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[49]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[50]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[50]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[51]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[51]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[52]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[52]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[53]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[53]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[54]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[54]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[55]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[55]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[56]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[56]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[57]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[57]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[58]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[58]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[59]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[59]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[60]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[60]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[61]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[61]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[62]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[62]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[63]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[63]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[64]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[64]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[65]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[65]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[66]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[66]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[67]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[67]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[68]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[68]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[69]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[69]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[70]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[70]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[71]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[71]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[72]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[72]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[73]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[73]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[74]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[74]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[75]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[75]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[76]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[76]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[77]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[77]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[78]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[78]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[79]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[79]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[80]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[80]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[81]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[81]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[82]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[82]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[83]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[83]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[84]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[84]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[85]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[85]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[86]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[86]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[87]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[87]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[88]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[88]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd2|delay_line[0]|dataf"
Critical Warning (332081): Design contains combinational loop of 178 nodes. Estimating the delays through the loop.
Warning (332125): Found combinational loop of 166 nodes File: C:/Users/aberu/Downloads/Arduboy_MiSTer-master/rtl/avr/ring_counter.v Line: 34
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[0]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[1]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[1]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[2]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[2]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[3]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[3]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[4]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[4]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[5]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[5]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[6]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[6]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[7]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[7]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[8]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[8]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[9]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[9]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[10]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[10]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[11]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[11]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[12]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[12]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[13]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[13]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[14]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[14]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[15]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[15]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[16]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[16]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[17]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[17]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[18]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[18]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[19]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[19]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[20]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[20]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[21]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[21]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[22]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[22]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[23]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[23]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[24]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[24]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[25]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[25]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[26]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[26]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[27]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[27]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[28]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[28]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[29]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[29]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[30]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[30]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[31]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[31]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[32]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[32]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[33]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[33]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[34]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[34]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[35]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[35]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[36]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[36]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[37]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[37]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[38]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[38]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[39]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[39]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[40]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[40]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[41]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[41]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[42]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[42]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[43]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[43]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[44]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[44]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[45]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[45]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[46]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[46]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[47]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[47]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[48]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[48]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[49]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[49]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[50]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[50]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[51]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[51]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[52]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[52]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[53]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[53]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[54]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[54]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[55]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[55]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[56]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[56]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[57]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[57]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[58]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[58]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[59]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[59]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[60]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[60]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[61]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[61]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[62]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[62]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[63]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[63]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[64]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[64]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[65]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[65]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[66]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[66]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[67]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[67]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[68]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[68]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[69]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[69]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[70]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[70]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[71]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[71]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[72]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[72]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[73]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[73]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[74]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[74]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[75]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[75]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[76]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[76]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[77]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[77]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[78]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[78]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[79]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[79]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[80]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[80]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[81]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[81]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[82]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[82]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd1|delay_line[0]|dataf"
Critical Warning (332081): Design contains combinational loop of 166 nodes. Estimating the delays through the loop.
Warning (332125): Found combinational loop of 158 nodes File: C:/Users/aberu/Downloads/Arduboy_MiSTer-master/rtl/avr/ring_counter.v Line: 34
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[0]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[1]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[1]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[2]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[2]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[3]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[3]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[4]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[4]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[5]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[5]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[6]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[6]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[7]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[7]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[8]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[8]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[9]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[9]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[10]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[10]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[11]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[11]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[12]|datae"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[12]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[13]|datae"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[13]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[14]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[14]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[15]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[15]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[16]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[16]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[17]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[17]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[18]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[18]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[19]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[19]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[20]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[20]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[21]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[21]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[22]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[22]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[23]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[23]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[24]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[24]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[25]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[25]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[26]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[26]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[27]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[27]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[28]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[28]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[29]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[29]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[30]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[30]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[31]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[31]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[32]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[32]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[33]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[33]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[34]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[34]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[35]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[35]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[36]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[36]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[37]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[37]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[38]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[38]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[39]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[39]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[40]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[40]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[41]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[41]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[42]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[42]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[43]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[43]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[44]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[44]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[45]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[45]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[46]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[46]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[47]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[47]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[48]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[48]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[49]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[49]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[50]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[50]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[51]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[51]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[52]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[52]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[53]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[53]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[54]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[54]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[55]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[55]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[56]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[56]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[57]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[57]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[58]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[58]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[59]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[59]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[60]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[60]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[61]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[61]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[62]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[62]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[63]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[63]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[64]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[64]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[65]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[65]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[66]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[66]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[67]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[67]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[68]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[68]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[69]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[69]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[70]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[70]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[71]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[71]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[72]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[72]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[73]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[73]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[74]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[74]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[75]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[75]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[76]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[76]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[77]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[77]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[78]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[78]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd0|delay_line[0]|dataf"
Critical Warning (332081): Design contains combinational loop of 158 nodes. Estimating the delays through the loop.
Warning (332125): Found combinational loop of 194 nodes File: C:/Users/aberu/Downloads/Arduboy_MiSTer-master/rtl/avr/ring_counter.v Line: 34
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[0]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[1]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[1]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[2]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[2]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[3]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[3]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[4]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[4]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[5]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[5]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[6]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[6]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[7]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[7]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[8]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[8]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[9]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[9]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[10]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[10]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[11]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[11]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[12]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[12]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[13]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[13]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[14]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[14]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[15]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[15]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[16]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[16]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[17]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[17]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[18]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[18]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[19]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[19]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[20]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[20]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[21]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[21]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[22]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[22]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[23]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[23]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[24]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[24]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[25]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[25]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[26]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[26]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[27]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[27]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[28]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[28]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[29]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[29]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[30]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[30]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[31]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[31]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[32]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[32]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[33]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[33]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[34]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[34]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[35]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[35]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[36]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[36]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[37]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[37]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[38]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[38]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[39]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[39]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[40]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[40]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[41]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[41]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[42]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[42]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[43]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[43]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[44]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[44]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[45]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[45]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[46]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[46]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[47]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[47]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[48]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[48]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[49]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[49]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[50]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[50]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[51]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[51]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[52]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[52]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[53]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[53]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[54]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[54]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[55]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[55]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[56]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[56]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[57]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[57]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[58]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[58]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[59]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[59]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[60]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[60]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[61]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[61]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[62]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[62]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[63]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[63]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[64]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[64]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[65]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[65]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[66]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[66]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[67]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[67]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[68]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[68]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[69]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[69]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[70]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[70]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[71]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[71]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[72]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[72]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[73]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[73]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[74]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[74]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[75]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[75]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[76]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[76]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[77]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[77]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[78]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[78]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[79]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[79]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[80]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[80]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[81]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[81]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[82]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[82]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[83]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[83]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[84]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[84]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[85]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[85]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[86]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[86]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[87]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[87]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[88]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[88]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[89]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[89]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[90]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[90]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[91]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[91]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[92]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[92]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[93]|datad"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[93]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[94]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[94]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[95]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[95]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[96]|dataf"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[96]|combout"
    Warning (332126): Node "emu|atmega32u4|unstable_counters|nd3|delay_line[0]|dataf"
Critical Warning (332081): Design contains combinational loop of 194 nodes. Estimating the delays through the loop.
Warning (332060): Node: emu:emu|atmega32u4:atmega32u4|atmega_spi_m:SPI_DISPLAY.spi|SPCR[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|vgaHdmi:vgaHdmi|altsyncram:mem_rtl_0|altsyncram_drk1:auto_generated|ram_block1a0~porta_address_reg6 is being clocked by emu:emu|atmega32u4:atmega32u4|atmega_spi_m:SPI_DISPLAY.spi|SPCR[3]
Warning (332060): Node: emu:emu|atmega32u4:atmega32u4|mega:atmega32u4_inst|skip_next_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch emu:emu|atmega32u4:atmega32u4|mega:atmega32u4_inst|current_int_vect_registered[1] is being clocked by emu:emu|atmega32u4:atmega32u4|mega:atmega32u4_inst|skip_next_clock
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     2.467               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.459               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     4.645               0.000 FPGA_CLK1_50 
    Info (332119):     5.904               0.000 spi_sck 
    Info (332119):    10.538               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.651               0.000 FPGA_CLK2_50 
    Info (332119):    15.510               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.249               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.254               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.267               0.000 FPGA_CLK1_50 
    Info (332119):     0.267               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.319               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     0.351               0.000 spi_sck 
    Info (332119):     0.356               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.411               0.000 FPGA_CLK2_50 
Info (332146): Worst-case recovery slack is 3.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.151               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     6.542               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):    15.017               0.000 FPGA_CLK1_50 
    Info (332119):    20.995               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    57.225               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 1.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.088               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.194               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.238               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     1.360               0.000 FPGA_CLK1_50 
    Info (332119):     1.867               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 1.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.122               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.196               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.562               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.931               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.585               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     4.255               0.000 spi_sck 
    Info (332119):     9.169               0.000 FPGA_CLK1_50 
    Info (332119):     9.210               0.000 FPGA_CLK2_50 
    Info (332119):     9.730               0.000 FPGA_CLK3_50 
    Info (332119):    11.062               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    18.902               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    29.830               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 191 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 191
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.995
    Info (332114): Worst Case Available Settling Time: 2.875 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 707 warnings
    Info: Peak virtual memory: 5241 megabytes
    Info: Processing ended: Fri Dec 24 19:35:50 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


