m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/StudyRepository/SystemDesignLab/CombinatinalCircuit/sim/full_adder
T_opt
!s110 1713596984
Vb@8NNP>T[hcjm1<9E1^j02
04 10 4 work abs_dif_tb fast 0
=1-2c6dc1a1395c-66236a38-217-2ab4
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
R0
vabs_dif
Z2 !s110 1713599696
!i10b 1
!s100 AE>fGDRW4RdH^b>3@O==k0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdP26g]gBFi:GlOLAQMDBI0
Z4 dD:/StudyRepository/SystemDesignLab/CombinatinalCircuit/sim/top1
w1713599413
8D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/top1/abs_dif.v
FD:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/top1/abs_dif.v
!i122 16
L0 1 20
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2020.4;71
r1
!s85 0
31
Z7 !s108 1713599696.000000
!s107 D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/top1/abs_dif.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/top1/abs_dif.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vabs_dif_tb
R2
!i10b 1
!s100 ?W659Xl8V5@YWg[h?38`40
R3
I=Gi^_]fX8<bgzQ:1k@IRY1
R4
w1712383151
8D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/top1/abs_dif_tb.v
FD:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/top1/abs_dif_tb.v
!i122 17
L0 2 20
R5
R6
r1
!s85 0
31
R7
!s107 D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/top1/abs_dif_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/top1/abs_dif_tb.v|
!i113 0
R8
R1
vcomp
R2
!i10b 1
!s100 K?6n_T6OfXZnU_MHlMW<A0
R3
I8b1_oC:b_QbF_=6VFMcE<0
R4
w1713599200
8D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/comp/comp.v
FD:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/comp/comp.v
!i122 18
L0 1 14
R5
R6
r1
!s85 0
31
R7
!s107 D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/comp/comp.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/comp/comp.v|
!i113 0
R8
R1
vfull_adder
R2
!i10b 1
!s100 LB`C;@`=9l2OeMhU=0kAf2
R3
I;^]f4NhK?e]j[jUc7dSJ52
R4
w1710844151
8D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/full_adder/full_adder.v
FD:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/full_adder/full_adder.v
!i122 19
L0 2 9
R5
R6
r1
!s85 0
31
R7
!s107 D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/full_adder/full_adder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/full_adder/full_adder.v|
!i113 0
R8
R1
vmux_2to1
R2
!i10b 1
!s100 44<>MYI7FmYzFDCM3EIMj0
R3
ImI@6B6d85KYLZKD>aPo9E0
R4
w1712383630
8D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/mux2to1/mux_2to1.v
FD:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/mux2to1/mux_2to1.v
!i122 20
L0 2 16
R5
R6
r1
!s85 0
31
R7
!s107 D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/mux2to1/mux_2to1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/StudyRepository/SystemDesignLab/CombinatinalCircuit/src/mux2to1/mux_2to1.v|
!i113 0
R8
R1
