-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of ent_ae
--
-- Generated
--  by:  wig
--  on:  Wed Nov 10 10:21:17 2004
--  cmd: H:/work/mix_new/MIX/mix_0.pl -strip -nodelta ../../sigport.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_ae-rtl-a.vhd,v 1.2 2004/11/10 09:54:21 wig Exp $
-- $Date: 2004/11/10 09:54:21 $
-- $Log: ent_ae-rtl-a.vhd,v $
-- Revision 1.2  2004/11/10 09:54:21  wig
-- testcase extended
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.46 2004/08/18 10:45:45 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.32 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of ent_ae
--
architecture rtl of ent_ae is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components


	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings


end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
