<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\GOWIN\TangNano-4K-example\dk_video\project\impl\gwsynthesis\dk_video.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\GOWIN\TangNano-4K-example\dk_video\project\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\GOWIN\TangNano-4K-example\dk_video\project\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Feb 08 08:17:40 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4821</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3205</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>33</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>613</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>serial_clk</td>
<td>Base</td>
<td>2.694</td>
<td>371.195
<td>0.000</td>
<td>1.347</td>
<td></td>
<td></td>
<td>serial_clk </td>
</tr>
<tr>
<td>pix_clk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>pix_clk </td>
</tr>
<tr>
<td>ch0_vfb_clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in_s0/F </td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.000
<td>0.000</td>
<td>3.145</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.000
<td>0.000</td>
<td>3.145</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.500
<td>0.000</td>
<td>6.289</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.868</td>
<td>53.000
<td>0.000</td>
<td>9.434</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.808</td>
<td>12.375
<td>0.000</td>
<td>40.404</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.500
<td>0.000</td>
<td>6.289</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>27.000(MHz)</td>
<td>122.655(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pix_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;">71.742(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ch0_vfb_clk_in</td>
<td>50.000(MHz)</td>
<td>87.666(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>12.375(MHz)</td>
<td>76.904(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>79.500(MHz)</td>
<td style="color: #FF0000;">75.022(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of serial_clk!</h4>
<h4>No timing paths to get frequency of GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of TMDS_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pix_clk</td>
<td>Setup</td>
<td>-1.246</td>
<td>3</td>
</tr>
<tr>
<td>pix_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ch0_vfb_clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ch0_vfb_clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-5.135</td>
<td>12</td>
</tr>
<tr>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.212</td>
<td>cnt_vs_9_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>4.386</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-6.166</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>1.122</td>
<td>10.903</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.109</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>1.122</td>
<td>10.846</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.052</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>1.122</td>
<td>10.789</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.995</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>1.122</td>
<td>10.732</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.938</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>1.122</td>
<td>10.675</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-5.914</td>
<td>cnt_vs_9_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>4.088</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-5.914</td>
<td>cnt_vs_9_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>4.088</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.881</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>1.122</td>
<td>10.618</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.824</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>1.122</td>
<td>10.561</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.799</td>
<td>testpattern_inst/Data_tmp_5_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.973</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.767</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>1.122</td>
<td>10.504</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.655</td>
<td>testpattern_inst/Data_tmp_20_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.829</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.590</td>
<td>cnt_vs_9_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/D</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.088</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.485</td>
<td>testpattern_inst/Data_tmp_11_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.659</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.485</td>
<td>testpattern_inst/Data_tmp_3_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.659</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.418</td>
<td>testpattern_inst/Data_tmp_10_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.592</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.418</td>
<td>testpattern_inst/Data_tmp_12_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.592</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-5.346</td>
<td>testpattern_inst/Data_tmp_19_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.520</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.326</td>
<td>testpattern_inst/Data_tmp_6_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.500</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.208</td>
<td>testpattern_inst/Data_tmp_4_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.382</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-5.182</td>
<td>testpattern_inst/Data_tmp_21_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.356</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-5.182</td>
<td>testpattern_inst/Data_tmp_23_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.356</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-5.044</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CE</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.897</td>
<td>4.213</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-5.012</td>
<td>testpattern_inst/Data_tmp_22_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>1.397</td>
<td>3.186</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.158</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.419</td>
</tr>
<tr>
<td>2</td>
<td>0.158</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.419</td>
</tr>
<tr>
<td>3</td>
<td>0.196</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.457</td>
</tr>
<tr>
<td>4</td>
<td>0.196</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.457</td>
</tr>
<tr>
<td>5</td>
<td>0.456</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.717</td>
</tr>
<tr>
<td>6</td>
<td>0.479</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.740</td>
</tr>
<tr>
<td>7</td>
<td>0.479</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.740</td>
</tr>
<tr>
<td>8</td>
<td>0.496</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/ADA[11]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.556</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2/CE</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_2_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_2_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>11</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>12</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>13</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>14</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>15</td>
<td>0.584</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0/RESET</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>16</td>
<td>0.595</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.955</td>
</tr>
<tr>
<td>17</td>
<td>0.623</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.983</td>
</tr>
<tr>
<td>18</td>
<td>0.703</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>0.904</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_OV2640_Controller/I2C/divider_3_s1/Q</td>
<td>u_OV2640_Controller/I2C/divider_3_s1/D</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[4]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[4]/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[8]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[9]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[16]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[18]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[19]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[20]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[22]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[23]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[24]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[27]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[28]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[29]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[30]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].VALUE[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[12]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].adjust_over[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[1]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[1]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-5.870</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[2]/CLEAR</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>4.725</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.156</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1/PRESET</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.064</td>
<td>-0.338</td>
<td>1.475</td>
</tr>
<tr>
<td>2</td>
<td>1.156</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1/PRESET</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.064</td>
<td>-0.338</td>
<td>1.475</td>
</tr>
<tr>
<td>3</td>
<td>1.533</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/PRESET</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>0.162</td>
<td>1.415</td>
</tr>
<tr>
<td>4</td>
<td>1.533</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/PRESET</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>0.162</td>
<td>1.415</td>
</tr>
<tr>
<td>5</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>6</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>7</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>8</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>9</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>10</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>11</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>12</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>13</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>14</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>15</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>16</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>17</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>18</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>19</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>20</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>21</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>22</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>23</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>24</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
<tr>
<td>25</td>
<td>2.633</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.002</td>
<td>-0.170</td>
<td>2.849</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/rd_data_d_Z[15]</td>
</tr>
<tr>
<td>3</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/d7_Z[1]</td>
</tr>
<tr>
<td>4</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/CA_Z[50]</td>
</tr>
<tr>
<td>5</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[0]</td>
</tr>
<tr>
<td>6</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/timer_cnt_Z[2]</td>
</tr>
<tr>
<td>7</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/timer_cnt0_Z[0]</td>
</tr>
<tr>
<td>8</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[5]</td>
</tr>
<tr>
<td>9</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[3]</td>
</tr>
<tr>
<td>10</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[2]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_vs_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>cnt_vs_9_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R4C20[2][B]</td>
<td style=" font-weight:bold;">cnt_vs_9_s1/Q</td>
</tr>
<tr>
<td>1003.314</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[3][B]</td>
<td>ch0_vfb_de_in_s0/I2</td>
</tr>
<tr>
<td>1004.413</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[3][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_de_in_s0/F</td>
</tr>
<tr>
<td>1005.696</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n16_s1/I1</td>
</tr>
<tr>
<td>1006.728</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n16_s1/F</td>
</tr>
<tr>
<td>1006.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 48.584%; route: 1.797, 40.967%; tC2Q: 0.458, 10.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.099</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.891</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.963</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.020</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.077</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.301</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.375</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>17.925</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>17.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>17.982</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.096</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>18.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>18.153</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>18.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>18.210</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>18.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>18.267</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/COUT</td>
</tr>
<tr>
<td>18.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_7_0/CIN</td>
</tr>
<tr>
<td>18.324</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_7_0/COUT</td>
</tr>
<tr>
<td>18.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_s_8_0/CIN</td>
</tr>
<tr>
<td>18.887</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_s_8_0/SUM</td>
</tr>
<tr>
<td>18.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.151</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]/CLK</td>
</tr>
<tr>
<td>13.121</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.534, 41.587%; route: 6.254, 57.359%; tC2Q: 0.115, 1.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.099</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.891</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.963</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.020</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.077</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.301</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.375</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>17.925</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>17.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>17.982</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.096</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>18.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>18.153</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>18.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>18.210</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>18.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>18.267</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/COUT</td>
</tr>
<tr>
<td>18.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_7_0/CIN</td>
</tr>
<tr>
<td>18.830</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_7_0/SUM</td>
</tr>
<tr>
<td>18.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.151</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]/CLK</td>
</tr>
<tr>
<td>13.121</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.477, 41.280%; route: 6.254, 57.660%; tC2Q: 0.115, 1.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.099</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.891</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.963</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.020</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.077</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.301</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.375</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>17.925</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>17.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>17.982</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.096</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>18.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>18.153</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>18.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>18.210</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>18.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>18.773</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/SUM</td>
</tr>
<tr>
<td>18.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.151</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]/CLK</td>
</tr>
<tr>
<td>13.121</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.420, 40.970%; route: 6.254, 57.965%; tC2Q: 0.115, 1.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.099</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.891</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.963</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.020</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.077</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.301</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.375</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>17.925</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>17.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>17.982</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.096</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>18.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>18.153</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>18.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>18.716</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/SUM</td>
</tr>
<tr>
<td>18.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.151</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]/CLK</td>
</tr>
<tr>
<td>13.121</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.363, 40.656%; route: 6.254, 58.273%; tC2Q: 0.115, 1.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.099</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.891</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.963</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.020</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.077</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.301</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.375</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>17.925</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>17.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>17.982</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.096</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>18.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>18.659</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/SUM</td>
</tr>
<tr>
<td>18.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.151</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]/CLK</td>
</tr>
<tr>
<td>13.121</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.306, 40.339%; route: 6.254, 58.584%; tC2Q: 0.115, 1.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_vs_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>cnt_vs_9_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R4C20[2][B]</td>
<td style=" font-weight:bold;">cnt_vs_9_s1/Q</td>
</tr>
<tr>
<td>1003.227</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>ch0_vfb_vs_in_s0/I2</td>
</tr>
<tr>
<td>1004.326</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_vs_in_s0/F</td>
</tr>
<tr>
<td>1006.430</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.884%; route: 2.531, 61.905%; tC2Q: 0.458, 11.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_vs_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>cnt_vs_9_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R4C20[2][B]</td>
<td style=" font-weight:bold;">cnt_vs_9_s1/Q</td>
</tr>
<tr>
<td>1003.227</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>ch0_vfb_vs_in_s0/I2</td>
</tr>
<tr>
<td>1004.326</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_vs_in_s0/F</td>
</tr>
<tr>
<td>1005.804</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/I1</td>
</tr>
<tr>
<td>1006.430</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/F</td>
</tr>
<tr>
<td>1006.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 42.197%; route: 1.905, 46.591%; tC2Q: 0.458, 11.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.099</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.891</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.963</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.020</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.077</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.301</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.375</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>17.925</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>17.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>17.982</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.602</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/SUM</td>
</tr>
<tr>
<td>18.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.151</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]/CLK</td>
</tr>
<tr>
<td>13.121</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.249, 40.019%; route: 6.254, 58.899%; tC2Q: 0.115, 1.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.099</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.891</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.963</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.020</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.077</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.301</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.375</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>17.925</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>17.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>17.982</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.545</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/SUM</td>
</tr>
<tr>
<td>18.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.151</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]/CLK</td>
</tr>
<tr>
<td>13.121</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.192, 39.695%; route: 6.254, 59.216%; tC2Q: 0.115, 1.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>testpattern_inst/Data_tmp_5_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_5_s1/Q</td>
</tr>
<tr>
<td>1005.216</td>
<td>2.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>ch0_vfb_data_in_13_s0/I0</td>
</tr>
<tr>
<td>1006.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_13_s0/F</td>
</tr>
<tr>
<td>1006.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 27.663%; route: 2.415, 60.800%; tC2Q: 0.458, 11.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.099</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.891</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.963</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.020</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.077</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.301</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.375</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>17.925</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>17.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>18.488</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/SUM</td>
</tr>
<tr>
<td>18.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.151</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]/CLK</td>
</tr>
<tr>
<td>13.121</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.135, 39.368%; route: 6.254, 59.538%; tC2Q: 0.115, 1.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>testpattern_inst/Data_tmp_20_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_20_s1/Q</td>
</tr>
<tr>
<td>1005.072</td>
<td>2.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>ch0_vfb_data_in_1_s0/I0</td>
</tr>
<tr>
<td>1006.171</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_1_s0/F</td>
</tr>
<tr>
<td>1006.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 28.704%; route: 2.271, 59.325%; tC2Q: 0.458, 11.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_vs_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>cnt_vs_9_s1/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R4C20[2][B]</td>
<td style=" font-weight:bold;">cnt_vs_9_s1/Q</td>
</tr>
<tr>
<td>40.265</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>ch0_vfb_vs_in_s0/I2</td>
</tr>
<tr>
<td>41.364</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_vs_in_s0/F</td>
</tr>
<tr>
<td>43.468</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td>37.878</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.884%; route: 2.531, 61.905%; tC2Q: 0.458, 11.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][A]</td>
<td>testpattern_inst/Data_tmp_11_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C29[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_11_s1/Q</td>
</tr>
<tr>
<td>1004.902</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>ch0_vfb_data_in_6_s0/I0</td>
</tr>
<tr>
<td>1006.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_6_s0/F</td>
</tr>
<tr>
<td>1006.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 30.039%; route: 2.101, 57.433%; tC2Q: 0.458, 12.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][B]</td>
<td>testpattern_inst/Data_tmp_3_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C29[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_3_s1/Q</td>
</tr>
<tr>
<td>1004.902</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>ch0_vfb_data_in_11_s0/I0</td>
</tr>
<tr>
<td>1006.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_11_s0/F</td>
</tr>
<tr>
<td>1006.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 30.039%; route: 2.101, 57.433%; tC2Q: 0.458, 12.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][B]</td>
<td>testpattern_inst/Data_tmp_10_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C29[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_10_s1/Q</td>
</tr>
<tr>
<td>1004.902</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>ch0_vfb_data_in_5_s0/I0</td>
</tr>
<tr>
<td>1005.934</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_5_s0/F</td>
</tr>
<tr>
<td>1005.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 28.734%; route: 2.101, 58.504%; tC2Q: 0.458, 12.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][B]</td>
<td>testpattern_inst/Data_tmp_12_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C29[1][B]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_12_s1/Q</td>
</tr>
<tr>
<td>1004.902</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>ch0_vfb_data_in_7_s0/I0</td>
</tr>
<tr>
<td>1005.934</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_7_s0/F</td>
</tr>
<tr>
<td>1005.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 28.734%; route: 2.101, 58.504%; tC2Q: 0.458, 12.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td>testpattern_inst/Data_tmp_19_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_19_s1/Q</td>
</tr>
<tr>
<td>1005.236</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>ch0_vfb_data_in_0_s0/I0</td>
</tr>
<tr>
<td>1005.862</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_0_s0/F</td>
</tr>
<tr>
<td>1005.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 17.782%; route: 2.436, 69.198%; tC2Q: 0.458, 13.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>testpattern_inst/Data_tmp_6_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_6_s1/Q</td>
</tr>
<tr>
<td>1005.216</td>
<td>2.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>ch0_vfb_data_in_14_s0/I0</td>
</tr>
<tr>
<td>1005.842</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_14_s0/F</td>
</tr>
<tr>
<td>1005.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 17.887%; route: 2.415, 69.018%; tC2Q: 0.458, 13.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>testpattern_inst/Data_tmp_4_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_4_s1/Q</td>
</tr>
<tr>
<td>1004.902</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>ch0_vfb_data_in_12_s0/I0</td>
</tr>
<tr>
<td>1005.724</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_12_s0/F</td>
</tr>
<tr>
<td>1005.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 24.309%; route: 2.101, 62.137%; tC2Q: 0.458, 13.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>testpattern_inst/Data_tmp_21_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_21_s1/Q</td>
</tr>
<tr>
<td>1005.072</td>
<td>2.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>ch0_vfb_data_in_2_s0/I0</td>
</tr>
<tr>
<td>1005.698</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_2_s0/F</td>
</tr>
<tr>
<td>1005.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 18.654%; route: 2.271, 67.687%; tC2Q: 0.458, 13.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td>testpattern_inst/Data_tmp_23_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_23_s1/Q</td>
</tr>
<tr>
<td>1005.072</td>
<td>2.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>ch0_vfb_data_in_4_s0/I0</td>
</tr>
<tr>
<td>1005.698</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_4_s0/F</td>
</tr>
<tr>
<td>1005.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 18.654%; route: 2.271, 67.687%; tC2Q: 0.458, 13.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>186.167</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>187.528</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]/CLK</td>
</tr>
<tr>
<td>187.986</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]/Q</td>
</tr>
<tr>
<td>191.741</td>
<td>3.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.981</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>186.951</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td>186.697</td>
<td>-0.254</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.897</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.755, 89.121%; tC2Q: 0.458, 10.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/Data_tmp_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>testpattern_inst/Data_tmp_22_s1/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/Data_tmp_22_s1/Q</td>
</tr>
<tr>
<td>1004.902</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>ch0_vfb_data_in_3_s0/I0</td>
</tr>
<tr>
<td>1005.528</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_data_in_3_s0/F</td>
</tr>
<tr>
<td>1005.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 19.651%; route: 2.101, 65.961%; tC2Q: 0.458, 14.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 76.504%; tC2Q: 0.333, 23.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 76.504%; tC2Q: 0.333, 23.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.123, 77.119%; tC2Q: 0.333, 22.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.123, 77.119%; tC2Q: 0.333, 22.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>2.230</td>
<td>1.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.383, 80.584%; tC2Q: 0.333, 19.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>2.253</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 80.839%; tC2Q: 0.333, 19.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>2.253</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 80.839%; tC2Q: 0.333, 19.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C26[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.588</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_2_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C20[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1/Q</td>
</tr>
<tr>
<td>1.113</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>1.138</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0/Q</td>
</tr>
<tr>
<td>1.166</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.650, 66.099%; tC2Q: 0.333, 33.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>2001.415</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_OV2640_Controller/I2C/divider_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_OV2640_Controller/I2C/divider_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.552</td>
<td>2.552</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_R</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.737</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_OV2640_Controller/I2C/divider_3_s1/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_OV2640_Controller/I2C/divider_3_s1/Q</td>
</tr>
<tr>
<td>3.072</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_OV2640_Controller/I2C/n366_s1/I0</td>
</tr>
<tr>
<td>3.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_OV2640_Controller/I2C/n366_s1/F</td>
</tr>
<tr>
<td>3.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_OV2640_Controller/I2C/divider_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.552</td>
<td>2.552</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_R</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.737</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_OV2640_Controller/I2C/divider_3_s1/CLK</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_OV2640_Controller/I2C/divider_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[4]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C11[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[4]/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_m3/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_m3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[4]/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_3_0_fast[2]/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_3_0_fast[2]/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s3/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_s1/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C27[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_s3/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[0]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[0]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[8]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[8]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[9]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[9]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[16]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[16]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[16]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[16]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[16]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[18]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[18]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[18]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[18]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[18]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[19]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[19]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[19]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[19]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[19]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[20]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[20]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[20]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[20]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[20]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[22]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[22]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[22]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[22]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[22]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[23]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[23]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[23]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[23]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[23]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[24]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[24]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[24]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[24]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[24]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[27]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[27]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[27]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[27]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[27]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[28]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[28]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[28]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[28]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[28]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[29]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[29]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[29]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[29]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[29]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[30]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[30]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[30]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[30]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].id_reg[30]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].VALUE[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].VALUE[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].VALUE[0]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].VALUE[0]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].VALUE[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[12]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[12]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[12]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[0]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[0]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/wr_data_1[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].adjust_over[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].adjust_over[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].adjust_over[0]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].adjust_over[0]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].adjust_over[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[0]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[0]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[1]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[1]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[0]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[0]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[1]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[1]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>39.838</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>40.187</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.105</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[2]/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[2]</td>
</tr>
<tr>
<td>38.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt0[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.261%; route: 3.167, 67.039%; tC2Q: 0.458, 9.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1240.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1239.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1239.056</td>
<td>1239.056</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1239.056</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>1239.056</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1239.239</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>1239.572</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C29[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>1240.714</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1238.992</td>
<td>1238.992</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1238.992</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1239.323</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1239.514</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1/CLK</td>
</tr>
<tr>
<td>1239.544</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1</td>
</tr>
<tr>
<td>1239.559</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 77.408%; tC2Q: 0.333, 22.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1240.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1239.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1239.056</td>
<td>1239.056</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1239.056</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>1239.056</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1239.239</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>1239.572</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C29[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>1240.714</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1238.992</td>
<td>1238.992</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1238.992</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1239.323</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1239.514</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>1239.544</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1</td>
</tr>
<tr>
<td>1239.559</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 77.408%; tC2Q: 0.333, 22.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>1001.017</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C21[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>1002.098</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.329</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.520</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>1000.550</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
<tr>
<td>1000.565</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.162</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.081, 76.438%; tC2Q: 0.333, 23.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>1001.017</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C21[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>1002.098</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.329</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.520</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/CLK</td>
</tr>
<tr>
<td>1000.550</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
<tr>
<td>1000.565</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.162</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.081, 76.438%; tC2Q: 0.333, 23.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2003.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.511</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.844</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.695</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>2002.080</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>214</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>2003.360</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>2000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0/CLK</td>
</tr>
<tr>
<td>2000.714</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td>2000.729</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.512%; route: 2.131, 74.788%; tC2Q: 0.333, 11.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/rd_data_d_Z[15]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/rd_data_d_Z[15]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/rd_data_d_Z[15]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/d7_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/d7_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/d7_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/CA_Z[50]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/CA_Z[50]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/CA_Z[50]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[0]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/timer_cnt_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/timer_cnt_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/timer_cnt_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/timer_cnt0_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/timer_cnt0_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/timer_cnt0_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_cnt_Z[2]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>629</td>
<td>dma_clk</td>
<td>-5.014</td>
<td>0.257</td>
</tr>
<tr>
<td>400</td>
<td>ddr_rsti</td>
<td>-5.870</td>
<td>2.819</td>
</tr>
<tr>
<td>229</td>
<td>pix_clk</td>
<td>-4.774</td>
<td>0.257</td>
</tr>
<tr>
<td>214</td>
<td>n14_11</td>
<td>-5.014</td>
<td>2.629</td>
</tr>
<tr>
<td>176</td>
<td>I_clk_d</td>
<td>-6.212</td>
<td>2.041</td>
</tr>
<tr>
<td>120</td>
<td>ch0_vfb_clk_in</td>
<td>-2.885</td>
<td>1.078</td>
</tr>
<tr>
<td>84</td>
<td>XCLK_d</td>
<td>67.805</td>
<td>0.661</td>
</tr>
<tr>
<td>78</td>
<td>init_calib_Z</td>
<td>-5.014</td>
<td>2.797</td>
</tr>
<tr>
<td>70</td>
<td>busy_sr[31]</td>
<td>71.186</td>
<td>2.439</td>
</tr>
<tr>
<td>67</td>
<td>reset_r[1]</td>
<td>2.803</td>
<td>2.828</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R15C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C37</td>
<td>100.00%</td>
</tr>
<tr>
<td>R15C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C36</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 37.037 -waveform {0 18.518} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name serial_clk -period 2.694 -waveform {0 1.347} [get_nets {serial_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name pix_clk -period 13.468 -waveform {0 6.734} [get_nets {pix_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
