
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2133M, PVMEM - 2981M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2133M, PVMEM - 2981M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 7181 movable and 145 fixed cells in partition multiplierTree
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 8552  | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


warning CHK15: More than 5000 'floating' errors were found.
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 128   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 182   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2133M, PVMEM - 2981M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 2102M, PVMEM - 2981M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 2102M, PVMEM - 2981M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 2102M, PVMEM - 2981M, PRSS - 464M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition multiplierTree (started at Thu Dec 22 18:27:44 2022)

Congestion ratio stats: min = 0.10, max = 1.80, mean = 0.50 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 464M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '7375' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 464M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu Dec 22 18:27:44 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 464M)
info Found 7181 movable and 145 fixed cells in partition multiplierTree
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 464M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
RRT info: Set routing priority of '18' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 18:27:44 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 18         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 464M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 18
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (18) clock nets ...

info UI30: performing final routing on partition multiplierTree (started at Thu Dec 22 18:27:44 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   45 with    180 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 18   | 163  | 
|-------------------+------+------|
| To be routed :    | 18   | 163  | 
|-------------------+------+------|
|   - signal        | 18   | 163  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 18   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 11   | 
|-----------------------+------|
|   - clock + NDR       | 7    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.2G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 460M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 464M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
RRT info: Set routing priority of '18' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Thu Dec 22 18:27:46 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | multiplierTree             | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '146' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition multiplierTree (started at Thu Dec 22 18:27:46 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 5846 of 5888 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1299604 xStep 57000 colHi 23
 yOrig 0 yHi 1302004 yStep 42000 rowHi 32

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'M64/RESULT/i_0/sum[62]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[63]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[56]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[59]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[57]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[52]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[55]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[53]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[48]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[49]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[45]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[40]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[43]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[41]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[39]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[37]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[35]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[36]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[34]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[33]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[28]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[31]' status: 'gr_small'
info GR11: Skipping net 'M64/A7/sum[7]' status: 'gr_small'
info GR11: Skipping net 'M64/A8/sum[8]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[31]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[29]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[19]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[15]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[12]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[8]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[1]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[30]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[28]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[21]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[22]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[11]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[7]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[5]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[3]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[16]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[12]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[10]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[8]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[6]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_64' status: 'gr_small'
info GR11: Skipping net 'outReg/n_62' status: 'gr_small'
info GR11: Skipping net 'outReg/n_60' status: 'gr_small'
info GR11: Skipping net 'outReg/n_58' status: 'gr_small'
info GR11: Skipping net 'outReg/n_56' status: 'gr_small'
info GR11: Skipping net 'outReg/n_52' status: 'gr_small'
info GR11: Skipping net 'outReg/n_50' status: 'gr_small'
info GR11: Skipping net 'outReg/n_48' status: 'gr_small'
info GR11: Skipping net 'outReg/n_65' status: 'gr_small'
info GR11: Skipping net 'outReg/n_63' status: 'gr_small'
info GR11: Skipping net 'outReg/n_59' status: 'gr_small'
info GR11: Skipping net 'outReg/n_42' status: 'gr_small'
info GR11: Skipping net 'outReg/n_51' status: 'gr_small'
info GR11: Skipping net 'outReg/n_38' status: 'gr_small'
info GR11: Skipping net 'outReg/n_47' status: 'gr_small'
info GR11: Skipping net 'outReg/n_45' status: 'gr_small'
info GR11: Skipping net 'outReg/n_43' status: 'gr_small'
info GR11: Skipping net 'outReg/n_41' status: 'gr_small'
info GR11: Skipping net 'outReg/n_35' status: 'gr_small'
info GR11: Skipping net 'outReg/n_9' status: 'gr_small'
info GR11: Skipping net 'outReg/n_7' status: 'gr_small'
info GR11: Skipping net 'outReg/n_5' status: 'gr_small'
info GR11: Skipping net 'outReg/n_3' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n83' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_32' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_30' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_28' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_33' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_19' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_15' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n85' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n91' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n95' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n99' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n103' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n107' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n111' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n89' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n115' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n119' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n87' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n93' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n123' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n127' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n97' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n131' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n101' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n105' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n109' status: 'gr_small'
Built 4268 nets   (0 seconds elapsed)

Will perform 'repair' routing on 73 nets: 
         73 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 73 nets       (0 seconds elapsed)
    Edge Overflows = 125 (1.1553 %),  Macro Overflows = 0,  Node Overflows = 36 (0.6114 %) 

Heap: 2G 48M 188k Elapsed Time: 464368:27:46 CPU Time: 0:13:12
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu Dec 22 18:27:46 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2816        | 2852        | 5152      | 10820       | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 1           | 70          | 54        | 125         | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0.00924214  | 0.64695     | 0.499076  | 1.15527     | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 1.5         | 6           | 4         | 6           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.347898    | 0.236357    | 0.0929336 | 0.148331    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 1           | 35          | -1        | 36          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 5.13052e+08 | 2.34696e+08 | 20069     | 7.47748e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu Dec 22 18:27:46 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 74.77  | 1.12   | 19.34  | 39.58  | 1.16   | 8.94   | 0.13   | 1.67   | 2.84   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.50   | 25.87  | 52.93  | 1.55   | 11.95  | 0.17   | 2.23   | 3.80   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 8.96   | 0.18   | 4.08   | 4.01   | 0.24   | 0.23   | 0.02   | 0.11   | 0.07   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 20.07  | 10.63  | 7.88   | 0.63   | 0.48   | 0.17   | 0.14   | 0.15   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 52.98  | 39.25  | 3.14   | 2.38   | 0.82   | 0.68   | 0.74   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition multiplierTree (started at Thu Dec 22 18:27:46 2022)

Congestion ratio stats: min = 0.10, max = 1.80, mean = 0.50 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 3107) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 464M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 2  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 4375 pins
info TDRO: wns = -126 tns = -1642
info TDRO: Set tdro_pin_criticality attribute on 33933 pins
Found 1 dominant TNS scenarios.
Found 1 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.326206 min: 0.000000 avg: 0.194168
info metal2 layer density max: 0.032871 min: 0.000000 avg: 0.011139
info metal3 layer density max: 0.055200 min: 0.000000 avg: 0.013389
info metal4 layer density max: 0.058229 min: 0.004800 avg: 0.025003
info metal5 layer density max: 0.065200 min: 0.002000 avg: 0.028736
info metal6 layer density max: 0.500000 min: 0.014014 avg: 0.418803
info metal7 layer density max: 0.036825 min: 0.000000 avg: 0.005614
info metal8 layer density max: 0.050330 min: 0.000000 avg: 0.008227
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 3 sec (CPU time: 4 sec; MEM: RSS - 456M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 464M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '10' clock network cells from IPO sizing
RRT info: Passing 308 candidates for IPO sizing
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 2 sec; MEM: RSS - 477M, CVMEM - 2102M, PVMEM - 2981M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:27:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 477M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:27:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 477M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 477M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0000 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Thu Dec 22 18:27:51 2022)
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.326206 min: 0.000000 avg: 0.194168
info metal2 layer density max: 0.032871 min: 0.000000 avg: 0.011139
info metal3 layer density max: 0.055200 min: 0.000000 avg: 0.013389
info metal4 layer density max: 0.058229 min: 0.004800 avg: 0.025003
info metal5 layer density max: 0.065200 min: 0.002000 avg: 0.028736
info metal6 layer density max: 0.500000 min: 0.014014 avg: 0.418803
info metal7 layer density max: 0.036825 min: 0.000000 avg: 0.005614
info metal8 layer density max: 0.050330 min: 0.000000 avg: 0.008227
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
		Sized cells 75
info UI33: performed grsi sizing for 2 sec (CPU time: 2 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
RRT info: IPO changed 75 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:27:54 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:27:54 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'place_detail '
info CHK10: Checking placement...
info UI30: performing detailed placement on partition multiplierTree (started at Thu Dec 22 18:27:54 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7181 movable and 145 fixed cells in partition multiplierTree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 212 cut rows, with average utilization 51.1584%, utilization with cell bloats 51.1584%.
info DP116: Legalizer has initial 53 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 53 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 4 illegal movable cells.
info DP117: Iteration 2 (without drc) has 3 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 7326, cells moved: 52, total movement: 26.15, max movement: 1.81429, average movement: 0.502885.
info DP115: Iteration 4 (with drc) has 0 illegal movable cells.
info Optimize displacement: 13 (0.2%) cells are moved and 13 (0.2%) cells are flipped.
info DP113: Finished legalization after 4 iterations, all movable and fixed cells are legal.
info Number of moved cells: 47. First few cells with largest displacements:
info DP110: 1.00 rows, from {771900 794000, FN} to {771900 808000, S}, cell inRegA/CLOCK_slh__c77.
info DP110: 1.00 rows, from {699700 318000, N} to {699700 332000, FS}, cell M64/A3_3/i_0_38.
info DP110: 1.00 rows, from {382400 654000, FN} to {382400 640000, S}, cell M64/A1_2/i_0_88.
info DP110: 1.00 rows, from {315900 626000, N} to {315900 612000, S}, cell M64/A1_2/i_0_160.
info DP110: 1.00 rows, from {842200 402000, N} to {842200 388000, FS}, cell M64/RESULT/i_0/i_52.
info DP111: Legalization summary: total movable cells: 7181, cells moved: 47, total movement: 19.7929, max movement: 1, average movement: 0.421125.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7181                | 47          | 19.7929                | 1            | 0.421125         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 1 sec (CPU time: 1 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
info UI30: performing global routing on partition multiplierTree (started at Thu Dec 22 18:27:55 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 5846 of 5888 (99.2867 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1299604 xStep 57000 colHi 23
 yOrig 0 yHi 1302004 yStep 42000 rowHi 32

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'M64/RESULT/i_0/sum[62]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[56]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[63]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[59]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[52]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[57]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[55]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[48]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[53]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[49]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[40]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[45]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[36]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[43]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[41]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[34]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[39]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[37]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[28]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[35]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[33]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[31]' status: 'gr_small'
info GR11: Skipping net 'M64/A8/sum[8]' status: 'gr_small'
info GR11: Skipping net 'M64/A7/sum[7]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[31]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[29]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[12]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[8]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[19]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[30]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[15]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[28]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[22]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[16]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[12]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[1]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[10]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[8]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[6]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[21]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[11]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[7]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[5]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[3]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_65' status: 'gr_small'
info GR11: Skipping net 'outReg/n_64' status: 'gr_small'
info GR11: Skipping net 'outReg/n_63' status: 'gr_small'
info GR11: Skipping net 'outReg/n_62' status: 'gr_small'
info GR11: Skipping net 'outReg/n_60' status: 'gr_small'
info GR11: Skipping net 'outReg/n_58' status: 'gr_small'
info GR11: Skipping net 'outReg/n_59' status: 'gr_small'
info GR11: Skipping net 'outReg/n_56' status: 'gr_small'
info GR11: Skipping net 'outReg/n_51' status: 'gr_small'
info GR11: Skipping net 'outReg/n_52' status: 'gr_small'
info GR11: Skipping net 'outReg/n_47' status: 'gr_small'
info GR11: Skipping net 'outReg/n_50' status: 'gr_small'
info GR11: Skipping net 'outReg/n_48' status: 'gr_small'
info GR11: Skipping net 'outReg/n_45' status: 'gr_small'
info GR11: Skipping net 'outReg/n_43' status: 'gr_small'
info GR11: Skipping net 'outReg/n_42' status: 'gr_small'
info GR11: Skipping net 'outReg/n_41' status: 'gr_small'
info GR11: Skipping net 'outReg/n_38' status: 'gr_small'
info GR11: Skipping net 'outReg/n_35' status: 'gr_small'
info GR11: Skipping net 'outReg/n_9' status: 'gr_small'
info GR11: Skipping net 'outReg/n_7' status: 'gr_small'
info GR11: Skipping net 'outReg/n_5' status: 'gr_small'
info GR11: Skipping net 'outReg/n_3' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n83' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_32' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_30' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_28' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_33' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n85' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n91' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n95' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_19' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n99' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_15' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n103' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n107' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n111' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n115' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n119' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n123' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n127' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n131' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n134' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n136' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n89' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n87' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n93' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n97' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n101' status: 'gr_small'
Removed stale global wiring from 2 nets.
Built 4272 nets   (0 seconds elapsed)

Will perform 'repair' routing on 81 nets: 
         79 without global routing
          2 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 81 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 125 (1.1553 %),  Macro Overflows = 0,  Node Overflows = 36 (0.6114 %) 

Congestion pass 1: may reroute upto 302 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 120 (1.1091 %),  Macro Overflows = 0,  Node Overflows = 36 (0.6114 %) 
    Routing net stats:     0 skipped,    299 unimproved,      3 routed   (1 seconds elapsed)

Congestion pass 2: may reroute upto 300 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 121 (1.1183 %),  Macro Overflows = 0,  Node Overflows = 37 (0.6284 %) 
    Routing net stats:     7 skipped,    282 unimproved,     11 routed   (0 seconds elapsed)

Congestion pass 3: may reroute upto 293 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 122 (1.1275 %),  Macro Overflows = 0,  Node Overflows = 37 (0.6284 %) 
    Routing net stats:     0 skipped,    292 unimproved,      1 routed   (0 seconds elapsed)

Heap: 2G 48M 204k Elapsed Time: 464368:27:56 CPU Time: 0:13:24
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu Dec 22 18:27:56 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2816        | 2852        | 5152      | 10820       | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 1           | 69          | 52        | 122         | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0.00924214  | 0.637708    | 0.480591  | 1.12754     | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 1.5         | 6           | 4         | 6           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.349478    | 0.232524    | 0.0932877 | 0.148801    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 1           | 36          | -1        | 37          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 5.15389e+08 | 2.33898e+08 | 20103     | 7.49287e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu Dec 22 18:27:56 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 74.93  | 1.12   | 19.28  | 39.45  | 1.18   | 9.31   | 0.13   | 1.67   | 2.81   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.49   | 25.73  | 52.65  | 1.57   | 12.42  | 0.17   | 2.23   | 3.74   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 8.97   | 0.18   | 4.08   | 4.02   | 0.24   | 0.24   | 0.02   | 0.12   | 0.07   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 20.10  | 10.64  | 7.88   | 0.64   | 0.48   | 0.17   | 0.14   | 0.15   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 52.93  | 39.21  | 3.19   | 2.40   | 0.83   | 0.69   | 0.75   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition multiplierTree (started at Thu Dec 22 18:27:56 2022)

Congestion ratio stats: min = 0.10, max = 1.71, mean = 0.50 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 3103) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 1 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:27:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:27:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:27:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:27:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | multiplierTree | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 471M)
RRT info: Retrieving global routing info...
---------------------------------------------------------------
|                        | tr_opt_init                        | 
|------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                            | 
|------------------------+------------------------------------|
| cpu_time  (min)        | 0.009666666666666667d 00.0h 00.0m  | 
|------------------------+------------------------------------|
| heap_memory  (Mb)      | 1589                               | 
|------------------------+------------------------------------|
| logic_utilization  (%) | 53.01                              | 
|------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| setup_viols            | 0                                  | 
|------------------------+------------------------------------|
| hold_viols             | 0                                  | 
|------------------------+------------------------------------|
| slew_viols             | 0                                  | 
|------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 
|------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 
|------------------------+------------------------------------|
| overflow_edges         | 122                                | 
|------------------------+------------------------------------|
| overflow_nodes         | 37                                 | 
|------------------------+------------------------------------|
| wire_len_total  (mm)   | 74.9                               | 
|------------------------+------------------------------------|
| via_count_total        | 20103                              | 
---------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 18 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 479M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 473M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329969 min: 0.000000 avg: 0.194782
info metal2 layer density max: 0.032871 min: 0.000000 avg: 0.011139
info metal3 layer density max: 0.055200 min: 0.000000 avg: 0.013389
info metal4 layer density max: 0.058229 min: 0.004800 avg: 0.025003
info metal5 layer density max: 0.065200 min: 0.002000 avg: 0.028736
info metal6 layer density max: 0.500000 min: 0.014014 avg: 0.418803
info metal7 layer density max: 0.036825 min: 0.000000 avg: 0.005614
info metal8 layer density max: 0.050330 min: 0.000000 avg: 0.008227
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 479M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 473M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 318      | 
|------------+----------|
| Count, %   | 4.31     | 
|------------+----------|
| Length, um | 23697    | 
|------------+----------|
| Length, %  | 31.62    | 
-------------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 10   | 
|------------+------|
| Count, %   | 0.13 | 
|------------+------|
| Length, um | 1177 | 
|------------+------|
| Length, %  | 1.57 | 
---------------------


RRT info: Set routing priority of '10' follow_gr nets to '50'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'true'

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 21    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 17    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 17    | 
-----------------------------------------


Found 17 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 17 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition multiplierTree.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition multiplierTree (started at Thu Dec 22 18:27:58 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11672 | 23083 | 
|-----------------------+-------+-------|
| To be routed :        | 7375  | 22917 | 
|-----------------------+-------+-------|
|   - signal            | 7375  | 22917 | 
|-----------------------+-------+-------|
| To be skipped :       | 4297  | 166   | 
|-----------------------+-------+-------|
|   - marked dont_route | 18    | 163   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 4199 | 
|-----------------------+------|
|   - no any wires      | 3176 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   49 with    136 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 175 core library pins:
 Ideal   :   175 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Initialization ...
Global grid size 32 rows x 23 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 7375 nets with average value 100.00
Property preserve_channel is set on 10 nets with average value 90.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 684X x 930Y
M2:   vertical grid 684X x 930Y
M3: horizontal grid 1123X x 930Y
M4:   vertical grid 464X x 930Y
M5: horizontal grid 464X x 465Y
M6:   vertical grid 464X x 604Y
M7: horizontal grid 603X x 163Y
M8:   vertical grid 163X x 163Y
M9: horizontal grid 163X x 81Y
M10:   vertical grid 81X x 81Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading design data ...
Fixed net wires 1349
Fixed net vias 106208
Core cells 7326
Core cells with unique orientation 121: pin objects 1868, obstructions 645
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 4199 nets with global routing
Detected 3176 nets without any routing
Detected 8971 wires, 20103 vias
Detected 22917 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 32 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.1G

Run(1) ...
1.000 Changed    12686 of    36587 tested segments in   223 channels. Unresolved    16443 violations and      251 notes
1.001 Changed     9470 of    31139 tested segments in   273 channels. Unresolved    12636 violations and      598 notes
1.002 Changed     8469 of    27257 tested segments in   300 channels. Unresolved    10539 violations and      565 notes
1.003 Changed     7117 of    24010 tested segments in   316 channels. Unresolved     8980 violations and      502 notes
1.004 Changed     6168 of    20941 tested segments in   313 channels. Unresolved     8074 violations and      493 notes
1.005 Changed     5514 of    18899 tested segments in   304 channels. Unresolved     7433 violations and      490 notes
1.006 Changed     5378 of    17611 tested segments in   304 channels. Unresolved     6932 violations and      503 notes
1.007 Changed     4950 of    16453 tested segments in   308 channels. Unresolved     6389 violations and      465 notes
1.008 Changed     4603 of    15541 tested segments in   304 channels. Unresolved     6063 violations and      478 notes
1.009 Changed     4293 of    14613 tested segments in   315 channels. Unresolved     5811 violations and      455 notes
1.010 Changed     4216 of    14289 tested segments in   308 channels. Unresolved     5606 violations and      464 notes
1.011 Changed     3890 of    14042 tested segments in   301 channels. Unresolved     5309 violations and      495 notes
1.012 Changed     3534 of    12821 tested segments in   301 channels. Unresolved     4961 violations and      527 notes
1.013 Changed     3329 of    12288 tested segments in   309 channels. Unresolved     4768 violations and      590 notes
1.014 Changed     3075 of    11787 tested segments in   305 channels. Unresolved     4471 violations and      656 notes
1.015 Changed     2867 of    11210 tested segments in   299 channels. Unresolved     4261 violations and      719 notes
1.016 Changed     2578 of    10684 tested segments in   305 channels. Unresolved     3947 violations and      785 notes
1.017 Changed     2389 of    10182 tested segments in   307 channels. Unresolved     3801 violations and      856 notes
1.018 Changed     2230 of     9758 tested segments in   304 channels. Unresolved     3618 violations and      902 notes
1.019 Changed     2099 of     9155 tested segments in   300 channels. Unresolved     3467 violations and      951 notes
1.020 Changed     1895 of     8640 tested segments in   297 channels. Unresolved     3277 violations and     1003 notes
1.021 Changed     1692 of     8151 tested segments in   295 channels. Unresolved     3083 violations and     1036 notes
1.022 Changed     1537 of     7662 tested segments in   300 channels. Unresolved     2944 violations and     1056 notes
1.023 Changed     1420 of     7177 tested segments in   292 channels. Unresolved     2867 violations and     1082 notes
1.024 Changed     1316 of     6942 tested segments in   294 channels. Unresolved     2744 violations and     1117 notes
1.025 Changed     1283 of     6641 tested segments in   293 channels. Unresolved     2666 violations and     1150 notes
1.026 Changed     1162 of     6424 tested segments in   294 channels. Unresolved     2621 violations and     1184 notes
1.027 Changed     1049 of     6025 tested segments in   294 channels. Unresolved     2563 violations and     1222 notes
1.028 Changed      999 of     5596 tested segments in   291 channels. Unresolved     2480 violations and     1261 notes
1.029 Changed      790 of     5145 tested segments in   288 channels. Unresolved     2429 violations and     1263 notes
1.030 Changed      633 of     4499 tested segments in   293 channels. Unresolved     2381 violations and     1274 notes
1.031 Changed      513 of     3882 tested segments in   275 channels. Unresolved     2348 violations and     1312 notes
1.032 Changed      394 of     3069 tested segments in   255 channels. Unresolved     2304 violations and     1339 notes
1.033 Changed      255 of     2107 tested segments in   239 channels. Unresolved     2286 violations and     1346 notes
1.034 Changed      177 of     1128 tested segments in   192 channels. Unresolved     2256 violations and     1352 notes
1.035 Changed      151 of      676 tested segments in   150 channels. Unresolved     2228 violations and     1356 notes
1.036 Changed      118 of      580 tested segments in   143 channels. Unresolved     2227 violations and     1360 notes
1.037 Changed       99 of      526 tested segments in   139 channels. Unresolved     2200 violations and     1361 notes
1.038 Changed       82 of      454 tested segments in   133 channels. Unresolved     2193 violations and     1362 notes
1.039 Changed       64 of      341 tested segments in   115 channels. Unresolved     2176 violations and     1364 notes
1.040 Changed       49 of      271 tested segments in    97 channels. Unresolved     2170 violations and     1365 notes
1.041 Changed       33 of      236 tested segments in    87 channels. Unresolved     2160 violations and     1370 notes
1.042 Changed       31 of      173 tested segments in    74 channels. Unresolved     2157 violations and     1369 notes
1.043 Changed       15 of      153 tested segments in    64 channels. Unresolved     2151 violations and     1371 notes
1.044 Changed       17 of      118 tested segments in    53 channels. Unresolved     2147 violations and     1373 notes
1.045 Changed       12 of      106 tested segments in    45 channels. Unresolved     2148 violations and     1373 notes
1.046 Changed       23 of       89 tested segments in    40 channels. Unresolved     2148 violations and     1373 notes
1.047 Changed       16 of      105 tested segments in    42 channels. Unresolved     2142 violations and     1375 notes
1.048 Changed       11 of       74 tested segments in    34 channels. Unresolved     2142 violations and     1374 notes
1.049 Changed        3 of       53 tested segments in    26 channels. Unresolved     2138 violations and     1374 notes
1.050 Changed        3 of       35 tested segments in    20 channels. Unresolved     2138 violations and     1374 notes
1.051 Changed        5 of       28 tested segments in    17 channels. Unresolved     2137 violations and     1374 notes
1.052 Changed        3 of       30 tested segments in    17 channels. Unresolved     2138 violations and     1374 notes
1.053 Changed        6 of       24 tested segments in    14 channels. Unresolved     2140 violations and     1374 notes
1.054 Changed       16 of       39 tested segments in    16 channels. Unresolved     2144 violations and     1374 notes
1.055 Changed       13 of       44 tested segments in    19 channels. Unresolved     2139 violations and     1374 notes
1.056 Changed        5 of       38 tested segments in    17 channels. Unresolved     2137 violations and     1374 notes
1.057 Changed        1 of       19 tested segments in     9 channels. Unresolved     2136 violations and     1374 notes
1.058 Changed        1 of       11 tested segments in     5 channels. Unresolved     2136 violations and     1374 notes
1.059 Changed        2 of       11 tested segments in     5 channels. Unresolved     2136 violations and     1374 notes
1.060 Changed        1 of        8 tested segments in     5 channels. Unresolved     2136 violations and     1374 notes
1.061 Changed        0 of        6 tested segments in     4 channels. Unresolved     2136 violations and     1374 notes
1.062 Changed        0 of        5 tested segments in     3 channels. Unresolved     2136 violations and     1374 notes
1.063 Changed        0 of        5 tested segments in     3 channels. Unresolved     2136 violations and     1374 notes
1.064 Changed        0 of        0 tested segments in     0 channels. Unresolved     2136 violations and     1374 notes
Result=end(begin): viols=2136(16443), notes=1374(251)
Cpu time: 00:08:08, Elapsed time: 00:04:19, Memory: 2.1G

Run(2) ...
2.000 Changed     1643 of    44683 tested segments in   327 channels. Unresolved     2268 violations and     1353 notes
2.001 Changed     1686 of     9171 tested segments in   321 channels. Unresolved     2274 violations and     1559 notes
2.002 Changed     2764 of     8634 tested segments in   330 channels. Unresolved     2381 violations and     1673 notes
2.003 Changed     3263 of     9285 tested segments in   321 channels. Unresolved     2906 violations and     1884 notes
2.004 Changed     3055 of     9863 tested segments in   318 channels. Unresolved     2887 violations and     2125 notes
2.005 Changed     2517 of     8824 tested segments in   316 channels. Unresolved     2577 violations and     2295 notes
2.006 Changed     2009 of     7883 tested segments in   315 channels. Unresolved     2257 violations and     2499 notes
2.007 Changed     1572 of     6636 tested segments in   308 channels. Unresolved     1962 violations and     2697 notes
2.008 Changed     1139 of     5371 tested segments in   304 channels. Unresolved     1646 violations and     2839 notes
2.009 Changed      868 of     4304 tested segments in   296 channels. Unresolved     1442 violations and     2963 notes
2.010 Changed      747 of     3670 tested segments in   288 channels. Unresolved     1297 violations and     3050 notes
2.011 Changed      708 of     3358 tested segments in   289 channels. Unresolved     1212 violations and     3117 notes
2.012 Changed      606 of     3009 tested segments in   286 channels. Unresolved     1089 violations and     3167 notes
2.013 Changed      570 of     2820 tested segments in   282 channels. Unresolved     1050 violations and     3206 notes
2.014 Changed      482 of     2543 tested segments in   277 channels. Unresolved      905 violations and     3261 notes
2.015 Changed      422 of     2270 tested segments in   273 channels. Unresolved      859 violations and     3302 notes
2.016 Changed      443 of     2093 tested segments in   269 channels. Unresolved      832 violations and     3344 notes
2.017 Changed      371 of     2021 tested segments in   267 channels. Unresolved      749 violations and     3379 notes
2.018 Changed      376 of     1917 tested segments in   263 channels. Unresolved      722 violations and     3408 notes
2.019 Changed      339 of     1819 tested segments in   267 channels. Unresolved      704 violations and     3428 notes
2.020 Changed      310 of     1700 tested segments in   256 channels. Unresolved      646 violations and     3457 notes
2.021 Changed      286 of     1645 tested segments in   256 channels. Unresolved      634 violations and     3472 notes
2.022 Changed      240 of     1527 tested segments in   246 channels. Unresolved      588 violations and     3493 notes
2.023 Changed      231 of     1414 tested segments in   241 channels. Unresolved      595 violations and     3503 notes
2.024 Changed      379 of     1425 tested segments in   238 channels. Unresolved      576 violations and     3512 notes
2.025 Changed      424 of     1686 tested segments in   255 channels. Unresolved      584 violations and     3530 notes
2.026 Changed      432 of     1700 tested segments in   259 channels. Unresolved      566 violations and     3568 notes
2.027 Changed      393 of     1644 tested segments in   258 channels. Unresolved      534 violations and     3606 notes
2.028 Changed      283 of     1425 tested segments in   244 channels. Unresolved      485 violations and     3623 notes
2.029 Changed      224 of     1220 tested segments in   228 channels. Unresolved      458 violations and     3651 notes
2.030 Changed      186 of     1056 tested segments in   217 channels. Unresolved      438 violations and     3653 notes
2.031 Changed      143 of      938 tested segments in   208 channels. Unresolved      413 violations and     3663 notes
2.032 Changed      101 of      799 tested segments in   206 channels. Unresolved      387 violations and     3674 notes
2.033 Changed       84 of      650 tested segments in   180 channels. Unresolved      380 violations and     3683 notes
2.034 Changed       84 of      510 tested segments in   147 channels. Unresolved      377 violations and     3686 notes
2.035 Changed       83 of      429 tested segments in   125 channels. Unresolved      362 violations and     3691 notes
2.036 Changed       76 of      416 tested segments in   122 channels. Unresolved      346 violations and     3698 notes
2.037 Changed       55 of      345 tested segments in   109 channels. Unresolved      327 violations and     3699 notes
2.038 Changed       47 of      270 tested segments in   100 channels. Unresolved      301 violations and     3704 notes
2.039 Changed       37 of      210 tested segments in    86 channels. Unresolved      299 violations and     3709 notes
2.040 Changed       21 of      196 tested segments in    80 channels. Unresolved      294 violations and     3717 notes
2.041 Changed       24 of      160 tested segments in    70 channels. Unresolved      289 violations and     3717 notes
2.042 Changed       21 of      150 tested segments in    71 channels. Unresolved      288 violations and     3717 notes
2.043 Changed       17 of      137 tested segments in    68 channels. Unresolved      283 violations and     3721 notes
2.044 Changed       25 of      141 tested segments in    67 channels. Unresolved      283 violations and     3724 notes
2.045 Changed       22 of      152 tested segments in    72 channels. Unresolved      279 violations and     3721 notes
2.046 Changed       19 of      135 tested segments in    71 channels. Unresolved      278 violations and     3722 notes
2.047 Changed       18 of      127 tested segments in    67 channels. Unresolved      270 violations and     3727 notes
2.048 Changed       13 of      119 tested segments in    57 channels. Unresolved      269 violations and     3732 notes
2.049 Changed       16 of       98 tested segments in    50 channels. Unresolved      268 violations and     3730 notes
2.050 Changed       13 of       80 tested segments in    41 channels. Unresolved      266 violations and     3731 notes
2.051 Changed        7 of       68 tested segments in    35 channels. Unresolved      258 violations and     3730 notes
2.052 Changed        3 of       50 tested segments in    29 channels. Unresolved      258 violations and     3730 notes
2.053 Changed        6 of       42 tested segments in    25 channels. Unresolved      258 violations and     3730 notes
2.054 Changed        7 of       46 tested segments in    28 channels. Unresolved      261 violations and     3730 notes
2.055 Changed       11 of       48 tested segments in    25 channels. Unresolved      257 violations and     3730 notes
2.056 Changed       14 of       63 tested segments in    31 channels. Unresolved      262 violations and     3732 notes
2.057 Changed       18 of       76 tested segments in    35 channels. Unresolved      262 violations and     3728 notes
2.058 Changed       14 of       72 tested segments in    31 channels. Unresolved      256 violations and     3731 notes
2.059 Changed       13 of       65 tested segments in    25 channels. Unresolved      255 violations and     3733 notes
2.060 Changed       10 of       43 tested segments in    24 channels. Unresolved      255 violations and     3731 notes
2.061 Changed       11 of       42 tested segments in    23 channels. Unresolved      254 violations and     3733 notes
2.062 Changed        8 of       44 tested segments in    27 channels. Unresolved      254 violations and     3735 notes
2.063 Changed        6 of       36 tested segments in    17 channels. Unresolved      250 violations and     3734 notes
2.064 Changed        5 of       24 tested segments in    12 channels. Unresolved      248 violations and     3735 notes
2.065 Changed        5 of       19 tested segments in    10 channels. Unresolved      252 violations and     3734 notes
2.066 Changed        6 of       24 tested segments in     9 channels. Unresolved      250 violations and     3737 notes
2.067 Changed        5 of       24 tested segments in    10 channels. Unresolved      249 violations and     3737 notes
2.068 Changed        4 of       13 tested segments in     8 channels. Unresolved      249 violations and     3737 notes
2.069 Changed        3 of       16 tested segments in     7 channels. Unresolved      249 violations and     3737 notes
2.070 Changed        5 of       15 tested segments in     4 channels. Unresolved      251 violations and     3736 notes
2.071 Changed        4 of       13 tested segments in     4 channels. Unresolved      248 violations and     3737 notes
2.072 Changed        4 of       14 tested segments in     7 channels. Unresolved      251 violations and     3737 notes
2.073 Changed        3 of       17 tested segments in     5 channels. Unresolved      245 violations and     3740 notes
2.074 Changed        3 of        8 tested segments in     6 channels. Unresolved      245 violations and     3740 notes
2.075 Changed        2 of        6 tested segments in     6 channels. Unresolved      245 violations and     3740 notes
2.076 Changed        2 of        8 tested segments in     7 channels. Unresolved      245 violations and     3740 notes
2.077 Changed        2 of        8 tested segments in     7 channels. Unresolved      245 violations and     3740 notes
2.078 Changed        2 of        6 tested segments in     6 channels. Unresolved      245 violations and     3740 notes
2.079 Changed        2 of        6 tested segments in     6 channels. Unresolved      245 violations and     3740 notes
2.080 Changed        2 of        8 tested segments in     7 channels. Unresolved      245 violations and     3740 notes
2.081 Changed        2 of        8 tested segments in     7 channels. Unresolved      245 violations and     3740 notes
2.082 Changed        3 of        8 tested segments in     6 channels. Unresolved      246 violations and     3740 notes
2.083 Changed        2 of       11 tested segments in     7 channels. Unresolved      245 violations and     3740 notes
2.084 Changed        3 of        7 tested segments in     6 channels. Unresolved      245 violations and     3740 notes
2.085 Changed        3 of        6 tested segments in     5 channels. Unresolved      245 violations and     3740 notes
2.086 Changed        2 of        7 tested segments in     6 channels. Unresolved      245 violations and     3740 notes
2.087 Changed        1 of        4 tested segments in     4 channels. Unresolved      245 violations and     3740 notes
2.088 Changed        0 of        0 tested segments in     0 channels. Unresolved      245 violations and     3739 notes
Result=end(begin): viols=245(2268), notes=3739(1353)
Cpu time: 00:04:07, Elapsed time: 00:02:12, Memory: 2.1G

Write routing ...
M1: 24651 vias and 3170 wires with length 2.274 (0.328 in non-prefer direction)
M2: 36474 vias and 33955 wires with length 26.949 (1.082 in non-prefer direction)
M3: 4460 vias and 22887 wires with length 40.122 (0.394 in non-prefer direction)
M4: 2604 vias and 2692 wires with length 1.768 (0.225 in non-prefer direction)
M5: 199 vias and 1733 wires with length 15.134 (0.160 in non-prefer direction)
M6: 170 vias and 112 wires with length 0.209 (0.000 in non-prefer direction)
M7: 250 vias and 270 wires with length 1.753 (0.053 in non-prefer direction)
M8: 0 vias and 160 wires with length 3.096 (0.026 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 68808 vias and 64979 wires with length 91.305 (2.267 in non-prefer direction)

Total 245 violated segments:
Viol: Stat short - 135
Viol: Stat spacing - 49
Viol: Diffnet short - 60
Viol: Cut spacing - 1

Total 3739 notes:
Note: Offgrid - 2132
Note: Fork - 29
Note: Split - 431
Note: Fat merge - 4
Note: Parallel length - 38
Note: Segment orientation - 1105

Info: Via overhang - 69
Info: Detour - 2
info UI33: performed track routing for 6 min 33 sec (CPU time: 12 min 19 sec; MEM: RSS - 500M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 493M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 10 sec (CPU time: 18 sec; MEM: RSS - 518M, CVMEM - 2102M, PVMEM - 2981M, PRSS - 512M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:42 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 512M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:42 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 512M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 512M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'multiplierTree' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0710 | 0.0000 | 0       | 0.0100 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   49 with    136 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11672 | 23083 | 
|-----------------------+-------+-------|
| To be routed :        | 7375  | 22917 | 
|-----------------------+-------+-------|
|   - signal            | 7375  | 22917 | 
|-----------------------+-------+-------|
| To be skipped :       | 4297  | 166   | 
|-----------------------+-------+-------|
|   - marked dont_route | 18    | 163   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7375 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330455 min: 0.000000 avg: 0.203288
info metal2 layer density max: 0.215336 min: 0.000000 avg: 0.108082
info metal3 layer density max: 0.339300 min: 0.000000 avg: 0.160476
info metal4 layer density max: 0.078671 min: 0.004800 avg: 0.038433
info metal5 layer density max: 0.325200 min: 0.010471 avg: 0.136423
info metal6 layer density max: 0.500769 min: 0.014014 avg: 0.420329
info metal7 layer density max: 0.165585 min: 0.000000 avg: 0.039415
info metal8 layer density max: 0.242780 min: 0.000000 avg: 0.069624
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 18 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 2 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:44 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:44 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'multiplierTree' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0710 | 0.0000 | 0       | 0.0100 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | 
|------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                            | 00h 07m                            | 
|------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.009666666666666667d 00.0h 00.0m  | 0.009159722222222222d 00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1589                               | 1589                               | 
|------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 53.01                              | 53.01                              | 
|------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                  | 0                                  | 
|------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                  | 
|------------------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                  | 0                                  | 
|------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 122                                |                                    | 
|------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 37                                 |                                    | 
|------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 74.9                               | 93.8                               | 
|------------------------+------------------------------------+------------------------------------|
| via_count_total        | 20103                              | 69666                              | 
----------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 25
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 169 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |=============================================== 25
3.44699 | 0
6.89397 | 0
10.341  | 0
13.7879 | 0
17.2349 | 0
20.6819 | 0
24.1289 |=== 2
27.5759 |===== 3
31.0229 |=========== 6
34.4699 |=========== 6
37.9169 |======================== 13
41.3638 |=========== 6
44.8108 |============= 7
48.2578 |======================== 13
51.7048 |====================== 12
55.1518 |============================================= 24
58.5988 |==================================================================== 36
62.0458 |====================== 12
65.4927 |======= 4
68.9397 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 18:34:44 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:34:44 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8635.96                | 53.01           | 
| Buffers, Inverters | 217.056                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 18:34:44 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |========================== 14
40  |================= 9
45  |============================ 15
50  |============================ 15
55  |======================================================================== 38
60  |================================================================== 35
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).

WNS:0 TNS:0 TNDD:-15771.0 WHS:0 THS:0 THDD:-8528.0 SLEW:0 CAP:0.0 LEAKAGE:0.202857 DYNAMIC:7.254867 AREA:8635.96

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-15771.0 WHS:0 THS:0 THDD:-8528.0 SLEW:0 CAP:0.0 LEAKAGE:0.202857 DYNAMIC:7.254867 AREA:8635.96

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:34:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8635.96                | 53.01           | 
| Buffers, Inverters | 217.056                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |========================== 14
40  |================= 9
45  |============================ 15
50  |============================ 15
55  |======================================================================== 38
60  |================================================================== 35
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0                      | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                           | 00h 00m                           | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.009666666666666667d 00.0h00.0m  | 0.009159722222222222d 00.0h00.0m  | 6.944444444444444e-6d 00.0h00.0m  | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1589                              | 1589                              | 1589                              | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| logic_utilization  (%) | 53.01                             | 53.01                             | 53.01                             | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| setup_viols            | 0                                 | 0                                 | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| hold_viols             | 0                                 | 0                                 | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| slew_viols             | 0                                 | 0                                 | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| overflow_edges         | 122                               |                                   |                                   | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| overflow_nodes         | 37                                |                                   |                                   | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 74.9                              | 93.8                              | 93.8                              | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------|
| via_count_total        | 20103                             | 69666                             | 69666                             | 
--------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 18:34:46 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:34:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8635.96                | 53.01           | 
| Buffers, Inverters | 217.056                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 18:34:46 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |========================== 14
40  |================= 9
45  |============================ 15
50  |============================ 15
55  |======================================================================== 38
60  |================================================================== 35
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).

WNS:0 TNS:0 TNDD:-15771.0 WHS:0 THS:0 THDD:-8528.0 SLEW:0 CAP:0.0 LEAKAGE:0.202857 DYNAMIC:7.254867 AREA:8635.96

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-15771.0 WHS:0 THS:0 THDD:-8528.0 SLEW:0 CAP:0.0 LEAKAGE:0.202857 DYNAMIC:7.254867 AREA:8635.96

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:34:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8635.96                | 53.01           | 
| Buffers, Inverters | 217.056                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |========================== 14
40  |================= 9
45  |============================ 15
50  |============================ 15
55  |======================================================================== 38
60  |================================================================== 35
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 513M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0                       | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                           | 00h 00m                           | 00h 00m                            | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.009666666666666667d00.0h 00.0m  | 0.009159722222222222d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1589                              | 1589                              | 1589                              | 1589                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| logic_utilization  (%) | 53.01                             | 53.01                             | 53.01                             | 53.01                              | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| setup_viols            | 0                                 | 0                                 | 0                                 | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| hold_viols             | 0                                 | 0                                 | 0                                 | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| slew_viols             | 0                                 | 0                                 | 0                                 | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| overflow_edges         | 122                               |                                   |                                   |                                    | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| overflow_nodes         | 37                                |                                   |                                   |                                    | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 74.9                              | 93.8                              | 93.8                              | 93.8                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| via_count_total        | 20103                             | 69666                             | 69666                             | 69666                              | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 7457724
info LP: The total power for corner_0_0 corner: 7457724
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Thu Dec 22 18:34:47 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  3254699 |   4000168 |  | 7254867 |  202857 |  | 7457724 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  3254699 |   2926816 |  | 6181516 |  202857 |  | 6384372 |   85.61 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |   113601 |     23337 |  |  136938 |    1003 |  |  137941 |    1.85 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  3141091 |   2903480 |  | 6044571 |  201853 |  | 6246424 |   83.76 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |  2582528 |   2835563 |  | 5418091 |  191858 |  | 5609949 |   75.22 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   554703 |     67917 |  |  622620 |    9995 |  |  632615 |    8.48 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |   1073352 |  | 1073352 |         |  | 1073352 |   14.39 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |    116510 |  |  116510 |         |  |  116510 |    1.56 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     64109 |  |   64109 |         |  |   64109 |    0.86 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    956842 |  |  956842 |         |  |  956842 |   12.83 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 18:34:47 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:34:47 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8635.96                | 53.01           | 
| Buffers, Inverters | 217.056                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 18:34:47 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:47 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 195       | 26                  | 13                    | -0.1280 | -1.7120 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 195       | 26                  | 13                    | -0.1280 | -1.7120 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 64        | 26                  | 41                    | -0.1280 | -1.7120 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |========================== 14
40  |================= 9
45  |============================ 15
50  |============================ 15
55  |======================================================================== 38
60  |================================================================== 35
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).

WNS:-128 TNS:-1712 TNDD:-15771.0 WHS:0 THS:0 THDD:-8528.0 SLEW:0 CAP:0.0 LEAKAGE:0.202857 DYNAMIC:7.254867 AREA:8635.96

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.202857 DYNAMIC:7.254867 AREA:8635.96

info OPT10: optimized 40 targets
SLEW:0 CAP:0.0 LEAKAGE:0.202307 DYNAMIC:7.243910 AREA:8624.78

info OPT9: total 40 nets optimized
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).

info OPT6: cpu [0h:0m:0s] memory [2g:17m:692k]
SLEW:0 CAP:0.0 LEAKAGE:0.202307 DYNAMIC:7.243910 AREA:8624.78

info OPT10: optimized 115 targets
SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.237999 AREA:8618.4

info OPT9: total 115 nets optimized
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).

info OPT6: cpu [0h:0m:0s] memory [2g:17m:704k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 1 sec; MEM: RSS - 527M, CVMEM - 2102M, PVMEM - 2981M)
WNS:-128 TNS:-1712 TNDD:-16648.0 WHS:0 THS:0 THDD:-9058.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.237999 AREA:8618.4

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:34:50 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8618.4                 | 52.9            | 
| Buffers, Inverters | 213.864                | 1.31            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:50 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 195       | 26                  | 13                    | -0.1280 | -1.7120 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 195       | 26                  | 13                    | -0.1280 | -1.7120 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 64        | 26                  | 41                    | -0.1280 | -1.7120 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================ 9
35  |=========================== 15
40  |============== 8
45  |=========================== 15
50  |=========================== 15
55  |======================================================================== 39
60  |============================================================== 34
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 2 sec (CPU time: 2 sec; MEM: RSS - 518M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Thu Dec 22 18:34:50 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  3247012 |   3990987 |  | 7237999 |  201999 |  | 7439997 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  3247012 |   2917635 |  | 6164647 |  201999 |  | 6366646 |   85.57 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |   113603 |     23337 |  |  136939 |    1003 |  |  137942 |    1.85 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  3133403 |   2894299 |  | 6027701 |  200995 |  | 6228697 |   83.72 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |  2574872 |   2826382 |  | 5401254 |  191000 |  | 5592254 |   75.16 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   554659 |     67917 |  |  622576 |    9995 |  |  632572 |    8.50 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |   1073352 |  | 1073352 |         |  | 1073352 |   14.43 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |    116510 |  |  116510 |         |  |  116510 |    1.57 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     64109 |  |   64109 |         |  |   64109 |    0.86 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    956842 |  |  956842 |         |  |  956842 |   12.86 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:50 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                     | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                           | 00h 00m                           | 00h 00m                            | 00h 00m                            | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.009666666666666667d00.0h 00.0m  | 0.009159722222222222d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1589                              | 1589                              | 1589                              | 1589                               | 1589                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 53.01                             | 53.01                             | 53.01                             | 53.01                              | 52.9                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                 | 0                                 | 0                                 | 0                                  | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                 | 0                                 | 0                                 | 0                                  | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                 | 0                                 | 0                                 | 0                                  | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 122                               |                                   |                                   |                                    |                                    | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 37                                |                                   |                                   |                                    |                                    | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 74.9                              | 93.8                              | 93.8                              | 93.8                               | 93.8                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 20103                             | 69666                             | 69666                             | 69666                              | 69666                              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 18:34:51 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:34:51 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8618.4                 | 52.9            | 
| Buffers, Inverters | 213.864                | 1.31            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 18:34:51 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================ 9
35  |=========================== 15
40  |============== 8
45  |=========================== 15
50  |=========================== 15
55  |======================================================================== 39
60  |============================================================== 34
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).

WNS:0 TNS:0 TNDD:-16648.0 WHS:0 THS:0 THDD:-9058.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.237999 AREA:8618.4

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-16648.0 WHS:0 THS:0 THDD:-9058.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.237999 AREA:8618.4

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:34:51 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8618.4                 | 52.9            | 
| Buffers, Inverters | 213.864                | 1.31            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================ 9
35  |=========================== 15
40  |============== 8
45  |=========================== 15
50  |=========================== 15
55  |======================================================================== 39
60  |============================================================== 34
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0                      | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                           | 00h 00m                           | 00h 00m                            | 00h 00m                            | 00h 00m                           | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.009666666666666667d00.0h 00.0m  | 0.009159722222222222d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1589                              | 1589                              | 1589                              | 1589                               | 1589                               | 1589                              | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 53.01                             | 53.01                             | 53.01                             | 53.01                              | 52.9                               | 52.9                              | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| setup_viols            | 0                                 | 0                                 | 0                                 | 0                                  | 0                                  | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| hold_viols             | 0                                 | 0                                 | 0                                 | 0                                  | 0                                  | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| slew_viols             | 0                                 | 0                                 | 0                                 | 0                                  | 0                                  | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_edges         | 122                               |                                   |                                   |                                    |                                    |                                   | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 37                                |                                   |                                   |                                    |                                    |                                   | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 74.9                              | 93.8                              | 93.8                              | 93.8                               | 93.8                               | 93.8                              | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| via_count_total        | 20103                             | 69666                             | 69666                             | 69666                              | 69666                              | 69666                             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 18:34:52 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:34:52 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8618.4                 | 52.9            | 
| Buffers, Inverters | 213.864                | 1.31            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 18:34:52 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================ 9
35  |=========================== 15
40  |============== 8
45  |=========================== 15
50  |=========================== 15
55  |======================================================================== 39
60  |============================================================== 34
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).

WNS:0 TNS:0 TNDD:-16648.0 WHS:0 THS:0 THDD:-9058.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.237999 AREA:8618.4

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-16648.0 WHS:0 THS:0 THDD:-9058.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.237999 AREA:8618.4

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:34:53 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8618.4                 | 52.9            | 
| Buffers, Inverters | 213.864                | 1.31            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================ 9
35  |=========================== 15
40  |============== 8
45  |=========================== 15
50  |=========================== 15
55  |======================================================================== 39
60  |============================================================== 34
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0                      | tr_opt_hold_0 | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                           | 00h 00m                           | 00h 00m                            | 00h 00m                            | 00h 00m                           | 00h 00m       | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| cpu_time  (min)        | 0.009666666666666667d00.0h 00.0m  | 0.009159722222222222d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| heap_memory  (Mb)      | 1589                              | 1589                              | 1589                              | 1589                               | 1589                               | 1589                              | 1589          | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| logic_utilization  (%) | 53.01                             | 53.01                             | 53.01                             | 53.01                              | 52.9                               | 52.9                              | 52.9          | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| setup_viols            | 0                                 | 0                                 | 0                                 | 0                                  | 0                                  | 0                                 | 0             | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| hold_viols             | 0                                 | 0                                 | 0                                 | 0                                  | 0                                  | 0                                 | 0             | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| slew_viols             | 0                                 | 0                                 | 0                                 | 0                                  | 0                                  | 0                                 | 0             | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| worst_slew  (ps)       | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| total_slew  (ps)       | 0.0                               | 0.0                               | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| overflow_edges         | 122                               |                                   |                                   |                                    |                                    |                                   |               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| overflow_nodes         | 37                                |                                   |                                   |                                    |                                    |                                   |               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| wire_len_total  (mm)   | 74.9                              | 93.8                              | 93.8                              | 93.8                               | 93.8                               | 93.8                              | 93.8          | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| via_count_total        | 20103                             | 69666                             | 69666                             | 69666                              | 69666                              | 69666                             | 69666         | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:54 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:54 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'multiplierTree' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0710 | 0.0000 | 0       | 0.0100 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition multiplierTree (started at Thu Dec 22 18:34:54 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7181 movable and 145 fixed cells in partition multiplierTree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 212 cut rows, with average utilization 51.0464%, utilization with cell bloats 51.0464%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 7181, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7181                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '30' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 18:34:55 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11652      | 33        | 33   | 0     | 0    | 5    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 18         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-------------------------------------------------------------------------------------
|                      LVS open distance distribution (micron)                      |
|--------+--------------+------+-------+-------+-------+------+-------+------+------|
|        | Total: 10.84 | 0.00 | 0.15  | 0.29  | 0.44  | 0.58 | 0.73  | 1.17 | 1.46 | 
|--------+--------------+------+-------+-------+-------+------+-------+------+------|
| % open | 100          | 9.09 | 33.33 | 18.18 | 12.12 | 6.06 | 12.12 | 6.06 | 3.03 | 
|--------+--------------+------+-------+-------+-------+------+-------+------+------|
| # open | 33           | 3    | 11    | 6     | 4     | 2    | 4     | 2    | 1    | 
-------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330455 min: 0.000000 avg: 0.203148
info metal2 layer density max: 0.215336 min: 0.000000 avg: 0.108082
info metal3 layer density max: 0.339300 min: 0.000000 avg: 0.160476
info metal4 layer density max: 0.078671 min: 0.004800 avg: 0.038433
info metal5 layer density max: 0.325200 min: 0.010471 avg: 0.136423
info metal6 layer density max: 0.500769 min: 0.014014 avg: 0.420329
info metal7 layer density max: 0.165585 min: 0.000000 avg: 0.039415
info metal8 layer density max: 0.242780 min: 0.000000 avg: 0.069624
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 18 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 1 sec (CPU time: 1 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 1 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:34:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 514M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'multiplierTree' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0710 | 0.0000 | 0       | 0.0100 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 460 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 33933 pins
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330455 min: 0.000000 avg: 0.203148
info metal2 layer density max: 0.215336 min: 0.000000 avg: 0.108082
info metal3 layer density max: 0.339300 min: 0.000000 avg: 0.160476
info metal4 layer density max: 0.078671 min: 0.004800 avg: 0.038433
info metal5 layer density max: 0.325200 min: 0.010471 avg: 0.136423
info metal6 layer density max: 0.500769 min: 0.014014 avg: 0.420329
info metal7 layer density max: 0.165585 min: 0.000000 avg: 0.039415
info metal8 layer density max: 0.242780 min: 0.000000 avg: 0.069624
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 1 sec (CPU time: 1 sec; MEM: RSS - 521M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 515M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 42       | 
|------------+----------|
| Count, %   | 0.56     | 
|------------+----------|
| Length, um | 4797     | 
|------------+----------|
| Length, %  | 5.25     | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 291       | 
|------------+-----------|
| Count, %   | 3.94      | 
|------------+-----------|
| Length, um | 21808     | 
|------------+-----------|
| Length, %  | 23.88     | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 333   | 
|------------+-------|
| Count, %   | 4.51  | 
|------------+-------|
| Length, um | 26606 | 
|------------+-------|
| Length, %  | 29.13 | 
----------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 10   | 
|------------+------|
| Count, %   | 0.13 | 
|------------+------|
| Length, um | 1331 | 
|------------+------|
| Length, %  | 1.45 | 
---------------------


RRT info: Set routing priority of '10' follow_gr nets to '50'
----------------------------
| Follow GR fanout >5 nets |
|------------+-------------|
| Count      | 1           | 
|------------+-------------|
| Count, %   | 0.01        | 
|------------+-------------|
| Length, um | 293         | 
|------------+-------------|
| Length, %  | 0.32        | 
----------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 21    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 17    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 17    | 
-----------------------------------------


Found 17 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 17 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition multiplierTree.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition multiplierTree (started at Thu Dec 22 18:34:57 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11672 | 23083 | 
|-----------------------+-------+-------|
| To be routed :        | 7375  | 22917 | 
|-----------------------+-------+-------|
|   - signal            | 7375  | 22917 | 
|-----------------------+-------+-------|
| To be skipped :       | 4297  | 166   | 
|-----------------------+-------+-------|
|   - marked dont_route | 18    | 163   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7375 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - detail routed     | 7365 | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   48 with    192 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 172 core library pins:
 Ideal   :   172 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Initialization ...
Global grid size 32 rows x 23 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 7375 nets with average value 100.00
Property preserve_channel is set on 10 nets with average value 91.10
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 684X x 930Y
M2:   vertical grid 684X x 930Y
M3: horizontal grid 1123X x 930Y
M4:   vertical grid 464X x 930Y
M5: horizontal grid 464X x 465Y
M6:   vertical grid 464X x 604Y
M7: horizontal grid 603X x 163Y
M8:   vertical grid 163X x 163Y
M9: horizontal grid 163X x 81Y
M10:   vertical grid 81X x 81Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading design data ...
Fixed net wires 1349
Fixed net vias 106208
Core cells 7326
Core cells with unique orientation 116: pin objects 1792, obstructions 611
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 3176 nets with detail routing
Detected 4199 nets with mixed global and detail routing
Detected 73950 wires, 88911 vias
Detected 22917 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 30 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 done
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(1) ...
1.000 Changed       41 of    66234 tested segments in   361 channels. Unresolved      352 violations and     3821 notes
1.001 Changed       20 of     4462 tested segments in   311 channels. Unresolved      279 violations and     3825 notes
1.002 Changed       12 of      544 tested segments in   192 channels. Unresolved      272 violations and     3813 notes
1.003 Changed      119 of      521 tested segments in   191 channels. Unresolved      257 violations and     3819 notes
1.004 Changed      113 of      500 tested segments in   180 channels. Unresolved      257 violations and     3815 notes
1.005 Changed      135 of      526 tested segments in   177 channels. Unresolved      280 violations and     3806 notes
1.006 Changed      123 of      635 tested segments in   187 channels. Unresolved      311 violations and     3794 notes
1.007 Changed      113 of      648 tested segments in   189 channels. Unresolved      310 violations and     3789 notes
1.008 Changed      112 of      629 tested segments in   184 channels. Unresolved      299 violations and     3795 notes
1.009 Changed      136 of      646 tested segments in   187 channels. Unresolved      320 violations and     3788 notes
1.010 Changed      122 of      679 tested segments in   194 channels. Unresolved      303 violations and     3792 notes
1.011 Changed      115 of      654 tested segments in   190 channels. Unresolved      316 violations and     3789 notes
1.012 Changed      121 of      650 tested segments in   189 channels. Unresolved      315 violations and     3782 notes
1.013 Changed      123 of      656 tested segments in   190 channels. Unresolved      312 violations and     3786 notes
1.014 Changed      123 of      645 tested segments in   187 channels. Unresolved      307 violations and     3789 notes
1.015 Changed      146 of      671 tested segments in   182 channels. Unresolved      325 violations and     3790 notes
1.016 Changed      145 of      685 tested segments in   191 channels. Unresolved      315 violations and     3791 notes
1.017 Changed      143 of      683 tested segments in   188 channels. Unresolved      302 violations and     3795 notes
1.018 Changed      151 of      768 tested segments in   200 channels. Unresolved      317 violations and     3791 notes
1.019 Changed      137 of      715 tested segments in   194 channels. Unresolved      305 violations and     3787 notes
1.020 Changed      133 of      716 tested segments in   198 channels. Unresolved      321 violations and     3783 notes
1.021 Changed      139 of      778 tested segments in   198 channels. Unresolved      338 violations and     3782 notes
1.022 Changed      149 of      837 tested segments in   203 channels. Unresolved      328 violations and     3790 notes
1.023 Changed      132 of      774 tested segments in   196 channels. Unresolved      320 violations and     3800 notes
1.024 Changed      133 of      706 tested segments in   189 channels. Unresolved      298 violations and     3810 notes
1.025 Changed      115 of      677 tested segments in   186 channels. Unresolved      305 violations and     3810 notes
1.026 Changed      155 of      687 tested segments in   185 channels. Unresolved      314 violations and     3811 notes
1.027 Changed      132 of      728 tested segments in   191 channels. Unresolved      285 violations and     3812 notes
1.028 Changed      105 of      649 tested segments in   183 channels. Unresolved      266 violations and     3811 notes
1.029 Changed       87 of      584 tested segments in   180 channels. Unresolved      254 violations and     3815 notes
1.030 Changed       86 of      526 tested segments in   176 channels. Unresolved      243 violations and     3824 notes
1.031 Changed       76 of      520 tested segments in   171 channels. Unresolved      244 violations and     3829 notes
1.032 Changed       83 of      486 tested segments in   166 channels. Unresolved      254 violations and     3829 notes
1.033 Changed       72 of      449 tested segments in   160 channels. Unresolved      252 violations and     3826 notes
1.034 Changed       54 of      338 tested segments in   118 channels. Unresolved      242 violations and     3829 notes
1.035 Changed       54 of      202 tested segments in    62 channels. Unresolved      243 violations and     3831 notes
1.036 Changed       50 of      197 tested segments in    56 channels. Unresolved      236 violations and     3830 notes
1.037 Changed       43 of      168 tested segments in    54 channels. Unresolved      227 violations and     3832 notes
1.038 Changed       37 of      172 tested segments in    53 channels. Unresolved      230 violations and     3835 notes
1.039 Changed       43 of      161 tested segments in    49 channels. Unresolved      231 violations and     3837 notes
1.040 Changed       35 of      170 tested segments in    51 channels. Unresolved      227 violations and     3832 notes
1.041 Changed       25 of      162 tested segments in    47 channels. Unresolved      224 violations and     3839 notes
1.042 Changed       25 of      145 tested segments in    45 channels. Unresolved      227 violations and     3842 notes
1.043 Changed       30 of      150 tested segments in    46 channels. Unresolved      225 violations and     3845 notes
1.044 Changed       17 of      160 tested segments in    48 channels. Unresolved      220 violations and     3847 notes
1.045 Changed       23 of      148 tested segments in    51 channels. Unresolved      231 violations and     3843 notes
1.046 Changed       30 of      159 tested segments in    49 channels. Unresolved      244 violations and     3842 notes
1.047 Changed       40 of      202 tested segments in    59 channels. Unresolved      243 violations and     3851 notes
1.048 Changed       24 of      182 tested segments in    59 channels. Unresolved      231 violations and     3847 notes
1.049 Changed       22 of      147 tested segments in    48 channels. Unresolved      240 violations and     3847 notes
1.050 Changed       20 of      150 tested segments in    47 channels. Unresolved      239 violations and     3850 notes
1.051 Changed       16 of      138 tested segments in    46 channels. Unresolved      239 violations and     3849 notes
1.052 Changed       20 of      141 tested segments in    45 channels. Unresolved      240 violations and     3853 notes
1.053 Changed       21 of      123 tested segments in    40 channels. Unresolved      235 violations and     3852 notes
1.054 Changed       23 of      116 tested segments in    41 channels. Unresolved      232 violations and     3851 notes
1.055 Changed       26 of      124 tested segments in    44 channels. Unresolved      238 violations and     3849 notes
1.056 Changed       36 of      139 tested segments in    49 channels. Unresolved      242 violations and     3849 notes
1.057 Changed       25 of      149 tested segments in    53 channels. Unresolved      239 violations and     3848 notes
1.058 Changed       21 of      117 tested segments in    43 channels. Unresolved      241 violations and     3850 notes
1.059 Changed       21 of      114 tested segments in    45 channels. Unresolved      241 violations and     3850 notes
1.060 Changed       17 of      113 tested segments in    42 channels. Unresolved      235 violations and     3850 notes
1.061 Changed       16 of      111 tested segments in    44 channels. Unresolved      232 violations and     3853 notes
1.062 Changed       12 of       92 tested segments in    39 channels. Unresolved      228 violations and     3854 notes
1.063 Changed       13 of       87 tested segments in    35 channels. Unresolved      228 violations and     3852 notes
1.064 Changed        8 of       80 tested segments in    31 channels. Unresolved      222 violations and     3855 notes
1.065 Changed        5 of       57 tested segments in    27 channels. Unresolved      222 violations and     3856 notes
1.066 Changed        1 of       52 tested segments in    23 channels. Unresolved      224 violations and     3856 notes
1.067 Changed        2 of       51 tested segments in    22 channels. Unresolved      224 violations and     3856 notes
1.068 Changed        0 of       54 tested segments in    23 channels. Unresolved      224 violations and     3856 notes
1.069 Changed        0 of       45 tested segments in    19 channels. Unresolved      224 violations and     3856 notes
1.070 Changed        2 of       44 tested segments in    19 channels. Unresolved      223 violations and     3857 notes
1.071 Changed        1 of       44 tested segments in    19 channels. Unresolved      223 violations and     3856 notes
1.072 Changed        2 of       42 tested segments in    19 channels. Unresolved      223 violations and     3856 notes
1.073 Changed        3 of       42 tested segments in    19 channels. Unresolved      221 violations and     3854 notes
1.074 Changed        2 of       42 tested segments in    18 channels. Unresolved      218 violations and     3854 notes
1.075 Changed        5 of       38 tested segments in    17 channels. Unresolved      216 violations and     3855 notes
1.076 Changed        3 of       37 tested segments in    17 channels. Unresolved      217 violations and     3855 notes
1.077 Changed        5 of       36 tested segments in    17 channels. Unresolved      217 violations and     3855 notes
1.078 Changed        7 of       39 tested segments in    19 channels. Unresolved      219 violations and     3852 notes
1.079 Changed        8 of       43 tested segments in    18 channels. Unresolved      219 violations and     3851 notes
1.080 Changed        3 of       46 tested segments in    18 channels. Unresolved      219 violations and     3851 notes
1.081 Changed        5 of       37 tested segments in    16 channels. Unresolved      221 violations and     3851 notes
1.082 Changed        3 of       40 tested segments in    16 channels. Unresolved      218 violations and     3852 notes
1.083 Changed        2 of       30 tested segments in    11 channels. Unresolved      217 violations and     3852 notes
1.084 Changed        2 of       28 tested segments in    10 channels. Unresolved      216 violations and     3852 notes
1.085 Changed        3 of       28 tested segments in    11 channels. Unresolved      216 violations and     3853 notes
1.086 Changed        2 of       27 tested segments in    10 channels. Unresolved      216 violations and     3852 notes
1.087 Changed        6 of       27 tested segments in    10 channels. Unresolved      215 violations and     3852 notes
1.088 Changed        2 of       32 tested segments in    11 channels. Unresolved      213 violations and     3852 notes
1.089 Changed        1 of       16 tested segments in     9 channels. Unresolved      213 violations and     3852 notes
1.090 Changed        0 of        9 tested segments in     6 channels. Unresolved      213 violations and     3852 notes
1.091 Changed        1 of        4 tested segments in     3 channels. Unresolved      213 violations and     3852 notes
1.092 Changed        0 of        4 tested segments in     3 channels. Unresolved      213 violations and     3852 notes
1.093 Changed        0 of        0 tested segments in     0 channels. Unresolved      213 violations and     3852 notes
Result=end(begin): viols=213(352), notes=3852(3821)
Cpu time: 00:00:48, Elapsed time: 00:00:28, Memory: 2.1G

Run(2) ...
2.000 Changed      134 of     9175 tested segments in   324 channels. Unresolved      214 violations and     3844 notes
2.001 Changed      153 of     4328 tested segments in   316 channels. Unresolved      227 violations and     3846 notes
2.002 Changed      192 of     4321 tested segments in   316 channels. Unresolved      237 violations and     3832 notes
2.003 Changed      210 of      633 tested segments in   185 channels. Unresolved      264 violations and     3847 notes
2.004 Changed      176 of      587 tested segments in   177 channels. Unresolved      240 violations and     3851 notes
2.005 Changed      179 of      580 tested segments in   184 channels. Unresolved      250 violations and     3862 notes
2.006 Changed      151 of      630 tested segments in   191 channels. Unresolved      245 violations and     3865 notes
2.007 Changed      148 of      580 tested segments in   189 channels. Unresolved      253 violations and     3851 notes
2.008 Changed      153 of      563 tested segments in   188 channels. Unresolved      238 violations and     3863 notes
2.009 Changed      144 of      506 tested segments in   183 channels. Unresolved      219 violations and     3873 notes
2.010 Changed      114 of      493 tested segments in   181 channels. Unresolved      216 violations and     3864 notes
2.011 Changed       92 of      464 tested segments in   182 channels. Unresolved      221 violations and     3864 notes
2.012 Changed       85 of      464 tested segments in   181 channels. Unresolved      218 violations and     3869 notes
2.013 Changed      120 of      497 tested segments in   184 channels. Unresolved      226 violations and     3871 notes
2.014 Changed      109 of      523 tested segments in   186 channels. Unresolved      222 violations and     3873 notes
2.015 Changed      107 of      490 tested segments in   183 channels. Unresolved      215 violations and     3877 notes
2.016 Changed       87 of      479 tested segments in   179 channels. Unresolved      205 violations and     3877 notes
2.017 Changed       83 of      439 tested segments in   172 channels. Unresolved      203 violations and     3883 notes
2.018 Changed       75 of      452 tested segments in   174 channels. Unresolved      200 violations and     3884 notes
2.019 Changed       71 of      437 tested segments in   169 channels. Unresolved      200 violations and     3885 notes
2.020 Changed       79 of      436 tested segments in   170 channels. Unresolved      200 violations and     3886 notes
2.021 Changed       63 of      449 tested segments in   169 channels. Unresolved      197 violations and     3889 notes
2.022 Changed       58 of      411 tested segments in   168 channels. Unresolved      190 violations and     3890 notes
2.023 Changed       47 of      392 tested segments in   166 channels. Unresolved      188 violations and     3884 notes
2.024 Changed       49 of      391 tested segments in   167 channels. Unresolved      188 violations and     3884 notes
2.025 Changed       57 of      411 tested segments in   163 channels. Unresolved      192 violations and     3889 notes
2.026 Changed       75 of      420 tested segments in   168 channels. Unresolved      199 violations and     3890 notes
2.027 Changed       87 of      455 tested segments in   173 channels. Unresolved      200 violations and     3890 notes
2.028 Changed       59 of      440 tested segments in   168 channels. Unresolved      198 violations and     3893 notes
2.029 Changed       30 of      385 tested segments in   153 channels. Unresolved      196 violations and     3892 notes
2.030 Changed       30 of      327 tested segments in   134 channels. Unresolved      193 violations and     3900 notes
2.031 Changed       23 of      276 tested segments in   126 channels. Unresolved      185 violations and     3903 notes
2.032 Changed       22 of      255 tested segments in   118 channels. Unresolved      185 violations and     3905 notes
2.033 Changed       11 of      219 tested segments in   107 channels. Unresolved      181 violations and     3905 notes
2.034 Changed        9 of      178 tested segments in    80 channels. Unresolved      184 violations and     3907 notes
2.035 Changed        7 of      107 tested segments in    46 channels. Unresolved      185 violations and     3907 notes
2.036 Changed       12 of      107 tested segments in    43 channels. Unresolved      181 violations and     3908 notes
2.037 Changed        7 of       94 tested segments in    43 channels. Unresolved      173 violations and     3912 notes
2.038 Changed        4 of       76 tested segments in    37 channels. Unresolved      173 violations and     3913 notes
2.039 Changed        3 of       72 tested segments in    34 channels. Unresolved      173 violations and     3912 notes
2.040 Changed        3 of       72 tested segments in    33 channels. Unresolved      173 violations and     3912 notes
2.041 Changed        2 of       72 tested segments in    35 channels. Unresolved      173 violations and     3910 notes
2.042 Changed        1 of       69 tested segments in    33 channels. Unresolved      169 violations and     3911 notes
2.043 Changed        1 of       61 tested segments in    29 channels. Unresolved      169 violations and     3911 notes
2.044 Changed        1 of       56 tested segments in    27 channels. Unresolved      169 violations and     3911 notes
2.045 Changed        2 of       50 tested segments in    23 channels. Unresolved      169 violations and     3911 notes
2.046 Changed        2 of       47 tested segments in    18 channels. Unresolved      168 violations and     3911 notes
2.047 Changed        3 of       40 tested segments in    14 channels. Unresolved      168 violations and     3912 notes
2.048 Changed        5 of       40 tested segments in    12 channels. Unresolved      168 violations and     3912 notes
2.049 Changed        2 of       36 tested segments in    12 channels. Unresolved      168 violations and     3911 notes
2.050 Changed        2 of       35 tested segments in    11 channels. Unresolved      168 violations and     3911 notes
2.051 Changed        2 of       34 tested segments in    11 channels. Unresolved      168 violations and     3911 notes
2.052 Changed        0 of       35 tested segments in    11 channels. Unresolved      168 violations and     3911 notes
2.053 Changed        0 of       28 tested segments in    10 channels. Unresolved      168 violations and     3911 notes
2.054 Changed        0 of       28 tested segments in    10 channels. Unresolved      168 violations and     3911 notes
2.055 Changed        0 of       28 tested segments in    10 channels. Unresolved      168 violations and     3911 notes
2.056 Changed        0 of       28 tested segments in    10 channels. Unresolved      168 violations and     3911 notes
2.057 Changed        0 of       28 tested segments in    10 channels. Unresolved      168 violations and     3911 notes
2.058 Changed        0 of       28 tested segments in    10 channels. Unresolved      168 violations and     3911 notes
2.059 Changed        2 of       25 tested segments in    10 channels. Unresolved      168 violations and     3911 notes
2.060 Changed        0 of       24 tested segments in    11 channels. Unresolved      166 violations and     3911 notes
2.061 Changed        1 of       18 tested segments in     9 channels. Unresolved      166 violations and     3911 notes
2.062 Changed        1 of       18 tested segments in     9 channels. Unresolved      166 violations and     3911 notes
2.063 Changed        1 of       14 tested segments in     6 channels. Unresolved      166 violations and     3911 notes
2.064 Changed        1 of       10 tested segments in     5 channels. Unresolved      166 violations and     3911 notes
2.065 Changed        1 of        8 tested segments in     4 channels. Unresolved      166 violations and     3911 notes
2.066 Changed        1 of        8 tested segments in     4 channels. Unresolved      166 violations and     3911 notes
2.067 Changed        0 of        8 tested segments in     4 channels. Unresolved      166 violations and     3911 notes
2.068 Changed        1 of        7 tested segments in     3 channels. Unresolved      166 violations and     3911 notes
2.069 Changed        0 of        1 tested segments in     1 channels. Unresolved      166 violations and     3911 notes
2.070 Changed        0 of        0 tested segments in     0 channels. Unresolved      166 violations and     3911 notes
Result=end(begin): viols=166(214), notes=3911(3844)
Cpu time: 00:00:44, Elapsed time: 00:00:24, Memory: 2.1G

Run(3) ...
3.000 Changed       93 of     8388 tested segments in   332 channels. Unresolved      175 violations and     3897 notes
3.001 Changed      115 of     4259 tested segments in   315 channels. Unresolved      167 violations and     3893 notes
3.002 Changed      112 of     4255 tested segments in   315 channels. Unresolved      164 violations and     3894 notes
3.003 Changed      109 of     4217 tested segments in   316 channels. Unresolved      151 violations and     3892 notes
3.004 Changed       87 of      352 tested segments in   165 channels. Unresolved      155 violations and     3895 notes
3.005 Changed      122 of      356 tested segments in   164 channels. Unresolved      148 violations and     3900 notes
3.006 Changed      159 of      433 tested segments in   176 channels. Unresolved      185 violations and     3906 notes
3.007 Changed      156 of      478 tested segments in   182 channels. Unresolved      186 violations and     3908 notes
3.008 Changed      140 of      455 tested segments in   175 channels. Unresolved      172 violations and     3914 notes
3.009 Changed      150 of      463 tested segments in   180 channels. Unresolved      183 violations and     3920 notes
3.010 Changed      147 of      492 tested segments in   196 channels. Unresolved      169 violations and     3911 notes
3.011 Changed      177 of      527 tested segments in   194 channels. Unresolved      192 violations and     3922 notes
3.012 Changed      145 of      506 tested segments in   189 channels. Unresolved      180 violations and     3929 notes
3.013 Changed      135 of      470 tested segments in   178 channels. Unresolved      178 violations and     3932 notes
3.014 Changed      134 of      449 tested segments in   172 channels. Unresolved      165 violations and     3937 notes
3.015 Changed       82 of      431 tested segments in   173 channels. Unresolved      163 violations and     3931 notes
3.016 Changed       52 of      351 tested segments in   148 channels. Unresolved      140 violations and     3941 notes
3.017 Changed       52 of      332 tested segments in   155 channels. Unresolved      149 violations and     3942 notes
3.018 Changed       75 of      358 tested segments in   155 channels. Unresolved      165 violations and     3945 notes
3.019 Changed       78 of      389 tested segments in   163 channels. Unresolved      148 violations and     3956 notes
3.020 Changed       71 of      360 tested segments in   153 channels. Unresolved      146 violations and     3963 notes
3.021 Changed       55 of      322 tested segments in   150 channels. Unresolved      139 violations and     3965 notes
3.022 Changed       41 of      299 tested segments in   145 channels. Unresolved      137 violations and     3969 notes
3.023 Changed       42 of      290 tested segments in   140 channels. Unresolved      135 violations and     3975 notes
3.024 Changed       38 of      282 tested segments in   141 channels. Unresolved      133 violations and     3979 notes
3.025 Changed       27 of      261 tested segments in   130 channels. Unresolved      134 violations and     3979 notes
3.026 Changed       32 of      227 tested segments in   115 channels. Unresolved      135 violations and     3982 notes
3.027 Changed       38 of      227 tested segments in   113 channels. Unresolved      134 violations and     3989 notes
3.028 Changed       28 of      219 tested segments in   110 channels. Unresolved      128 violations and     3985 notes
3.029 Changed       19 of      172 tested segments in    92 channels. Unresolved      127 violations and     3986 notes
3.030 Changed       13 of      154 tested segments in    81 channels. Unresolved      130 violations and     3983 notes
3.031 Changed       14 of      143 tested segments in    64 channels. Unresolved      135 violations and     3985 notes
3.032 Changed        9 of      124 tested segments in    54 channels. Unresolved      127 violations and     3989 notes
3.033 Changed        3 of       73 tested segments in    40 channels. Unresolved      127 violations and     3990 notes
3.034 Changed        3 of       61 tested segments in    37 channels. Unresolved      122 violations and     3993 notes
3.035 Changed        2 of       32 tested segments in    21 channels. Unresolved      119 violations and     3993 notes
3.036 Changed        1 of       25 tested segments in    18 channels. Unresolved      119 violations and     3992 notes
3.037 Changed        0 of       24 tested segments in    17 channels. Unresolved      119 violations and     3990 notes
3.038 Changed        1 of       23 tested segments in    15 channels. Unresolved      114 violations and     3990 notes
3.039 Changed        1 of       17 tested segments in    11 channels. Unresolved      111 violations and     3990 notes
3.040 Changed        0 of        8 tested segments in     8 channels. Unresolved      110 violations and     3990 notes
3.041 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.042 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.043 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.044 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.045 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.046 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.047 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.048 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.049 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.050 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.051 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.052 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.053 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.054 Changed        0 of        5 tested segments in     5 channels. Unresolved      110 violations and     3990 notes
3.055 Changed        0 of        4 tested segments in     4 channels. Unresolved      110 violations and     3990 notes
3.056 Changed        0 of        0 tested segments in     0 channels. Unresolved      110 violations and     3990 notes
Result=end(begin): viols=110(175), notes=3990(3897)
Drc convergence rate is 34%
Not enough improvement on this run. Stop.
Cpu time: 00:00:35, Elapsed time: 00:00:20, Memory: 2.1G

Write routing ...
M1: 24697 vias and 3171 wires with length 2.291 (0.330 in non-prefer direction)
M2: 36610 vias and 34068 wires with length 26.912 (1.082 in non-prefer direction)
M3: 4540 vias and 23005 wires with length 40.137 (0.384 in non-prefer direction)
M4: 2590 vias and 2762 wires with length 1.844 (0.239 in non-prefer direction)
M5: 195 vias and 1712 wires with length 14.974 (0.156 in non-prefer direction)
M6: 174 vias and 115 wires with length 0.201 (0.000 in non-prefer direction)
M7: 265 vias and 282 wires with length 1.940 (0.058 in non-prefer direction)
M8: 0 vias and 169 wires with length 3.108 (0.025 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 69071 vias and 65284 wires with length 91.407 (2.273 in non-prefer direction)

Total 110 violated segments:
Viol: Stat short - 103
Viol: Stat spacing - 5
Viol: Diffnet short - 2

Total 3990 notes:
Note: Wire in port - 1
Note: Offgrid - 2315
Note: Fork - 31
Note: Split - 461
Note: Fat merge - 1
Note: Parallel length - 73
Note: Segment orientation - 1108

Info: Via overhang - 81
Info: Detour - 2
info UI33: performed track routing for 1 min 13 sec (CPU time: 2 min 8 sec; MEM: RSS - 537M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 10 sec (CPU time: 18 sec; MEM: RSS - 529M, CVMEM - 2102M, PVMEM - 2981M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:36:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:36:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0680 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   48 with    192 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11672 | 23083 | 
|-----------------------+-------+-------|
| To be routed :        | 7375  | 22917 | 
|-----------------------+-------+-------|
|   - signal            | 7375  | 22917 | 
|-----------------------+-------+-------|
| To be skipped :       | 4297  | 166   | 
|-----------------------+-------+-------|
|   - marked dont_route | 18    | 163   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7375 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330455 min: 0.000000 avg: 0.203214
info metal2 layer density max: 0.206411 min: 0.000000 avg: 0.107996
info metal3 layer density max: 0.339300 min: 0.000000 avg: 0.160549
info metal4 layer density max: 0.078386 min: 0.004800 avg: 0.038939
info metal5 layer density max: 0.297571 min: 0.010471 avg: 0.135299
info metal6 layer density max: 0.501035 min: 0.014014 avg: 0.420273
info metal7 layer density max: 0.158895 min: 0.000000 avg: 0.043161
info metal8 layer density max: 0.238835 min: 0.000000 avg: 0.070012
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 18 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 2 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:36:24 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:36:24 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0680 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                      | tr_opt_tr_0                      | tr_opt_drc_0                     | tr_opt_tns_0                      | tr_opt_power_0                    | tr_opt_wns_0                     | tr_opt_hold_0 | tr_opt_tr_1                       | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| elapsed_time  (min)    | 00h 10m                          | 00h 07m                          | 00h 00m                          | 00h 00m                           | 00h 00m                           | 00h 00m                          | 00h 00m       | 00h 02m                           | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| cpu_time  (min)        | 0.009666666666666667d00.0h 00.0m | 0.009159722222222222d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 4.8611111111111115e-5d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m    | 0.0018611111111111113d00.0h 00.0m | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| heap_memory  (Mb)      | 1589                             | 1589                             | 1589                             | 1589                              | 1589                              | 1589                             | 1589          | 1589                              | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| logic_utilization  (%) | 53.01                            | 53.01                            | 53.01                            | 53.01                             | 52.9                              | 52.9                             | 52.9          | 52.9                              | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| WNS  (ps)              | 0.0                              | 0.0                              | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                               | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| TNS  (ns)              | 0.0                              | 0.0                              | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                               | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| WHS  (ps)              | 0.0                              | 0.0                              | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                               | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| THS  (ns)              | 0.0                              | 0.0                              | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                               | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| setup_viols            | 0                                | 0                                | 0                                | 0                                 | 0                                 | 0                                | 0             | 0                                 | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| hold_viols             | 0                                | 0                                | 0                                | 0                                 | 0                                 | 0                                | 0             | 0                                 | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| slew_viols             | 0                                | 0                                | 0                                | 0                                 | 0                                 | 0                                | 0             | 0                                 | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                              | 0.0                              | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                               | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| total_slew  (ps)       | 0.0                              | 0.0                              | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                               | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| overflow_edges         | 122                              |                                  |                                  |                                   |                                   |                                  |               |                                   | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| overflow_nodes         | 37                               |                                  |                                  |                                   |                                   |                                  |               |                                   | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| wire_len_total  (mm)   | 74.9                             | 93.8                             | 93.8                             | 93.8                              | 93.8                              | 93.8                             | 93.8          | 93.9                              | 
|------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+-----------------------------------|
| via_count_total        | 20103                            | 69666                            | 69666                            | 69666                             | 69666                             | 69666                            | 69666         | 69929                             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition multiplierTree (started at Thu Dec 22 18:36:24 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   48 with    132 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11672 | 23083 | 
|-------------------+-------+-------|
| To be routed :    | 7394  | 23083 | 
|-------------------+-------+-------|
|   - signal        | 7393  | 23080 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7393 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 28   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2400
Total opens=3 (nets=1)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 5     | 
-----------------------


Check opens ...
Longest open in net 'VSS' of length=2400
Total opens=3 (nets=1)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=89
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (3/3): opens (3->0), viols (89->91)
Result=end(begin): opens=0(3), viols=91(89)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (43/43): viols (91->81)
Result=end(begin): opens=0(0), viols=81(91)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (27/27): viols (81->81)
Result=end(begin): opens=0(0), viols=81(81)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.2G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (27/27): viols (81->81)
Result=end(begin): opens=0(0), viols=81(81)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (26/26): viols (81->78)
Result=end(begin): opens=0(0), viols=78(81)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 2.2G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (26/26): viols (78->78)
Result=end(begin): opens=0(0), viols=78(78)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (19/26): viols (78->78)
complete (26/26): viols (78->78)
Result=end(begin): opens=0(0), viols=78(78)
Cpu time: 00:00:13, Elapsed time: 00:00:07, Memory: 2.1G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (26/26): viols (78->78)
Result=end(begin): opens=0(0), viols=78(78)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (15/23): viols (78->78)
complete (23/23): viols (78->78)
Result=end(begin): opens=0(0), viols=78(78)
Cpu time: 00:00:16, Elapsed time: 00:00:08, Memory: 2.2G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (26/26): viols (78->78)
Result=end(begin): opens=0(0), viols=78(78)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (26/26): viols (78->78)
Result=end(begin): opens=0(0), viols=78(78)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (26/26): viols (78->78)
Result=end(begin): opens=0(0), viols=78(78)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (7/21): viols (78->72)
complete (13/21): viols (72->66)
complete (18/21): viols (66->57)
complete (21/21): viols (57->57)
Result=end(begin): opens=0(0), viols=57(78)
Cpu time: 00:00:34, Elapsed time: 00:00:20, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.1G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (8/19): viols (57->57)
complete (14/19): viols (57->57)
complete (18/19): viols (57->57)
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:31, Elapsed time: 00:00:16, Memory: 2.2G

Routing windows accepted: 102 rejected: 281
Finish Final Routing ...

Changed nets: 48 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 48
Number of changed nets: 48

40 nets (2 clocks) have got their timing invalidated
15 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 min 11 sec (CPU time: 2 min 12 sec; MEM: RSS - 534M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:37:37 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:37:37 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0680 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:37:38 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:37:38 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0680 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   48 with    132 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11672 | 23083 | 
|-----------------------+-------+-------|
| To be routed :        | 7375  | 22917 | 
|-----------------------+-------+-------|
|   - signal            | 7375  | 22917 | 
|-----------------------+-------+-------|
| To be skipped :       | 4297  | 166   | 
|-----------------------+-------+-------|
|   - marked dont_route | 18    | 163   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7375 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330455 min: 0.000000 avg: 0.203200
info metal2 layer density max: 0.206411 min: 0.000000 avg: 0.108245
info metal3 layer density max: 0.339300 min: 0.000000 avg: 0.160758
info metal4 layer density max: 0.078386 min: 0.004800 avg: 0.038948
info metal5 layer density max: 0.297571 min: 0.010471 avg: 0.134964
info metal6 layer density max: 0.500657 min: 0.014014 avg: 0.420289
info metal7 layer density max: 0.158895 min: 0.000000 avg: 0.043287
info metal8 layer density max: 0.238835 min: 0.000000 avg: 0.070413
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 18 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 2 sec; MEM: RSS - 528M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 528M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:37:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 528M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:37:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 528M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 528M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 531M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0680 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition multiplierTree (started at Thu Dec 22 18:37:40 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   48 with    132 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11672 | 23083 | 
|-------------------+-------+-------|
| To be routed :    | 7394  | 23083 | 
|-------------------+-------+-------|
|   - signal        | 7393  | 23080 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7393 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 28   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=57
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.2G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:08, Elapsed time: 00:00:05, Memory: 2.2G


Check violations (4 windows)...
Total viols=57
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (15/19): viols (57->57)
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:12, Elapsed time: 00:00:07, Memory: 2.2G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:02, Elapsed time: 00:00:00, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (6/18): viols (57->57)
complete (13/18): viols (57->57)
complete (17/18): viols (57->57)
complete (18/18): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:30, Elapsed time: 00:00:15, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.1G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (6/18): viols (57->57)
complete (13/18): viols (57->57)
complete (18/18): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:27, Elapsed time: 00:00:14, Memory: 2.2G

Routing windows accepted: 57 rejected: 226
Finish Final Routing ...

Changed nets: 16 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 16
Number of changed nets: 9

12 nets (1 clocks) have got their timing invalidated
5 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 min 0 sec (CPU time: 1 min 48 sec; MEM: RSS - 548M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 541M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 18:38:41 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 19    | 0      | 0      | 0      | 0      | 0      | 19     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 20    | 0      | 0      | 0      | 0      | 0      | 20     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 2     | 0      | 0      | 0      | 0      | 0      | 2      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 551M, CVMEM - 2163M, PVMEM - 2981M, PRSS - 545M)

RRT info: Number of remaining shorts: 39
RRT info: Number of remaining DRCs  : 41

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu Dec 22 18:38:56 2022
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 69844 | 24875 | 37054 | 4619  | 2638  | 198   | 194   | 266   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 59572 | 21341 | 30771 | 4442  | 2528  | 156   | 119   | 215   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 85.29 | 85.79 | 83.04 | 96.17 | 95.83 | 78.79 | 61.34 | 80.83 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 69.94  | 24.88 | 37.08 | 4.62  | 2.66  | 0.21  | 0.19  | 0.30  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.56 | 53.01 | 6.60  | 3.80  | 0.31  | 0.28  | 0.43  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 14.83  | 14.21 | 17.01 | 3.83  | 4.96  | 27.44 | 38.66 | 28.33 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 85.17  | 85.79 | 82.99 | 96.17 | 95.04 | 72.56 | 61.34 | 71.67 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 14 sec (CPU time: 26 sec; MEM: RSS - 552M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 505M, CVMEM - 2102M, PVMEM - 2981M, PRSS - 545M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu Dec 22 18:38:56 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 505M, CVMEM - 2102M, PVMEM - 2981M, PRSS - 545M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 11 sec (CPU time: 20 sec; MEM: RSS - 533M, CVMEM - 2102M, PVMEM - 2981M, PRSS - 545M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:39:08 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:39:08 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'multiplierTree' (pico)      |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 56.0 | 0.0 | 0       | 10.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 21    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 17    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 17    | 
-----------------------------------------


Found 17 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 17 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 21 clock nets
Clearing dont_route property from 21 clock nets

All Clock networks set for partition multiplierTree.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 18:39:08 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:39:08 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8618.4                 | 52.9            | 
| Buffers, Inverters | 213.864                | 1.31            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 18:39:08 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================ 9
35  |=========================== 15
40  |============== 8
45  |=========================== 15
50  |=========================== 15
55  |======================================================================== 39
60  |============================================================== 34
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).

WNS:0 TNS:0 TNDD:-11791.0 WHS:0 THS:0 THDD:-6232.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.358563 AREA:8618.4

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-11791.0 WHS:0 THS:0 THDD:-6232.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.358563 AREA:8618.4
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-11791.0 WHS:0 THS:0 THDD:-6232.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.358563 AREA:8618.4

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:39:08 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8618.4                 | 52.9            | 
| Buffers, Inverters | 213.864                | 1.31            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================ 9
35  |=========================== 15
40  |============== 8
45  |=========================== 15
50  |=========================== 15
55  |======================================================================== 39
60  |============================================================== 34
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 18:39:09 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:39:09 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8618.4                 | 52.9            | 
| Buffers, Inverters | 213.864                | 1.31            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 18:39:09 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================ 9
35  |=========================== 15
40  |============== 8
45  |=========================== 15
50  |=========================== 15
55  |======================================================================== 39
60  |============================================================== 34
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).

WNS:0 TNS:0 TNDD:-11791.0 WHS:0 THS:0 THDD:-6232.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.358563 AREA:8618.4

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-11791.0 WHS:0 THS:0 THDD:-6232.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.358563 AREA:8618.4
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-11791.0 WHS:0 THS:0 THDD:-6232.0 SLEW:0 CAP:0.0 LEAKAGE:0.201999 DYNAMIC:7.358563 AREA:8618.4

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9397%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 18:39:09 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7326  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 74    | 1.01       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7326  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8618.4                 | 52.9            | 
| Buffers, Inverters | 213.864                | 1.31            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11654 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3602  | 30.9       | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================ 9
35  |=========================== 15
40  |============== 8
45  |=========================== 15
50  |=========================== 15
55  |======================================================================== 39
60  |============================================================== 34
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition multiplierTree (started at Thu Dec 22 18:39:10 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7309 movable and 17 fixed cells in partition multiplierTree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 107 cut rows, with average utilization 52.7899%, utilization with cell bloats 52.7899%.
info Preplacing cells: able to preplace all 128 fixed_origin cells.
info Displacement: num_cells=128 num_moved=0 max_disp=0 total_disp=0 total_disp/num_moved=0.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 128 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 7309, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7309                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 21    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 17    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 17    | 
-----------------------------------------


Found 17 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 17 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition multiplierTree.

info CHK10: Checking placement...
info Found 7181 movable and 145 fixed cells in partition multiplierTree
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: multiplierTree; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition multiplierTree:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 18:39:11 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11670      | 0         | 0    | 0     | 0    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 18:39:11 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11670      | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 18:39:11 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11670      | 0         | 0    | 0     | 0    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2163M, PVMEM - 2981M, PRSS - 545M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2163M, PVMEM - 2981M, PRSS - 545M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:39:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:39:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'multiplierTree' (pico)      |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 56.0 | 0.0 | 0       | 10.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   48 with    192 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11672 | 23083 | 
|-------------------+-------+-------|
| To be routed :    | 7393  | 23080 | 
|-------------------+-------+-------|
|   - signal        | 7393  | 23080 | 
|-------------------+-------+-------|
| To be skipped :   | 4279  | 3     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7393 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 28   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.342867 min: 0.000000 avg: 0.213168
info metal2 layer density max: 0.234113 min: 0.000000 avg: 0.130960
info metal3 layer density max: 0.354190 min: 0.000000 avg: 0.171792
info metal4 layer density max: 0.104729 min: 0.004800 avg: 0.047663
info metal5 layer density max: 0.297543 min: 0.010471 avg: 0.136061
info metal6 layer density max: 0.500600 min: 0.014014 avg: 0.420557
info metal7 layer density max: 0.169775 min: 0.000000 avg: 0.047505
info metal8 layer density max: 0.244270 min: 0.000000 avg: 0.071563
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 18 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 2 sec; MEM: RSS - 530M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition multiplierTree (started at Thu Dec 22 18:39:13 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   48 with    132 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11672 | 23083 | 
|-------------------+-------+-------|
| To be routed :    | 7394  | 23083 | 
|-------------------+-------+-------|
|   - signal        | 7393  | 23080 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7393 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 28   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=57
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.2G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:08, Elapsed time: 00:00:04, Memory: 2.2G


Check violations (4 windows)...
Total viols=57
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (18/19): viols (57->57)
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:10, Elapsed time: 00:00:06, Memory: 2.2G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (9/19): viols (57->57)
complete (15/19): viols (57->57)
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:26, Elapsed time: 00:00:14, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (8/19): viols (57->57)
complete (14/19): viols (57->57)
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:27, Elapsed time: 00:00:15, Memory: 2.1G

Routing windows accepted: 57 rejected: 228
Finish Final Routing ...

Changed nets: 16 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 16
Number of changed nets: 15

1 nets (0 clocks) have got their timing invalidated
2 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 58 sec (CPU time: 1 min 40 sec; MEM: RSS - 550M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 18:40:13 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 18    | 0      | 0      | 0      | 0      | 0      | 18     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 20    | 0      | 0      | 0      | 0      | 0      | 20     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 2     | 0      | 0      | 0      | 0      | 0      | 2      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 551M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)

RRT info: Number of remaining shorts: 38
RRT info: Number of remaining DRCs  : 40

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 551M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:40:13 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 551M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 18:40:13 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 551M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 551M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'multiplierTree' (pico)      |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 56.0 | 0.0 | 0       | 10.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 

Incremental timing update of 101 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu Dec 22 18:40:18 2022
  
----------------------------------------------------------------------------------------------
|                                 DFM via replacement report                                 |
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Checked vias      | 69842 | 24875 | 37054 | 4618 | 2637 | 198  | 194  | 266  | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias     | 136   | 24    | 78    | 8    | 11   | 1    | 0    | 14   | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.19  | 0.10  | 0.21  | 0.17 | 0.42 | 0.51 | 0.00 | 5.26 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 69.94  | 24.88 | 37.08 | 4.62  | 2.66  | 0.21  | 0.19  | 0.30  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.57 | 53.02 | 6.60  | 3.80  | 0.31  | 0.28  | 0.43  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 14.70  | 14.13 | 16.83 | 3.83  | 4.96  | 27.44 | 38.66 | 28.33 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 85.30  | 85.87 | 83.17 | 96.17 | 95.04 | 72.56 | 61.34 | 71.67 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 4 sec (CPU time: 8 sec; MEM: RSS - 552M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 545M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition multiplierTree (started at Thu Dec 22 18:40:18 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   48 with    132 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11672 | 23083 | 
|-------------------+-------+-------|
| To be routed :    | 7394  | 23083 | 
|-------------------+-------+-------|
|   - signal        | 7393  | 23080 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7393 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 28   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=57
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:02, Elapsed time: 00:00:00, Memory: 2.2G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:09, Elapsed time: 00:00:05, Memory: 2.2G


Check violations (4 windows)...
Total viols=57
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (17/19): viols (57->57)
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:11, Elapsed time: 00:00:06, Memory: 2.2G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:02, Elapsed time: 00:00:00, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (8/18): viols (57->57)
complete (15/18): viols (57->57)
complete (18/18): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:24, Elapsed time: 00:00:14, Memory: 2.1G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (19/19): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.2G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (8/18): viols (57->57)
complete (15/18): viols (57->57)
complete (18/18): viols (57->57)
Result=end(begin): opens=0(0), viols=57(57)
Cpu time: 00:00:25, Elapsed time: 00:00:14, Memory: 2.1G

Routing windows accepted: 57 rejected: 226
Finish Final Routing ...

Changed nets: 16 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 16
Number of changed nets: 15

3 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 58 sec (CPU time: 1 min 40 sec; MEM: RSS - 557M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 551M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 18:41:19 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 18    | 0      | 0      | 0      | 0      | 0      | 18     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 21    | 0      | 0      | 0      | 0      | 0      | 21     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 2     | 0      | 0      | 0      | 0      | 0      | 2      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 558M, CVMEM - 2133M, PVMEM - 2981M, PRSS - 551M)

RRT info: Number of remaining shorts: 39
RRT info: Number of remaining DRCs  : 41

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/route.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 557M, CVMEM - 2133M, PVMEM - 2981M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Thu Dec 22 18:41:19 EET 2022
Report 'application': Application Report
Generated on Thu Dec 22 18:41:19 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 2133                                                         | 
| Heap memory (MBytes)     | 1589                                                         | 
| Resident memory (MBytes) | 557                                                          | 
| CPU time (minutes)       | 37.43                                                        | 
| Elapsed time (minutes)   | 22.58                                                        | 
| Load Averages            | 2.02 2.10 1.65                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.7                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 3048                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_3048                                                      | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Thu Dec 22 18:41:19 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Thu Dec 22 18:41:20 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Thu Dec 22 18:41:20 EET 2022
NRF info: Writing Timing Drc Reports Thu Dec 22 18:41:20 EET 2022
NRF info: Writing Physical Reports Thu Dec 22 18:41:20 EET 2022
NRF info: Writing Power Reports Thu Dec 22 18:41:22 EET 2022
NRF info: Reports completed Thu Dec 22 18:41:22 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 13 min 39 sec (CPU time: 24 min 21 sec; MEM: RSS - 553M, CVMEM - 2133M, PVMEM - 2981M)
