Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "hwrtos_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/hwrtos_0_wrapper.ngc"

---- Source Options
Top Module Name                    : hwrtos_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd" in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd" in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/valid_be.vhd" in Library proc_common_v1_00_b.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd" in Library proc_common_v1_00_b.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v1_00_b.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_pkg.vhd" in Library ipif_common_v1_00_e.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder_bit.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_support.vhd" in Library dre_v1_00_a.
Entity <gen_shift_case> compiled.
Entity <gen_shift_case> (Architecture <implementation>) compiled.
Entity <mux8_1_x_n> compiled.
Entity <mux8_1_x_n> (Architecture <implementation>) compiled.
Entity <mux4_1_x_n> compiled.
Entity <mux4_1_x_n> (Architecture <implementation>) compiled.
Entity <mux2_1_x_n> compiled.
Entity <mux2_1_x_n> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg.vhd" in Library ipif_common_v1_00_e.
Entity <dma_sg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ctrl_reg.vhd" in Library ipif_common_v1_00_e.
Entity <ctrl_reg> compiled.
Entity <ctrl_reg> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_6> compiled.
Entity <ctrl_reg_0_to_6> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_7> compiled.
Entity <ctrl_reg_0_to_7> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_0> compiled.
Entity <ctrl_reg_0_to_0> (Architecture <sim>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/burst_size_calc.vhd" in Library ipif_common_v1_00_e.
Entity <burst_size_calc> compiled.
Entity <burst_size_calc> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_cmp.vhd" in Library ipif_common_v1_00_e.
Package <dma_sg_cmp> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_pkg.vhd" in Library ipif_common_v1_00_e.
Package <dma_sg_pkg> compiled.
Package body <dma_sg_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dly1_mux.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_64_top.vhd" in Library dre_v1_00_a.
Entity <dre_64_top> compiled.
Entity <dre_64_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_steer.vhd" in Library ipif_common_v1_00_e.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/interrupt_control.vhd" in Library ipif_common_v1_00_e.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_sim.vhd" in Library ipif_common_v1_00_e.
Entity <dma_sg> (Architecture <sim>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_wr_dre.vhd" in Library plb_ipif_v2_01_a.
Entity <ipif_control_wr_dre> compiled.
Entity <ipif_control_wr_dre> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library plb_ipif_v2_01_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dpram_select.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/srl16_fifo.vhd" in Library plb_ipif_v2_01_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_rd.vhd" in Library plb_ipif_v2_01_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library plb_ipif_v2_01_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd" in Library plb_ipif_v2_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_timer.vhd" in Library plb_ipif_v2_01_a.
Entity <determinate_timer> compiled.
Entity <determinate_timer> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd" in Library plb_ipif_v2_01_a.
Entity <addr_reg_cntr_brst> compiled.
Entity <addr_reg_cntr_brst> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" in Library plb_ipif_v2_01_a.
Entity <plb_slave_attach_dtime_dma> compiled.
Entity <plb_slave_attach_dtime_dma> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd" in Library plb_ipif_v2_01_a.
Entity <ipif_reset> compiled.
Entity <ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_sesr_sear.vhd" in Library plb_ipif_v2_01_a.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_top.vhd" in Library plb_ipif_v2_01_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_top.vhd" in Library plb_ipif_v2_01_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_dma_sg.vhd" in Library plb_ipif_v2_01_a.
Entity <plb_dma_sg> compiled.
Entity <plb_dma_sg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" in Library plb_ipif_v2_01_a.
Entity <master_attachment> compiled.
Entity <master_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd" in Library plb_ipif_v2_01_a.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/user_logic.vhd" in Library hwrtos_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" in Library hwrtos_v1_00_a.
Entity <hwrtos> compiled.
Entity <hwrtos> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-new-base/hdl/hwrtos_0_wrapper.vhd" in Library work.
Entity <hwrtos_0_wrapper> compiled.
Entity <hwrtos_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <hwrtos_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <hwrtos> in library <hwrtos_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "01000000000000000000000000000000"
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "01000000000000001111111111111111"
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_USER_ID_CODE = 3
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plb_ipif> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000000000000000000000000000000",
	                          "0000000000000000000000000000000001000000000000000000000011111111",
	                          "0000000000000000000000000000000001000000000000000000000100000000",
	                          "0000000000000000000000000000000001000000000000000000000111111111",
	                          "0000000000000000000000000000000001000000000000000000001000000000",
	                          "0000000000000000000000000000000001000000000000000000001011111111",
	                          "0000000000000000000000000000000001000000000000000000001100000000",
	                          "0000000000000000000000000000000001000000000000000000001111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (64,64,32,32)
	C_ARD_ID_ARRAY = (100,110,2,1)
	C_ARD_NUM_CE_ARRAY = (8,2,1,16)
	C_DEV_BLK_ID = 3
	C_DEV_BURST_ENABLE = 1
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_MAX_BURST_SIZE = 128
	C_DEV_MIR_ENABLE = 1
	C_DMA_ALLOW_BURST = 0
	C_DMA_CHAN_TYPE_ARRAY = (0)
	C_DMA_INTR_COALESCE_ARRAY = (0)
	C_DMA_LENGTH_WIDTH_ARRAY = (0)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = 1
	C_INCLUDE_DEV_PENCODER = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (1)
	C_IP_MASTER_PRESENT = 1
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <user_logic> in library <hwrtos_v1_00_a> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_IP_INTR_NUM = 1
	C_NUM_CE = 10

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 5
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <plb_slave_attach_dtime_dma> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000000000000000000000000000000",
	                          "0000000000000000000000000000000001000000000000000000000011111111",
	                          "0000000000000000000000000000000001000000000000000000000100000000",
	                          "0000000000000000000000000000000001000000000000000000000111111111",
	                          "0000000000000000000000000000000001000000000000000000001000000000",
	                          "0000000000000000000000000000000001000000000000000000001011111111",
	                          "0000000000000000000000000000000001000000000000000000001100000000",
	                          "0000000000000000000000000000000001000000000000000000001111111111")
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (64,64,32,32)
	C_ARD_NUM_CE_ARRAY = (8,2,1,16)
	C_BURST_PAGE_SIZE = 1024
	C_DPHASE_TIMEOUT = 64
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_REG_CS_CE = true
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ipif_steer> in library <ipif_common_v1_00_e> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 32

Analyzing hierarchy for entity <ipif_reset> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32
	C_IPIF_BLK_ID = 3
	C_IPIF_MAJOR_VERSION = 2
	C_IPIF_MINOR_VERSION = 1
	C_IPIF_MIR_ENABLE = true
	C_IPIF_REVISION = 0
	C_IPIF_TYPE = 8

Analyzing hierarchy for entity <interrupt_control> in library <ipif_common_v1_00_e> (architecture <implementation>) with generics.
	C_INCLUDE_DEV_ISC = true
	C_INCLUDE_DEV_PENCODER = false
	C_INTERRUPT_REG_NUM = 16
	C_IP_INTR_MODE_ARRAY = (1)
	C_IRPT_DBUS_WIDTH = 32
	C_NUM_IPIF_IRPT_SRC = 4

Analyzing hierarchy for entity <master_attachment> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_BURST_LENGTH = 16
	C_BURST_WIDTH = 64
	C_IP_DWIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_MASTER_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PRIORITY_BUMP_TIMEOUT = 16
	C_XON = 0

Analyzing hierarchy for entity <address_decoder> in library <plb_ipif_v2_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000000000000000000000000000000",
	                          "0000000000000000000000000000000001000000000000000000000011111111",
	                          "0000000000000000000000000000000001000000000000000000000100000000",
	                          "0000000000000000000000000000000001000000000000000000000111111111",
	                          "0000000000000000000000000000000001000000000000000000001000000000",
	                          "0000000000000000000000000000000001000000000000000000001011111111",
	                          "0000000000000000000000000000000001000000000000000000001100000000",
	                          "0000000000000000000000000000000001000000000000000000001111111111")
	C_ARD_DWIDTH_ARRAY = (64,64,32,32)
	C_ARD_NUM_CE_ARRAY = (8,2,1,16)
	C_BUS_AWIDTH = 32
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <srl_fifo2> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 66
	C_XON = false

Analyzing hierarchy for entity <determinate_timer> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_MAX_CYCLE_CNT = 16
	C_NUM_CS = 4
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_reg_cntr_brst> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_BURST_PAGE_SIZE = 1024
	C_INCLUDE_BURST = true
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_reg_cntr_brst> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_BURST_PAGE_SIZE = 256
	C_INCLUDE_BURST = true
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <srl_fifo2> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 8
	C_XON = false

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "01000000000000000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "01000000000000000000000100000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "01000000000000000000001000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "01000000000000000000001100000000"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 4
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 4
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <pf_counter_top> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 5

Analyzing hierarchy for entity <pf_counter_top> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 4

Analyzing hierarchy for entity <pf_counter> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 5

Analyzing hierarchy for entity <pf_counter> in library <plb_ipif_v2_01_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 4

Analyzing hierarchy for entity <pf_counter_bit> in library <plb_ipif_v2_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v1_00_b> (architecture <implementation>) with generics.
	INIT = "0011011011000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hwrtos_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
    Set user-defined property "X_CORE_INFO =  hwrtos_v1_00_a" for unit <hwrtos>.
Entity <hwrtos_0_wrapper> analyzed. Unit <hwrtos_0_wrapper> generated.

Analyzing generic Entity <hwrtos> in library <hwrtos_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "01000000000000000000000000000000"
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "01000000000000001111111111111111"
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_USER_ID_CODE = 3
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'Bus2IP_Freeze' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'Bus2IP_Addr' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'Bus2IP_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'Bus2IP_CS' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'Bus2IP_IPMstTrans' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'RFIFO2IP_WrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'RFIFO2IP_Full' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'WFIFO2IP_Data' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'WFIFO2IP_RdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'WFIFO2IP_Empty' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd" line 572: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <hwrtos> analyzed. Unit <hwrtos> generated.

Analyzing generic Entity <plb_ipif> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000000000000000000000000000000",
	                          "0000000000000000000000000000000001000000000000000000000011111111",
	                          "0000000000000000000000000000000001000000000000000000000100000000",
	                          "0000000000000000000000000000000001000000000000000000000111111111",
	                          "0000000000000000000000000000000001000000000000000000001000000000",
	                          "0000000000000000000000000000000001000000000000000000001011111111",
	                          "0000000000000000000000000000000001000000000000000000001100000000",
	                          "0000000000000000000000000000000001000000000000000000001111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (64,64,32,32)
	C_ARD_ID_ARRAY = (100,110,2,1)
	C_ARD_NUM_CE_ARRAY = (8,2,1,16)
	C_DEV_BLK_ID = 3
	C_DEV_BURST_ENABLE = 1
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_MAX_BURST_SIZE = 128
	C_DEV_MIR_ENABLE = 1
	C_DMA_ALLOW_BURST = 0
	C_DMA_CHAN_TYPE_ARRAY = (0)
	C_DMA_INTR_COALESCE_ARRAY = (0)
	C_DMA_LENGTH_WIDTH_ARRAY = (0)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = 1
	C_INCLUDE_DEV_PENCODER = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (1)
	C_IP_MASTER_PRESENT = 1
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd" line 1940: Unconnected output port 'Sl_SSize' of component 'plb_slave_attach_dtime_dma'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd" line 1940: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attach_dtime_dma'.
INFO:Xst:1561 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd" line 3760: Mux is complete : default of case is discarded
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 5
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <plb_slave_attach_dtime_dma> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000000000000000000000000000000",
	                          "0000000000000000000000000000000001000000000000000000000011111111",
	                          "0000000000000000000000000000000001000000000000000000000100000000",
	                          "0000000000000000000000000000000001000000000000000000000111111111",
	                          "0000000000000000000000000000000001000000000000000000001000000000",
	                          "0000000000000000000000000000000001000000000000000000001011111111",
	                          "0000000000000000000000000000000001000000000000000000001100000000",
	                          "0000000000000000000000000000000001000000000000000000001111111111")
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (64,64,32,32)
	C_ARD_NUM_CE_ARRAY = (8,2,1,16)
	C_BURST_PAGE_SIZE = 1024
	C_DPHASE_TIMEOUT = 64
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_REG_CS_CE = true
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" line 1655: Unconnected output port 'RdCE_Out' of component 'address_decoder'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" line 1655: Unconnected output port 'WrCE_Out' of component 'address_decoder'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" line 2703: Unconnected output port 'FIFO_Full' of component 'srl_fifo2'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" line 2703: Unconnected output port 'Data_Exists' of component 'srl_fifo2'.
Entity <plb_slave_attach_dtime_dma> analyzed. Unit <plb_slave_attach_dtime_dma> generated.

Analyzing generic Entity <address_decoder> in library <plb_ipif_v2_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000000000000000000000000000000",
	                          "0000000000000000000000000000000001000000000000000000000011111111",
	                          "0000000000000000000000000000000001000000000000000000000100000000",
	                          "0000000000000000000000000000000001000000000000000000000111111111",
	                          "0000000000000000000000000000000001000000000000000000001000000000",
	                          "0000000000000000000000000000000001000000000000000000001011111111",
	                          "0000000000000000000000000000000001000000000000000000001100000000",
	                          "0000000000000000000000000000000001000000000000000000001111111111")
	C_ARD_DWIDTH_ARRAY = (64,64,32,32)
	C_ARD_NUM_CE_ARRAY = (8,2,1,16)
	C_BUS_AWIDTH = 32
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <address_decoder> analyzed. Unit <address_decoder> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "01000000000000000000000000000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "01000000000000000000000100000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <pselect.3> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "01000000000000000000001000000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.3> analyzed. Unit <pselect.3> generated.

Analyzing generic Entity <pselect.4> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "01000000000000000000001100000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.4> analyzed. Unit <pselect.4> generated.

Analyzing generic Entity <or_gate.3> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 4
	C_USE_LUT_OR = true
Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <or_gate.4> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 4
	C_USE_LUT_OR = true
Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <srl_fifo2.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 66
	C_XON = false
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 215: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
Entity <srl_fifo2.1> analyzed. Unit <srl_fifo2.1> generated.

Analyzing generic Entity <determinate_timer> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0)
	C_MAX_CYCLE_CNT = 16
	C_NUM_CS = 4
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <determinate_timer> analyzed. Unit <determinate_timer> generated.

Analyzing generic Entity <pf_counter_top.1> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
Entity <pf_counter_top.1> analyzed. Unit <pf_counter_top.1> generated.

Analyzing generic Entity <pf_counter.1> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter.1>.
Entity <pf_counter.1> analyzed. Unit <pf_counter.1> generated.

Analyzing Entity <pf_counter_bit> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd" line 185: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd" line 192: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd" line 198: Instantiating black box module <FDRE>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4> in library <proc_common_v1_00_b> (Architecture <implementation>).
	INIT = "0011011011000110"
Entity <inferred_lut4> analyzed. Unit <inferred_lut4> generated.

Analyzing generic Entity <pf_counter_top.2> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 4
Entity <pf_counter_top.2> analyzed. Unit <pf_counter_top.2> generated.

Analyzing generic Entity <pf_counter.2> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 4
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter.2>.
Entity <pf_counter.2> analyzed. Unit <pf_counter.2> generated.

Analyzing generic Entity <addr_reg_cntr_brst.1> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_BURST_PAGE_SIZE = 1024
	C_INCLUDE_BURST = true
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
INFO:Xst:1561 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd" line 545: Mux is complete : default of case is discarded
Entity <addr_reg_cntr_brst.1> analyzed. Unit <addr_reg_cntr_brst.1> generated.

Analyzing generic Entity <addr_reg_cntr_brst.2> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_BURST_PAGE_SIZE = 256
	C_INCLUDE_BURST = true
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
INFO:Xst:1561 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd" line 545: Mux is complete : default of case is discarded
Entity <addr_reg_cntr_brst.2> analyzed. Unit <addr_reg_cntr_brst.2> generated.

Analyzing generic Entity <ipif_steer> in library <ipif_common_v1_00_e> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 32
Entity <ipif_steer> analyzed. Unit <ipif_steer> generated.

Analyzing generic Entity <ipif_reset> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
	C_IPIF_BLK_ID = 3
	C_IPIF_MAJOR_VERSION = 2
	C_IPIF_MINOR_VERSION = 1
	C_IPIF_MIR_ENABLE = true
	C_IPIF_REVISION = 0
	C_IPIF_TYPE = 8
Entity <ipif_reset> analyzed. Unit <ipif_reset> generated.

Analyzing generic Entity <interrupt_control> in library <ipif_common_v1_00_e> (Architecture <implementation>).
	C_INCLUDE_DEV_ISC = true
	C_INCLUDE_DEV_PENCODER = false
	C_INTERRUPT_REG_NUM = 16
	C_IP_INTR_MODE_ARRAY = (1)
	C_IRPT_DBUS_WIDTH = 32
	C_NUM_IPIF_IRPT_SRC = 4
Entity <interrupt_control> analyzed. Unit <interrupt_control> generated.

Analyzing generic Entity <master_attachment> in library <plb_ipif_v2_01_a> (Architecture <implementation>).
	C_BURST_LENGTH = 16
	C_BURST_WIDTH = 64
	C_IP_DWIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_MASTER_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PRIORITY_BUMP_TIMEOUT = 16
	C_XON = 0
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 706: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 706: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 706: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 706: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 706: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 706: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 706: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 706: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 726: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 726: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 726: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 726: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 736: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 736: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 736: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 746: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 755: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 771: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 783: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 791: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 799: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 807: Instantiating black box module <FDRE>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 910: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 918: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 926: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 934: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 942: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 961: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 961: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 961: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 961: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 970: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 978: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 986: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 995: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 995: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 1005: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 1005: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 1014: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 1023: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 1023: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 1657: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 2142: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd" line 2269: Instantiating black box module <FDRSE>.
Entity <master_attachment> analyzed. Unit <master_attachment> generated.

Analyzing generic Entity <srl_fifo2.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 8
	C_XON = false
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 215: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
Entity <srl_fifo2.2> analyzed. Unit <srl_fifo2.2> generated.

Analyzing generic Entity <user_logic> in library <hwrtos_v1_00_a> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_IP_INTR_NUM = 1
	C_NUM_CE = 10
INFO:Xst:2679 - Register <mst_reg<2>> in unit <user_logic> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_reg<3>> in unit <user_logic> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_reg<1><2>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_reg<1><3>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_reg<1><4>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_reg<1><5>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_reg<1><6>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_reg<1><7>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <user_logic> analyzed. Unit <user_logic> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <user_logic>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used.
WARNING:Xst:647 - Input <Bus2IP_MstWrAck> is never used.
WARNING:Xst:647 - Input <Bus2IP_MstError> is never used.
WARNING:Xst:647 - Input <Bus2IP_MstRetry> is never used.
WARNING:Xst:647 - Input <Bus2IP_MstTimeOut> is never used.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used.
WARNING:Xst:647 - Input <Bus2IP_MstRdAck> is never used.
WARNING:Xst:646 - Signal <mst_reg<2:3>> is assigned but never used.
WARNING:Xst:1780 - Signal <mst_reg<15>> is never used or assigned.
WARNING:Xst:646 - Signal <mst_byte_we<2:3>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <mst_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 30-bit up counter for signal <counter>.
    Found 1-bit register for signal <interrupt<0>>.
    Found 30-bit adder for signal <interrupt_0$addsub0000> created at line 702.
    Found 32-bit register for signal <mst_bus_addr_count>.
    Found 32-bit adder for signal <mst_bus_addr_count$addsub0000>.
    Found 16-bit comparator lessequal for signal <mst_cntl_state$cmp_le0000> created at line 571.
    Found 32-bit comparator lessequal for signal <mst_cntl_state$cmp_le0001> created at line 656.
    Found 16-bit comparator less for signal <mst_cntl_state$cmp_lt0000> created at line 577.
    Found 32-bit comparator less for signal <mst_cntl_state$cmp_lt0001> created at line 660.
    Found 1-bit register for signal <mst_go>.
    Found 56-bit 4-to-1 multiplexer for signal <mst_ip2bus_data<0:55>>.
    Found 32-bit register for signal <mst_ip_addr_count>.
    Found 32-bit adder for signal <mst_ip_addr_count$addsub0000>.
    Found 8-bit register for signal <mst_reg<0>>.
    Found 88-bit register for signal <mst_reg<4:14>>.
    Found 1-bit register for signal <mst_sm_burst>.
    Found 1-bit register for signal <mst_sm_bus_lock>.
    Found 1-bit register for signal <mst_sm_busy>.
    Found 1-bit register for signal <mst_sm_clr_go>.
    Found 32-bit register for signal <mst_sm_ip2bus_addr>.
    Found 8-bit register for signal <mst_sm_ip2bus_be>.
    Found 5-bit register for signal <mst_sm_ip2bus_mstnum>.
    Found 32-bit register for signal <mst_sm_ip2ip_addr>.
    Found 1-bit register for signal <mst_sm_rd_req>.
    Found 1-bit register for signal <mst_sm_set_done>.
    Found 1-bit register for signal <mst_sm_wr_req>.
    Found 32-bit register for signal <mst_xfer_count>.
    Found 32-bit adder for signal <mst_xfer_count$add0000>.
    Found 32-bit adder for signal <mst_xfer_count$addsub0000>.
    Found 32-bit subtractor for signal <mst_xfer_count$addsub0001>.
    Found 64-bit register for signal <slv_reg0>.
    Found 64-bit register for signal <slv_reg1>.
    Found 64-bit register for signal <slv_reg2>.
    Found 64-bit register for signal <slv_reg3>.
    Found 64-bit register for signal <slv_reg4>.
    Found 64-bit register for signal <slv_reg5>.
    Found 64-bit register for signal <slv_reg6>.
    Found 64-bit register for signal <slv_reg7>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 792 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  56 Multiplexer(s).
Unit <user_logic> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_2> synthesized.


Synthesizing Unit <ipif_steer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr<0:28>> is never used.
WARNING:Xst:647 - Input <Addr<30:31>> is never used.
Unit <ipif_steer> synthesized.


Synthesizing Unit <ipif_reset>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd".
WARNING:Xst:647 - Input <Bus_DBus<0:27>> is never used.
    Found finite state machine <FSM_1> for signal <sw_reset_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk_i (rising_edge)                     |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <error_reply>.
    Found 1-bit register for signal <Reg_IP_Reset_RdCE>.
    Found 1-bit register for signal <sm_reset>.
    Found 1-bit register for signal <sm_wrack>.
    Found 1-bit register for signal <strt_sm_reset>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <ipif_reset> synthesized.


Synthesizing Unit <interrupt_control>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/interrupt_control.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data_sa<1:24>> is never used.
WARNING:Xst:647 - Input <Bus2IP_RdReq_sa> is never used.
WARNING:Xst:647 - Input <Interrupt_RdCE<3:5>> is never used.
WARNING:Xst:647 - Input <Interrupt_RdCE<9>> is never used.
WARNING:Xst:647 - Input <Interrupt_RdCE<11:15>> is never used.
WARNING:Xst:647 - Input <Bus2IP_WrReq_sa> is never used.
WARNING:Xst:647 - Input <Interrupt_WrCE<1>> is never used.
WARNING:Xst:647 - Input <Interrupt_WrCE<3:6>> is never used.
WARNING:Xst:647 - Input <Interrupt_WrCE<9>> is never used.
WARNING:Xst:647 - Input <Interrupt_WrCE<11:15>> is never used.
WARNING:Xst:646 - Signal <ipif_priority_encode_value> is assigned but never used.
    Found 1-bit register for signal <ip_irpt_enable_reg<0>>.
    Found 1-bit register for signal <ipif_glbl_irpt_enable_reg>.
    Found 7-bit register for signal <ipif_irpt_enable_reg>.
    Found 2-bit register for signal <ipif_irpt_status_reg>.
    Found 1-bit xor2 for signal <ipif_irpt_status_reg_0$xor0000> created at line 564.
    Found 1-bit xor2 for signal <ipif_irpt_status_reg_1$xor0000> created at line 564.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <interrupt_control> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 16x6-bit ROM for signal <Addr_Cnt_Size_reg$rom0000>.
    Found 8x8-bit ROM for signal <decoded_be$mux0000> created at line 529.
    Found 4x8-bit ROM for signal <decoded_be$mux0001> created at line 552.
    Found 4-bit register for signal <Addr_Cnt_Size_reg>.
    Found 10-bit adder for signal <addr_plus_n>.
    Found 8-bit register for signal <BE_out_i>.
    Found 22-bit register for signal <reg_addr>.
    Found 10-bit register for signal <reg_addr_plus_n>.
    Summary:
	inferred   3 ROM(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addr_reg_cntr_brst_1> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 16x6-bit ROM for signal <Addr_Cnt_Size_reg$rom0000>.
    Found 8x8-bit ROM for signal <decoded_be$mux0000> created at line 529.
    Found 4x8-bit ROM for signal <decoded_be$mux0001> created at line 552.
    Found 4-bit register for signal <Addr_Cnt_Size_reg>.
    Found 8-bit adder for signal <addr_plus_n>.
    Found 8-bit register for signal <BE_out_i>.
    Found 2-bit register for signal <reg_addr>.
    Found 8-bit register for signal <reg_addr_plus_n>.
    Summary:
	inferred   3 ROM(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addr_reg_cntr_brst_2> synthesized.


Synthesizing Unit <or_gate_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_3> synthesized.


Synthesizing Unit <or_gate_4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_4> synthesized.


Synthesizing Unit <inferred_lut4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4> synthesized.


Synthesizing Unit <srl_fifo2_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 230.
Unit <srl_fifo2_1> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned.
Unit <pselect_1> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned.
Unit <pselect_2> synthesized.


Synthesizing Unit <pselect_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned.
Unit <pselect_3> synthesized.


Synthesizing Unit <pselect_4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned.
Unit <pselect_4> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <srl_fifo2_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 230.
Unit <srl_fifo2_2> synthesized.


Synthesizing Unit <master_attachment>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd".
WARNING:Xst:647 - Input <SA2MA_IPIC_RdCmplt> is never used.
WARNING:Xst:647 - Input <SA2MA_wait> is never used.
WARNING:Xst:647 - Input <SA2MA_wrBTerm> is never used.
WARNING:Xst:647 - Input <SA2MA_MErr> is never used.
WARNING:Xst:647 - Input <SA2MA_wrDAck> is never used.
WARNING:Xst:647 - Input <SA2MA_IPIC_RdAck> is never used.
WARNING:Xst:647 - Input <SA2MA_rdBTerm> is never used.
WARNING:Xst:646 - Signal <read_Fifo_Out3> is assigned but never used.
WARNING:Xst:646 - Signal <m_abort_CE> is assigned but never used.
WARNING:Xst:646 - Signal <read_Fifo_Out4> is assigned but never used.
WARNING:Xst:646 - Signal <read_Fifo_Out5> is assigned but never used.
WARNING:Xst:646 - Signal <read_Fifo_Out6> is assigned but never used.
WARNING:Xst:646 - Signal <local_addr_is_upper> is assigned but never used.
WARNING:Xst:646 - Signal <wrFIFO_Full> is assigned but never used.
WARNING:Xst:646 - Signal <m_ordered_CE> is assigned but never used.
WARNING:Xst:1780 - Signal <m_lockErr_In> is never used or assigned.
WARNING:Xst:646 - Signal <plb_MRearbitrate_Reg> is assigned but never used.
WARNING:Xst:1780 - Signal <m_abort_In> is never used or assigned.
WARNING:Xst:646 - Signal <m_guarded_R> is assigned but never used.
WARNING:Xst:1780 - Signal <m_ordered_In> is never used or assigned.
WARNING:Xst:1780 - Signal <write_Data_Out> is never used or assigned.
WARNING:Xst:646 - Signal <plb_MWrBTerm_Reg> is assigned but never used.
WARNING:Xst:1780 - Signal <read_busy_reset> is never used or assigned.
WARNING:Xst:646 - Signal <priority_level_decrease> is assigned but never used.
WARNING:Xst:646 - Signal <rdFIFO_Write_All> is assigned but never used.
WARNING:Xst:646 - Signal <m_abort_R> is assigned but never used.
WARNING:Xst:646 - Signal <rdData_Exists> is assigned but never used.
WARNING:Xst:1780 - Signal <pump_rd_fifo_once> is never used or assigned.
WARNING:Xst:646 - Signal <plb_MRdDBus_CE> is assigned but never used.
WARNING:Xst:646 - Signal <m_compress_CE> is assigned but never used.
WARNING:Xst:646 - Signal <m_priority_R> is assigned but never used.
WARNING:Xst:646 - Signal <plb_MErr_Reg> is assigned but never used.
WARNING:Xst:646 - Signal <end_read> is assigned but never used.
WARNING:Xst:646 - Signal <wrLastAck> is assigned but never used.
WARNING:Xst:646 - Signal <plb_Rd_In_Prog> is assigned but never used.
WARNING:Xst:646 - Signal <rdFIFO_Full> is assigned but never used.
WARNING:Xst:1780 - Signal <m_compress_In> is never used or assigned.
WARNING:Xst:1780 - Signal <Bus2IP_MstRdAck_Reg> is never used or assigned.
WARNING:Xst:646 - Signal <m_ABus_CE> is assigned but never used.
WARNING:Xst:646 - Signal <m_ABus_R> is assigned but never used.
WARNING:Xst:646 - Signal <wrFIFO_Empty<1:7>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_reqPri_Reg> is assigned but never used.
WARNING:Xst:1780 - Signal <write_busy_reset> is never used or assigned.
WARNING:Xst:646 - Signal <wr_fifo_addr> is assigned but never used.
WARNING:Xst:1780 - Signal <pump_rd_fifo_once_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <read_Data_Out> is never used or assigned.
WARNING:Xst:646 - Signal <rdFIFO_Empty> is assigned but never used.
WARNING:Xst:1780 - Signal <m_ABus_In> is never used or assigned.
WARNING:Xst:646 - Signal <plb_MRdBTerm_Reg> is assigned but never used.
WARNING:Xst:646 - Signal <read_Fifo_Out> is assigned but never used.
WARNING:Xst:646 - Signal <rd_finish_burst_next> is assigned but never used.
WARNING:Xst:646 - Signal <rd_fifo_addr> is assigned but never used.
WARNING:Xst:646 - Signal <m_ordered_R> is assigned but never used.
WARNING:Xst:653 - Signal <rd_finish_burst> is used but never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <rd_trans_size_next> is never used or assigned.
WARNING:Xst:646 - Signal <m_compress_R> is assigned but never used.
WARNING:Xst:646 - Signal <m_guarded_CE> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2IP_MstData_In> is never used or assigned.
WARNING:Xst:646 - Signal <selection0> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendReq_Reg> is assigned but never used.
WARNING:Xst:1780 - Signal <read_Data_In> is never used or assigned.
WARNING:Xst:1780 - Signal <m_wrBurst_CE> is never used or assigned.
WARNING:Xst:1780 - Signal <m_guarded_In> is never used or assigned.
WARNING:Xst:646 - Signal <m_priority_CE> is assigned but never used.
WARNING:Xst:646 - Signal <m_lockErr_R> is assigned but never used.
WARNING:Xst:646 - Signal <rdLastAck> is assigned but never used.
WARNING:Xst:1780 - Signal <write_BE_In> is never used or assigned.
WARNING:Xst:646 - Signal <ip_wr_sm_wrack> is assigned but never used.
WARNING:Xst:646 - Signal <read_opposite_write> is assigned but never used.
WARNING:Xst:646 - Signal <m_rdBurst_CE> is assigned but never used.
WARNING:Xst:1780 - Signal <m_priority_In> is never used or assigned.
WARNING:Xst:646 - Signal <plb_MRdWdAddr_Reg> is assigned but never used.
WARNING:Xst:646 - Signal <wrData_Exists> is assigned but never used.
WARNING:Xst:646 - Signal <plb_MSSize_Reg> is assigned but never used.
WARNING:Xst:646 - Signal <rd_trans_size> is assigned but never used.
WARNING:Xst:646 - Signal <addr_seq_ok> is assigned but never used.
WARNING:Xst:646 - Signal <m_lockErr_CE> is assigned but never used.
WARNING:Xst:653 - Signal <m_type_In> is used but never assigned. Tied to value 000.
WARNING:Xst:646 - Signal <read_Fifo_Out0> is assigned but never used.
WARNING:Xst:646 - Signal <read_Fifo_Out1> is assigned but never used.
WARNING:Xst:646 - Signal <read_Fifo_Out2> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendPri_Reg> is assigned but never used.
INFO:Xst:1799 - State wait_till_done is never reached in FSM <write_state_machine_cs>.
INFO:Xst:1799 - State ip_rd_fifo_read_single is never reached in FSM <ip_read_sm_cs>.
INFO:Xst:1799 - State ip_rd_fifo_read_burst is never reached in FSM <ip_read_sm_cs>.
    Found finite state machine <FSM_2> for signal <addr_state_machine_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <priority_bump_sm_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_for_request                               |
    | Power Up State     | wait_for_request                               |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <write_state_machine_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | write_idle                                     |
    | Power Up State     | write_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <read_state_machine_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | read_idle                                      |
    | Power Up State     | read_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <ip_write_sm_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | ip_wr_idle                                     |
    | Power Up State     | ip_wr_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <ip_read_sm_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | ip_rd_idle                                     |
    | Power Up State     | ip_rd_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 4x4-bit ROM for signal <m_size_In>.
    Found 32-bit register for signal <ip_ABus_Reg>.
    Found 8-bit register for signal <ip_BE_Reg>.
    Found 1-bit register for signal <ip_RNW_Reg>.
    Found 32-bit register for signal <m_ABus_I>.
    Found 32-bit adder for signal <m_ABus_I$addsub0000> created at line 1288.
    Found 32-bit adder for signal <num_ones$add0000> created at line 1246.
    Found 32-bit adder for signal <num_ones$addsub0000> created at line 1246.
    Found 32-bit adder for signal <num_ones$addsub0001> created at line 1246.
    Found 32-bit adder for signal <num_ones$addsub0002> created at line 1246.
    Found 32-bit adder for signal <num_ones$addsub0003> created at line 1246.
    Found 32-bit adder for signal <num_ones$addsub0004> created at line 1246.
    Found 32-bit adder for signal <num_ones$addsub0005> created at line 1246.
    Found 32-bit adder for signal <num_ones$addsub0006> created at line 1246.
    Found 32-bit 4-to-1 multiplexer for signal <num_ones$mux0002> created at line 1245.
    Found 2-bit up counter for signal <priority_level>.
    Found 12-bit down counter for signal <priority_timer>.
    Found 1-bit register for signal <pump_wr_fifo_once>.
    Found 5-bit register for signal <rd_count>.
    Found 5-bit subtractor for signal <rd_count$addsub0000> created at line 2130.
    Found 1-bit register for signal <rd_trans_burst>.
    Found 1-bit register for signal <start_read>.
    Found 5-bit down counter for signal <wr_count>.
    Found 1-bit register for signal <wr_finish_burst>.
    Found 1-bit register for signal <wr_trans_burst>.
    Found 5-bit register for signal <wr_trans_size>.
    Found 5-bit adder for signal <wr_trans_size$addsub0000>.
    Found 1-bit register for signal <wrFIFO_WentEmpty>.
    Found 4-bit register for signal <wrLastAck_count>.
    Found 4-bit subtractor for signal <wrLastAck_count$addsub0000> created at line 2228.
    Summary:
	inferred   6 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  93 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <master_attachment> synthesized.


Synthesizing Unit <address_decoder>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd".
WARNING:Xst:646 - Signal <decode_hit_reg> is assigned but never used.
    Register <RdCE_Out_i_reg<10>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<11>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<12>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<13>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<14>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<15>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<16>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<17>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<18>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<19>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<1>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<20>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<21>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<22>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<23>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<24>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<25>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<26>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<2>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<3>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<4>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<5>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<6>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<7>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<8>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<9>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<0>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<10>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<11>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<12>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<13>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<14>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<15>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<16>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<17>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<18>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<19>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<1>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<20>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<21>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<22>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<23>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<24>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<25>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<26>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<2>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<3>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<4>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<5>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<6>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<7>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<8>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<9>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Found 27-bit register for signal <CE_Out_i_reg>.
    Found 4-bit register for signal <CS_Out_i_reg>.
    Found 3-bit register for signal <CS_Size_i_reg>.
    Found 1-bit register for signal <RdCE_Out_i_reg<0>>.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <address_decoder> synthesized.


Synthesizing Unit <pf_counter_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter_1> synthesized.


Synthesizing Unit <pf_counter_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter_2> synthesized.


Synthesizing Unit <pf_counter_top_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top_1> synthesized.


Synthesizing Unit <pf_counter_top_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top_2> synthesized.


Synthesizing Unit <determinate_timer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_timer.vhd".
WARNING:Xst:647 - Input <RNW> is never used.
WARNING:Xst:647 - Input <CS_Bus> is never used.
WARNING:Xst:647 - Input <Num_Data_Beats<4>> is never used.
WARNING:Xst:646 - Signal <trig_go> is assigned but never used.
WARNING:Xst:1780 - Signal <active_cs_index> is never used or assigned.
WARNING:Xst:1780 - Signal <cs_active> is never used or assigned.
WARNING:Xst:646 - Signal <latency_value<0>> is assigned but never used.
WARNING:Xst:646 - Signal <wait_state_value<0>> is assigned but never used.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 1-bit register for signal <latency_done>.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <determinate_timer> synthesized.


Synthesizing Unit <plb_slave_attach_dtime_dma>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd".
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used.
WARNING:Xst:646 - Signal <Control_AlmostDone_i> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_savalid_reg> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_lockerr_reg> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_guarded_reg> is assigned but never used.
WARNING:Xst:646 - Signal <last_wr_data> is assigned but never used.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned.
WARNING:Xst:646 - Signal <decoding_plb_addr> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_ordered_reg> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rdprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_pendreq_reg> is assigned but never used.
WARNING:Xst:646 - Signal <wr_buf_burst_out> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_buslock_reg> is assigned but never used.
WARNING:Xst:646 - Signal <sig_wrburst_term_adcon> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_compress_reg> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_reqpri_reg> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_msize_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned.
WARNING:Xst:646 - Signal <sig_rdburst_term_adcon> is assigned but never used.
WARNING:Xst:646 - Signal <lcl_pavalid_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <local_addrsel> is never used or assigned.
WARNING:Xst:646 - Signal <combo_addrphase_abort> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_wrprim_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned.
WARNING:Xst:646 - Signal <sig_rd_data_ack> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_pendpri_reg> is assigned but never used.
    Register <lcl_wait_i> equivalent to <decoding_local_addr> has been removed
    Register <set_lcl_busy> equivalent to <lcl_addrack_i> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wait_i> equivalent to <set_sl_busy> has been removed
    Register <sl_rearbitrate_i> equivalent to <sig_inhib_Addr_cntr_ld> has been removed
INFO:Xst:1799 - State iwr_burst_indet1 is never reached in FSM <ipif_wr_cntl_state>.
    Found finite state machine <FSM_8> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 26                                             |
    | Inputs             | 12                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | iwr_idle                                       |
    | Power Up State     | iwr_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | busrd_idle                                     |
    | Power Up State     | busrd_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 13                                             |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 46                                             |
    | Inputs             | 17                                             |
    | Outputs            | 16                                             |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | wrcntl_idle                                    |
    | Power Up State     | wrcntl_idle                                    |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 16x1-bit ROM for signal <valid_cmd_size<0>>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 64-bit register for signal <Bus2IP_Data_i>.
    Found 2-bit register for signal <Bus2IP_masterID_i>.
    Found 1-bit register for signal <Bus2IP_RdBurst_i>.
    Found 27-bit register for signal <Bus2IP_RDCE_i>.
    Found 1-bit register for signal <bus2ip_rdreq_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <Bus2IP_WrBurst_i>.
    Found 27-bit register for signal <Bus2IP_WRCE_i>.
    Found 1-bit register for signal <bus2ip_wrreq_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_rd_busy>.
    Found 1-bit register for signal <clear_wr_busy>.
    Found 1-bit register for signal <cmd_abort_reg>.
    Found 32-bit register for signal <cmd_abus_reg>.
    Found 8-bit register for signal <cmd_be_reg>.
    Found 2-bit register for signal <cmd_masterid_reg>.
    Found 1-bit register for signal <cmd_rdburst_reg>.
    Found 1-bit register for signal <cmd_rnw_reg>.
    Found 4-bit register for signal <cmd_size_reg>.
    Found 3-bit register for signal <cmd_type_reg>.
    Found 1-bit register for signal <cmd_wrburst_reg>.
    Found 64-bit register for signal <cmd_wrdbus_reg>.
    Found 7-bit updown counter for signal <data_cycle_count>.
    Found 4-bit comparator greatequal for signal <data_cycle_count$cmp_ge0000> created at line 3210.
    Found 4-bit comparator less for signal <data_cycle_count$cmp_lt0000> created at line 3203.
    Found 5-bit subtractor for signal <data_cycle_count$sub0000> created at line 3218.
    Found 9-bit up counter for signal <data_wdt_count>.
    Found 1-bit register for signal <decoding_local_addr>.
    Found 1-bit register for signal <flush_lcl_request>.
    Found 1-bit register for signal <flush_plb_request>.
    Found 1-bit register for signal <indeterminate_burst_reg>.
    Found 1-bit register for signal <ipic_rdack_i>.
    Found 1-bit register for signal <ipic_wrack_i>.
    Found 1-bit register for signal <lcl_addrack_i>.
    Found 1-bit register for signal <lcl_busy_i>.
    Found 1-bit register for signal <lcl_decode_rdy>.
    Found 1-bit register for signal <lcl_merr_i>.
    Found 1-bit register for signal <lcl_rdBTerm_i>.
    Found 1-bit register for signal <lcl_rdComp_i>.
    Found 1-bit register for signal <lcl_rdDAck_i>.
    Found 64-bit register for signal <lcl_rdDBus_i>.
    Found 1-bit register for signal <lcl_wr_dvld_reg>.
    Found 1-bit register for signal <lcl_wr_en>.
    Found 1-bit register for signal <lcl_wrBTerm_i>.
    Found 1-bit register for signal <lcl_wrComp_i>.
    Found 1-bit register for signal <lcl_wrcyclecnt_adjust>.
    Found 1-bit register for signal <line_done_dly1>.
    Found 1-bit register for signal <line_done_dly2>.
    Found 2-bit register for signal <master_id>.
    Found 4-bit register for signal <num_data_beats_minus1_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <rd_dphase_active>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <single_transfer_reg>.
    Found 1-bit register for signal <sl_busy_i>.
    Found 4-bit register for signal <sl_mbusy_i>.
    Found 4-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 1-bit register for signal <sl_rddack_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 2-bit register for signal <sl_ssize_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 1-bit register for signal <wr_buf_rden>.
    Found 1-bit register for signal <wr_buf_wren_plb>.
    Found 1-bit register for signal <wr_dphase_active>.
    Found 5-bit comparator less for signal <wrbuf_goingfull$cmp_lt0000> created at line 2739.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred 436 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <plb_slave_attach_dtime_dma> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstNum_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstBusAddr_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstLoc2Loc_i> is assigned but never used.
WARNING:Xst:646 - Signal <ip_req_active> is assigned but never used.
WARNING:Xst:1780 - Signal <SA2MA_RdRdy_i> is never used or assigned.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstTimeOut_i> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Bus_MstRdReq_i> is assigned but never used.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstError_i> is assigned but never used.
WARNING:Xst:1780 - Signal <SA2MA_ErrAck_i> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Bus_MstBusLock_i> is assigned but never used.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstRdAck_i> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstWrReq_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned.
WARNING:Xst:646 - Signal <WFIFO2DMA_vacancy<0>> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstRetry_i> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstWrAck_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Intr_Intr_i> is assigned but never used.
WARNING:Xst:646 - Signal <ReqArb2DMA_MstLastAck_i> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstBurst_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstIPAddr_i> is assigned but never used.
WARNING:Xst:646 - Signal <MST2INTC_Irpt_i> is assigned but never used.
WARNING:Xst:1780 - Signal <SA2MA_Retry_i> is never used or assigned.
WARNING:Xst:646 - Signal <Mstr_sel_ma_i> is assigned but never used.
WARNING:Xst:1780 - Signal <SA2MA_WrAck_i> is never used or assigned.
WARNING:Xst:646 - Signal <Mstr_Sel_arb> is assigned but never used.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Bus_MstIPBE_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstBusBE_i> is assigned but never used.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit comparator lessequal for signal <ip_xfer_num$cmp_le0000> created at line 3810.
    Found 5-bit comparator greater for signal <temp_mstnum_minus1$cmp_gt0000> created at line 3797.
    Found 6-bit subtractor for signal <temp_mstnum_minus1$sub0000> created at line 3799.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <plb_ipif> synthesized.


Synthesizing Unit <hwrtos>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.vhd".
WARNING:Xst:653 - Signal <ZERO_IP2RFIFO_Data> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <iBus2IP_RdCE<10:26>> is assigned but never used.
WARNING:Xst:646 - Signal <iBus2IP_WrCE<10:26>> is assigned but never used.
Unit <hwrtos> synthesized.


Synthesizing Unit <hwrtos_0_wrapper>.
    Related source file is "C:/Baseline_9_Working_Folder/K-new-base/hdl/hwrtos_0_wrapper.vhd".
Unit <hwrtos_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 26
 16x1-bit ROM                                          : 19
 16x6-bit ROM                                          : 2
 4x4-bit ROM                                           : 1
 4x8-bit ROM                                           : 2
 8x8-bit ROM                                           : 2
# Adders/Subtractors                                   : 21
 10-bit adder                                          : 1
 30-bit adder                                          : 1
 32-bit adder                                          : 13
 32-bit subtractor                                     : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Counters                                             : 6
 12-bit down counter                                   : 1
 2-bit up counter                                      : 1
 30-bit up counter                                     : 1
 5-bit down counter                                    : 1
 7-bit updown counter                                  : 1
 9-bit up counter                                      : 1
# Registers                                            : 669
 1-bit register                                        : 617
 2-bit register                                        : 5
 22-bit register                                       : 1
 27-bit register                                       : 3
 3-bit register                                        : 3
 32-bit register                                       : 8
 4-bit register                                        : 7
 5-bit register                                        : 3
 64-bit register                                       : 4
 7-bit register                                        : 1
 8-bit register                                        : 17
# Comparators                                          : 9
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 1
 32-bit comparator less                                : 1
 32-bit comparator lessequal                           : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 57
 1-bit 4-to-1 multiplexer                              : 56
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 78
 1-bit xor2                                            : 78

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state> on signal <plb_write_cntl_state[1:10]> with one-hot encoding.
---------------------------------
 State             | Encoding
---------------------------------
 wrcntl_idle       | 0000000001
 pbwr_init         | 0000000010
 pbwr_burst_fixed  | 0000100000
 pbwr_burst_indet  | 0000010000
 pbwrite_flush     | 0000001000
 lclwr_init        | 0000000100
 lclwr_single      | 1000000000
 lclwr_burst_fixed | 0100000000
 lclwr_burst_indet | 0010000000
 lclwrite_flush    | 0001000000
---------------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state> on signal <addr_cntl_state[1:3]> with sequential encoding.
-----------------------------
 State           | Encoding
-----------------------------
 validate_req    | 000
 rearb_plb       | 100
 gen_plb_addrack | 011
 decode_lcl_req1 | 010
 decode_lcl_req2 | 101
 gen_lcl_addrack | 110
 abort_flush     | 001
-----------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state> on signal <plb_read_cntl_state[1:3]> with sequential encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 busrd_idle             | 000
 busrd_single_init      | 011
 busrd_single           | 101
 busrd_burst_init       | 010
 busrd_burst_fixed      | 110
 busrd_burst_indet_init | 001
 busrd_burst_indet      | 111
 busread_flush          | 100
------------------------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state> on signal <ipif_wr_cntl_state[1:7]> with one-hot encoding.
------------------------------
 State            | Encoding
------------------------------
 iwr_idle         | 0000001
 iwr_init         | 0000100
 ilclwr_init1     | 0000010
 ilclwr_init2     | 0010000
 iwr_burst_indet1 | unreached
 iwr_burst_fixed1 | 1000000
 iwr_single1      | 0100000
 iwr_done         | 0001000
------------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_read_sm_cs> on signal <ip_read_sm_cs[1:2]> with sequential encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 ip_rd_idle             | 00
 ip_rd_fifo_read_single | unreached
 ip_rd_fifo_read_burst  | unreached
 ip_wait_addrack        | 01
 ip_rd_start_plb        | 10
 ip_rd_end_burst        | 11
------------------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_write_sm_cs> on signal <ip_write_sm_cs[1:3]> with sequential encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 ip_wr_idle              | 000
 ip_wr_fifo_write_single | 001
 ip_wr_fifo_write_burst  | 010
 ip_wr_start_plb         | 011
 ip_wr_end_burst         | 100
-------------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/read_state_machine_cs> on signal <read_state_machine_cs[1:3]> with sequential encoding.
----------------------------------
 State                | Encoding
----------------------------------
 read_idle            | 000
 read_dataphase       | 010
 wait_ipic_wr_done    | 011
 handle_rdbterm_wait0 | 001
 handle_rdbterm       | 100
----------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/write_state_machine_cs> on signal <write_state_machine_cs[1:2]> with sequential encoding.
----------------------------------
 State                | Encoding
----------------------------------
 write_idle           | 00
 write_dataphase      | 10
 handle_wrbterm_wait0 | 01
 handle_wrbterm       | 11
 wait_till_done       | unreached
----------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_bump_sm_cs> on signal <priority_bump_sm_cs[1:2]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_for_request  | 00
 active_request    | 01
 increase_priority | 10
-------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/addr_state_machine_cs> on signal <addr_state_machine_cs[1:3]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 wait_for_sa_addrack | 001
 new_trans_wait      | 010
 finish_trans_wait   | 011
 request             | 100
 handle_rearb0       | 101
 handle_rearb1       | 110
---------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <hwrtos_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state> on signal <sw_reset_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 00
 wait_for_bus | 01
 reset_1      | 11
 reset_2      | 10
--------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <hwrtos_0/USER_LOGIC_I/mst_cntl_state> on signal <mst_cntl_state[1:3]> with sequential encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 000
 single         | 001
 burst_16       | 011
 last_burst     | 010
 chk_burst_done | 100
----------------------------
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.
INFO:Xst:2502 - HDL ADVISOR - Unit <addr_reg_cntr_brst_1> : Asynchronous or synchronous initialization of the register <Addr_Cnt_Size_reg> prevents it from being combined with the ROM <Mrom_Addr_Cnt_Size_reg_rom0000> for implementation as read-only block RAM.
INFO:Xst:2502 - HDL ADVISOR - Unit <addr_reg_cntr_brst_2> : Asynchronous or synchronous initialization of the register <Addr_Cnt_Size_reg> prevents it from being combined with the ROM <Mrom_Addr_Cnt_Size_reg_rom0000> for implementation as read-only block RAM.
INFO:Xst:2502 - HDL ADVISOR - Unit <plb_slave_attach_dtime_dma> : Asynchronous or synchronous initialization of the register <cmd_size_reg> prevents it from being combined with the ROM <Mrom_valid_cmd_size<0>> for implementation as read-only block RAM.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 12
# ROMs                                                 : 26
 16x1-bit ROM                                          : 19
 16x6-bit ROM                                          : 2
 4x4-bit ROM                                           : 1
 4x8-bit ROM                                           : 2
 8x8-bit ROM                                           : 2
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 1
 29-bit adder                                          : 1
 30-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Counters                                             : 6
 12-bit down counter                                   : 1
 2-bit up counter                                      : 1
 30-bit up counter                                     : 1
 5-bit down counter                                    : 1
 7-bit updown counter                                  : 1
 9-bit up counter                                      : 1
# Registers                                            : 1758
 Flip-Flops                                            : 1758
# Comparators                                          : 9
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 1
 32-bit comparator less                                : 1
 32-bit comparator lessequal                           : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 56
 1-bit 4-to-1 multiplexer                              : 56
# Xors                                                 : 78
 1-bit xor2                                            : 78

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <RdCE_Out_i_reg_0> (without init value) has a constant value of 0 in block <address_decoder>.
WARNING:Xst:1710 - FF/Latch  <sl_rdwdaddr_i_3> (without init value) has a constant value of 0 in block <plb_slave_attach_dtime_dma>.
INFO:Xst:2261 - The FF/Latch <CE_Out_i_reg_10> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Out_i_reg_2> 
INFO:Xst:2261 - The FF/Latch <master_id_0> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_1> 
INFO:Xst:2261 - The FF/Latch <master_id_1> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_0> 
INFO:Xst:2261 - The FF/Latch <CS_Size_i_reg_2> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Size_i_reg_1> 
INFO:Xst:2261 - The FF/Latch <INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state_FFd1> in Unit <plb_ipif> is equivalent to the following FF/Latch, which will be removed : <INCLUDE_RESET.I_RESET_CONTROL/sm_reset> 

Optimizing unit <hwrtos_0_wrapper> ...

Optimizing unit <user_logic> ...

Optimizing unit <interrupt_control> ...

Optimizing unit <addr_reg_cntr_brst_1> ...

Optimizing unit <addr_reg_cntr_brst_2> ...

Optimizing unit <srl_fifo2_1> ...

Optimizing unit <srl_fifo2_2> ...

Optimizing unit <master_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <determinate_timer> ...

Optimizing unit <plb_slave_attach_dtime_dma> ...
INFO:Xst:2261 - The FF/Latch <ipif_wr_cntl_state_FFd4> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <clear_wr_busy> 
INFO:Xst:2261 - The FF/Latch <ipif_wr_cntl_state_FFd4> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <clear_wr_busy> 

Optimizing unit <plb_ipif> ...
WARNING:Xst:2677 - Node <hwrtos_0/USER_LOGIC_I/mst_sm_ip2ip_addr_24> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/USER_LOGIC_I/mst_sm_ip2ip_addr_25> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_rdBTerm_i> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rdreq_i> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/ipic_rdack_i> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RdBurst_i> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_26> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_25> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_24> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_23> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_22> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_20> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_16> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_15> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_14> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_25> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_24> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_ssize_i_1> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_ssize_i_0> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/ipic_wrack_i> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_wrBTerm_i> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_merr_i> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WrBurst_i> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_26> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_25> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_24> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_23> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_22> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_20> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_17> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_16> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_15> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_14> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_12> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_0> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_1> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_2> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_3> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_4> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_5> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_6> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_7> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/Addr_Cnt_Size_reg_0> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/Addr_Cnt_Size_reg_1> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/Addr_Cnt_Size_reg_2> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/Addr_Cnt_Size_reg_3> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_0> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_1> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_2> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_3> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_4> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_5> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_6> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_7> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_8> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_9> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_10> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_11> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_12> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_13> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_14> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_15> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_16> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_17> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_18> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_19> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_20> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_21> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_9> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_8> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_7> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_6> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_5> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_4> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_3> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_1> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_0> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_2> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_0> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_1> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_1> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_0> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Out_i_reg_0> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Out_i_reg_1> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Out_i_reg_3> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_14> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_15> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_16> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_20> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_22> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_23> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_24> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_25> of sequential type is unconnected in block <hwrtos_0_wrapper>.
WARNING:Xst:2677 - Node <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_26> of sequential type is unconnected in block <hwrtos_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[0].FF_I> in Unit <hwrtos_0_wrapper> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[2].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[3].FF_I> 
INFO:Xst:2260 - The FF/Latch <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[0].FF_I> in Unit <hwrtos_0_wrapper> is equivalent to the following 2 FFs/Latches : <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[1].FF_I> <hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[2].FF_I> 
FlipFlop hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <hwrtos_0_wrapper> :
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/line_done_dly2> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <hwrtos_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1714
 Flip-Flops                                            : 1714

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/hwrtos_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 442

Cell Usage :
# BELS                             : 3279
#      GND                         : 1
#      INV                         : 82
#      LUT1                        : 134
#      LUT2                        : 239
#      LUT2_D                      : 6
#      LUT2_L                      : 1
#      LUT3                        : 446
#      LUT3_D                      : 5
#      LUT3_L                      : 6
#      LUT4                        : 1385
#      LUT4_D                      : 20
#      LUT4_L                      : 82
#      MUXCY                       : 350
#      MUXCY_L                     : 68
#      MUXF5                       : 107
#      VCC                         : 1
#      XORCY                       : 346
# FlipFlops/Latches                : 1714
#      FDR                         : 456
#      FDRE                        : 1037
#      FDRS                        : 146
#      FDRSE                       : 8
#      FDS                         : 2
#      FDSE                        : 65
# Shift Registers                  : 194
#      SRL16E                      : 194
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                    1583  out of  44096     3%  
 Number of Slice Flip Flops:          1714  out of  88192     1%  
 Number of 4 input LUTs:              2600  out of  88192     2%  
    Number used as logic:             2406
    Number used as Shift registers:    194
 Number of IOs:                        442
 Number of bonded IOBs:                  0  out of   1040     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                            | Load  |
-----------------------------------+----------------------------------------------------------------------------------+-------+
PLB_Clk                            | NONE(hwrtos_0/PLB_IPIF_I/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[2].FF_I)| 1908  |
-----------------------------------+----------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 9.056ns (Maximum Frequency: 110.428MHz)
   Minimum input arrival time before clock: 5.576ns
   Maximum output required time after clock: 2.475ns
   Maximum combinational path delay: 0.000ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 9.056ns (frequency: 110.428MHz)
  Total number of paths / destination ports: 252774 / 5031
-------------------------------------------------------------------------
Delay:               9.056ns (Levels of Logic = 17)
  Source:            hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/decoding_local_addr (FF)
  Destination:       hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/decoding_local_addr to hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q           138   0.374   1.083  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/decoding_local_addr (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/decoding_local_addr)
     LUT2:I1->O            4   0.313   0.486  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_valid_address1 (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_valid_address)
     MUXCY:CI->O           1   0.042   0.000  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/XST_WA.GEN_DECODE[0].MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/carry_chain<1>)
     MUXCY:CI->O           1   0.042   0.000  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/XST_WA.GEN_DECODE[1].MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/carry_chain<2>)
     MUXCY:CI->O           1   0.042   0.000  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/XST_WA.GEN_DECODE[2].MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/carry_chain<3>)
     MUXCY:CI->O           1   0.042   0.000  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/XST_WA.GEN_DECODE[3].MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/carry_chain<4>)
     MUXCY:CI->O           1   0.042   0.000  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/XST_WA.GEN_DECODE[4].MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/carry_chain<5>)
     MUXCY:CI->O           3   0.751   0.610  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[2].MEM_SELECT_I/XST_WA.GEN_DECODE[5].MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Out_i<2>)
     LUT4_D:I0->LO         1   0.313   0.128  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/I_OR_CS/Y_0_or00001 (N10389)
     LUT4:I2->O           56   0.313   0.880  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/load_cmd_register1 (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/load_cmd_register)
     LUT4:I3->O            5   0.313   0.619  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/load_resp_cntr (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/alu_cy<5>)
     LUT2:I1->O            1   0.313   0.000  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/I_ALU_LUT/Mrom_O_rom000011 (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/I_ALU_LUT/Mrom_O_rom0000)
     MUXCY:S->O            1   0.377   0.000  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/alu_cy<4>)
     MUXCY:CI->O           1   0.041   0.000  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/alu_cy<3>)
     MUXCY:CI->O           1   0.041   0.000  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/alu_cy<2>)
     MUXCY:CI->O           1   0.041   0.000  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/alu_cy<1>)
     MUXCY:CI->O           1   0.525   0.390  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/MUXCY_I (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/alu_cy<0>)
     INV:I->O              1   0.313   0.390  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/Mxor_carry_active_high_Result1_INV_0 (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/carry_active_high)
     FDRE:D                    0.234          hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT
    ----------------------------------------
    Total                      9.056ns (4.470ns logic, 4.586ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 2699 / 2451
-------------------------------------------------------------------------
Offset:              5.576ns (Levels of Logic = 6)
  Source:            PLB_abort (PAD)
  Destination:       hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0 (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_abort to hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4_D:I0->LO         1   0.313   0.128  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_cmd_abort1 (N10386)
     LUT3:I2->O            1   0.313   0.440  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/valid_plb_request_and0000_SW0 (N8514)
     LUT4:I3->O            6   0.313   0.574  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/valid_plb_request_and0000 (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/valid_plb_request)
     LUT4:I3->O           11   0.313   0.613  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/start_data_phase (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/start_data_phase)
     MUXF5:S->O            8   0.619   0.612  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_and00001_f5 (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_and0000)
     LUT4:I3->O            7   0.313   0.547  hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_not00011 (hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_not0001)
     FDRE:CE                   0.335          hwrtos_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0
    ----------------------------------------
    Total                      5.576ns (2.662ns logic, 2.914ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 212 / 203
-------------------------------------------------------------------------
Offset:              2.475ns (Levels of Logic = 3)
  Source:            hwrtos_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_0 (FF)
  Destination:       IP2INTC_Irpt (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: hwrtos_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_0 to IP2INTC_Irpt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.374   0.629  hwrtos_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_0 (hwrtos_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_0)
     LUT4:I0->O            1   0.313   0.000  hwrtos_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_interrupt61 (N10238)
     MUXF5:I1->O           1   0.340   0.506  hwrtos_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_interrupt6_f5 (hwrtos_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_interrupt_map4)
     LUT4:I1->O            0   0.313   0.000  hwrtos_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_interrupt17 (IP2INTC_Irpt)
    ----------------------------------------
    Total                      2.475ns (1.340ns logic, 1.135ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            LED_IN<0> (PAD)
  Destination:       LED_OUT<0> (PAD)

  Data Path: LED_IN<0> to LED_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================
CPU : 57.91 / 57.97 s | Elapsed : 58.00 / 58.00 s
 
--> 

Total memory usage is 384304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  769 (   0 filtered)
Number of infos    :   30 (   0 filtered)

