// Seed: 2547507932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0  = 32'd97,
    parameter id_1  = 32'd49,
    parameter id_14 = 32'd90,
    parameter id_2  = 32'd3
) (
    input wand _id_0,
    input supply0 _id_1,
    input uwire _id_2,
    input wor id_3,
    input tri1 id_4,
    output supply0 id_5[1 'b0 : id_14  -  -1],
    input tri0 id_6,
    input uwire id_7,
    output wire id_8,
    input tri1 id_9,
    output wire id_10,
    input tri0 id_11,
    output uwire id_12,
    input wire id_13,
    input wire _id_14,
    input supply0 id_15,
    output supply1 id_16,
    output tri0 id_17,
    output wor id_18
);
  id_20 :
  assert property (@(-1) -1'd0) begin : LABEL_0
    id_20 <= -1'b0;
  end
  always @* id_21;
  assign id_10 = id_1;
  supply0 id_22 = -1, id_23;
  assign #id_24 id_8 = id_0;
  wire [id_2 : 1] id_25;
  module_0 modCall_1 (
      id_25,
      id_23,
      id_23,
      id_23,
      id_23,
      id_22,
      id_25,
      id_22
  );
  wire [id_0 : id_1] id_26;
  wire id_27;
  assign id_21[-1] = id_11;
  logic id_28;
  wire [-1 'b0 -  -1 : 1] id_29, id_30;
  logic id_31, id_32;
endmodule
