# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../PtJob.srcs/sources_1/new/ALU.v" \
"../../../../PtJob.srcs/sources_1/new/DataEntry.v" \
"../../../../PtJob.srcs/sources_1/new/RAM.v" \
"../../../../PtJob.srcs/sources_1/new/TOP.v" \
"../../../../PtJob.srcs/sources_1/new/TOP_Mic.v" \
"../../../../PtJob.srcs/sim_1/new/test_bench1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
