Classic Timing Analyzer report for CPU
Wed Mar 24 22:52:51 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.719 ns                         ; reset                                  ; RegDesloc:registrador_deslocamento|n_shift[2] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.508 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; AluResult[31]                                 ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.167 ns                         ; reset                                  ; multiplier:multiplier|cicloAtual[3]           ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 63.80 MHz ( period = 15.674 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B|Saida[27]                ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]       ; clock      ; clock    ; 715          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                               ;            ;          ; 715          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 63.80 MHz ( period = 15.674 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.851 ns                ;
; N/A                                     ; 64.01 MHz ( period = 15.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.814 ns                ;
; N/A                                     ; 64.86 MHz ( period = 15.418 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.714 ns                ;
; N/A                                     ; 66.50 MHz ( period = 15.038 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.531 ns                ;
; N/A                                     ; 67.01 MHz ( period = 14.924 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.474 ns                ;
; N/A                                     ; 68.12 MHz ( period = 14.680 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.351 ns                ;
; N/A                                     ; 68.52 MHz ( period = 14.594 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][1]   ; clock      ; clock    ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][1]   ; clock      ; clock    ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 68.98 MHz ( period = 14.498 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][1]   ; clock      ; clock    ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; 69.00 MHz ( period = 14.492 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][18]  ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 69.32 MHz ( period = 14.426 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][18]  ; clock      ; clock    ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 69.46 MHz ( period = 14.396 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][18]  ; clock      ; clock    ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 69.58 MHz ( period = 14.372 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][13]  ; clock      ; clock    ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 69.72 MHz ( period = 14.344 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.184 ns                ;
; N/A                                     ; 69.80 MHz ( period = 14.326 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][17]  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 69.81 MHz ( period = 14.324 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][16]  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 69.81 MHz ( period = 14.324 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][17]  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 69.81 MHz ( period = 14.324 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][14]  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 69.81 MHz ( period = 14.324 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][15]  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][13]  ; clock      ; clock    ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 69.99 MHz ( period = 14.288 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 69.99 MHz ( period = 14.288 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 70.00 MHz ( period = 14.286 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[1][1]   ; clock      ; clock    ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 70.05 MHz ( period = 14.276 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][13]  ; clock      ; clock    ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 70.14 MHz ( period = 14.258 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][16]  ; clock      ; clock    ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 70.14 MHz ( period = 14.258 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][17]  ; clock      ; clock    ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 70.14 MHz ( period = 14.258 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][14]  ; clock      ; clock    ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 70.14 MHz ( period = 14.258 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][15]  ; clock      ; clock    ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 70.19 MHz ( period = 14.248 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.133 ns                ;
; N/A                                     ; 70.28 MHz ( period = 14.228 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][16]  ; clock      ; clock    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 70.28 MHz ( period = 14.228 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][17]  ; clock      ; clock    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 70.28 MHz ( period = 14.228 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][14]  ; clock      ; clock    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 70.28 MHz ( period = 14.228 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][15]  ; clock      ; clock    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 70.44 MHz ( period = 14.196 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][19]  ; clock      ; clock    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 70.45 MHz ( period = 14.194 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[0][24]  ; clock      ; clock    ; None                        ; None                      ; 3.579 ns                ;
; N/A                                     ; 70.50 MHz ( period = 14.184 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[1][18]  ; clock      ; clock    ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 70.56 MHz ( period = 14.172 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][6]  ; clock      ; clock    ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 70.56 MHz ( period = 14.172 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][7]  ; clock      ; clock    ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 70.56 MHz ( period = 14.172 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][16] ; clock      ; clock    ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 70.56 MHz ( period = 14.172 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][8]  ; clock      ; clock    ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 70.57 MHz ( period = 14.170 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][13]  ; clock      ; clock    ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 70.63 MHz ( period = 14.158 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][1]   ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 70.63 MHz ( period = 14.158 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][16]  ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[18][0]  ; clock      ; clock    ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 70.90 MHz ( period = 14.104 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][22]  ; clock      ; clock    ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 70.90 MHz ( period = 14.104 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][21]  ; clock      ; clock    ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 70.97 MHz ( period = 14.090 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 70.97 MHz ( period = 14.090 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 70.99 MHz ( period = 14.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[0][23]  ; clock      ; clock    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 71.02 MHz ( period = 14.080 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[10][0]  ; clock      ; clock    ; None                        ; None                      ; 3.556 ns                ;
; N/A                                     ; 71.04 MHz ( period = 14.076 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][27]  ; clock      ; clock    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 71.07 MHz ( period = 14.070 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[14][30] ; clock      ; clock    ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 71.07 MHz ( period = 14.070 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[14][31] ; clock      ; clock    ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 71.08 MHz ( period = 14.068 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[19][31] ; clock      ; clock    ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 71.10 MHz ( period = 14.064 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[1][13]  ; clock      ; clock    ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 71.11 MHz ( period = 14.062 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][1]  ; clock      ; clock    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 71.11 MHz ( period = 14.062 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][2]  ; clock      ; clock    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 71.11 MHz ( period = 14.062 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][3]  ; clock      ; clock    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 71.11 MHz ( period = 14.062 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][15] ; clock      ; clock    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 71.14 MHz ( period = 14.056 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[29][1]  ; clock      ; clock    ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 71.14 MHz ( period = 14.056 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[29][2]  ; clock      ; clock    ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 71.14 MHz ( period = 14.056 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[29][3]  ; clock      ; clock    ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 71.14 MHz ( period = 14.056 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[29][20] ; clock      ; clock    ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 71.14 MHz ( period = 14.056 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[29][15] ; clock      ; clock    ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 71.18 MHz ( period = 14.048 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[29][7]  ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 71.18 MHz ( period = 14.048 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[29][16] ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 71.18 MHz ( period = 14.048 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[29][8]  ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 71.19 MHz ( period = 14.046 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[26][0]  ; clock      ; clock    ; None                        ; None                      ; 3.539 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[19][31] ; clock      ; clock    ; None                        ; None                      ; 3.523 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][29]  ; clock      ; clock    ; None                        ; None                      ; 3.523 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][26]  ; clock      ; clock    ; None                        ; None                      ; 3.523 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][6]   ; clock      ; clock    ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][7]   ; clock      ; clock    ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][16]  ; clock      ; clock    ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 71.28 MHz ( period = 14.030 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][8]   ; clock      ; clock    ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[1][16]  ; clock      ; clock    ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[1][17]  ; clock      ; clock    ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[1][14]  ; clock      ; clock    ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[1][15]  ; clock      ; clock    ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][10]  ; clock      ; clock    ; None                        ; None                      ; 3.530 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][11]  ; clock      ; clock    ; None                        ; None                      ; 3.530 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][9]   ; clock      ; clock    ; None                        ; None                      ; 3.530 ns                ;
; N/A                                     ; 71.38 MHz ( period = 14.010 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[29][10] ; clock      ; clock    ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 71.38 MHz ( period = 14.010 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[29][9]  ; clock      ; clock    ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 71.44 MHz ( period = 13.998 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][4]  ; clock      ; clock    ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 71.44 MHz ( period = 13.998 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][5]  ; clock      ; clock    ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 71.45 MHz ( period = 13.996 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][24]  ; clock      ; clock    ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 71.58 MHz ( period = 13.970 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][26]  ; clock      ; clock    ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 71.58 MHz ( period = 13.970 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][5]   ; clock      ; clock    ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 71.61 MHz ( period = 13.964 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][6]   ; clock      ; clock    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 71.61 MHz ( period = 13.964 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][7]   ; clock      ; clock    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 71.61 MHz ( period = 13.964 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][16]  ; clock      ; clock    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 71.61 MHz ( period = 13.964 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][8]   ; clock      ; clock    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 71.64 MHz ( period = 13.958 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[5][14]  ; clock      ; clock    ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 71.66 MHz ( period = 13.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][16] ; clock      ; clock    ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 71.66 MHz ( period = 13.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][17] ; clock      ; clock    ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 71.66 MHz ( period = 13.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][14] ; clock      ; clock    ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 71.66 MHz ( period = 13.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][12] ; clock      ; clock    ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 71.66 MHz ( period = 13.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][13] ; clock      ; clock    ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 71.66 MHz ( period = 13.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[20][10] ; clock      ; clock    ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 71.66 MHz ( period = 13.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][10] ; clock      ; clock    ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 71.66 MHz ( period = 13.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][11] ; clock      ; clock    ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 71.66 MHz ( period = 13.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][9]  ; clock      ; clock    ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 71.66 MHz ( period = 13.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[20][9]  ; clock      ; clock    ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 71.68 MHz ( period = 13.950 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][10]  ; clock      ; clock    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 71.68 MHz ( period = 13.950 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][11]  ; clock      ; clock    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 71.68 MHz ( period = 13.950 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][9]   ; clock      ; clock    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 71.71 MHz ( period = 13.946 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[14][30] ; clock      ; clock    ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 71.71 MHz ( period = 13.946 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[14][31] ; clock      ; clock    ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[20][7]  ; clock      ; clock    ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[20][16] ; clock      ; clock    ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 71.73 MHz ( period = 13.942 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[20][8]  ; clock      ; clock    ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 71.75 MHz ( period = 13.938 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][28]  ; clock      ; clock    ; None                        ; None                      ; 3.462 ns                ;
; N/A                                     ; 71.75 MHz ( period = 13.938 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][6]   ; clock      ; clock    ; None                        ; None                      ; 3.462 ns                ;
; N/A                                     ; 71.77 MHz ( period = 13.934 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][6]   ; clock      ; clock    ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 71.77 MHz ( period = 13.934 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][7]   ; clock      ; clock    ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 71.77 MHz ( period = 13.934 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][16]  ; clock      ; clock    ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 71.77 MHz ( period = 13.934 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][8]   ; clock      ; clock    ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][30] ; clock      ; clock    ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][31] ; clock      ; clock    ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][4]  ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][5]  ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][6]  ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][7]  ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][16] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][12] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][13] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][10] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][11] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][8]  ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][9]  ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 71.80 MHz ( period = 13.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][0]  ; clock      ; clock    ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 71.80 MHz ( period = 13.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][1]  ; clock      ; clock    ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 71.80 MHz ( period = 13.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][21] ; clock      ; clock    ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[7][24]  ; clock      ; clock    ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[7][25]  ; clock      ; clock    ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][16] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[7][17]  ; clock      ; clock    ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][17] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][14] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][12] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[7][13]  ; clock      ; clock    ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][13] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][10] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][11] ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 71.82 MHz ( period = 13.924 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[27][9]  ; clock      ; clock    ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 71.84 MHz ( period = 13.920 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][10]  ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 71.84 MHz ( period = 13.920 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][11]  ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 71.84 MHz ( period = 13.920 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][9]   ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 71.86 MHz ( period = 13.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[10][18] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 71.86 MHz ( period = 13.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[10][16] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 71.86 MHz ( period = 13.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[10][17] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 71.86 MHz ( period = 13.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[10][14] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 71.86 MHz ( period = 13.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[10][12] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 71.86 MHz ( period = 13.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[10][13] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 71.86 MHz ( period = 13.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[10][10] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 71.86 MHz ( period = 13.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[10][11] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 71.89 MHz ( period = 13.910 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][16] ; clock      ; clock    ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 71.89 MHz ( period = 13.910 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 71.89 MHz ( period = 13.910 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][9]  ; clock      ; clock    ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 71.92 MHz ( period = 13.904 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][17] ; clock      ; clock    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 71.92 MHz ( period = 13.904 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][14] ; clock      ; clock    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 71.92 MHz ( period = 13.904 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][13] ; clock      ; clock    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 71.92 MHz ( period = 13.904 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][10] ; clock      ; clock    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 71.92 MHz ( period = 13.904 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][8]  ; clock      ; clock    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 71.92 MHz ( period = 13.904 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][9]  ; clock      ; clock    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][0]  ; clock      ; clock    ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][1]  ; clock      ; clock    ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][2]  ; clock      ; clock    ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][3]  ; clock      ; clock    ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][4]  ; clock      ; clock    ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][5]  ; clock      ; clock    ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][6]  ; clock      ; clock    ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][7]  ; clock      ; clock    ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][15] ; clock      ; clock    ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[28][8]  ; clock      ; clock    ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][26]  ; clock      ; clock    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][27]  ; clock      ; clock    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][25]  ; clock      ; clock    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; 71.96 MHz ( period = 13.896 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][27] ; clock      ; clock    ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 71.96 MHz ( period = 13.896 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][10] ; clock      ; clock    ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 71.96 MHz ( period = 13.896 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][11] ; clock      ; clock    ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 71.96 MHz ( period = 13.896 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][9]  ; clock      ; clock    ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 71.98 MHz ( period = 13.892 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 5.954 ns                ;
; N/A                                     ; 72.00 MHz ( period = 13.888 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][23]  ; clock      ; clock    ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 72.01 MHz ( period = 13.886 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][22] ; clock      ; clock    ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 72.01 MHz ( period = 13.886 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][23] ; clock      ; clock    ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 72.01 MHz ( period = 13.886 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][21] ; clock      ; clock    ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 72.03 MHz ( period = 13.884 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[18][0]  ; clock      ; clock    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 72.06 MHz ( period = 13.878 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[1][1]   ; clock      ; clock    ; None                        ; None                      ; 3.428 ns                ;
; N/A                                     ; 72.07 MHz ( period = 13.876 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][24]  ; clock      ; clock    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 72.07 MHz ( period = 13.876 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][3]   ; clock      ; clock    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 72.09 MHz ( period = 13.872 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][24]  ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 72.09 MHz ( period = 13.872 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][25]  ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 72.09 MHz ( period = 13.872 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][17]  ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 72.09 MHz ( period = 13.872 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][13]  ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 72.11 MHz ( period = 13.868 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[27][11] ; clock      ; clock    ; None                        ; None                      ; 3.477 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 0.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 0.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 0.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 0.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 0.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 0.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxRegData:MuxRegData|MuxRegDataOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[17]         ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 2.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[16]         ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[1]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 2.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[0]          ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 2.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[1]          ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxRegData:MuxRegData|MuxRegDataOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[27]         ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[19]         ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[13]         ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[29]         ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[3]          ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxRegData:MuxRegData|MuxRegDataOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 2.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[24]         ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 2.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[22]         ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 2.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 2.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[1]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]     ; clock      ; clock    ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 2.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 2.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 2.065 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                            ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; N/A   ; None         ; 4.719 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A   ; None         ; 4.471 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A   ; None         ; 3.720 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A   ; None         ; 3.720 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A   ; None         ; 3.720 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A   ; None         ; 2.602 ns   ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A   ; None         ; 0.902 ns   ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A   ; None         ; 0.852 ns   ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A   ; None         ; 0.852 ns   ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A   ; None         ; 0.825 ns   ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A   ; None         ; 0.463 ns   ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A   ; None         ; 0.461 ns   ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A   ; None         ; 0.460 ns   ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 17.508 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.482 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.380 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.287 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.261 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.253 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.227 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.190 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.159 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.133 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.125 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.032 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.011 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.006 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.973 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.969 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.947 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.935 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.912 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.904 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.878 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.845 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.843 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.795 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.790 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.756 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.714 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.697 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.671 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.661 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.657 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.655 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.635 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.622 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.617 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.598 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.588 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.574 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.569 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.551 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.540 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.535 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.533 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.525 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.516 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.476 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.423 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.400 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.396 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.379 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.374 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.367 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.362 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.343 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.338 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.322 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.319 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.308 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.295 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.286 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.272 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.261 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.260 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.233 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.202 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.200 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.176 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.164 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.159 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.141 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.130 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.117 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.085 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.083 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.082 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.082 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.054 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.040 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.032 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.025 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.996 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.984 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.981 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.981 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.948 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.947 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.938 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.909 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.904 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.903 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.890 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.886 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.875 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.864 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.864 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.862 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.838 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.830 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.806 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.803 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.771 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.770 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.762 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.735 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.726 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.705 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.687 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.683 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.669 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.667 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.662 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.660 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.654 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.649 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.624 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.609 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.603 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.595 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.586 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 15.572 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.560 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 15.559 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.550 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.550 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.546 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.527 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.520 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.516 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.515 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.509 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.492 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.491 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.458 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 15.441 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.428 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.418 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.408 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.408 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.407 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.394 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.393 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.391 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.382 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.381 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.375 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.355 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.349 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.348 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.348 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.319 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.312 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.295 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.283 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.274 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.271 ns  ; Registrador:PC|Saida[1]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.268 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 15.251 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.250 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.247 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.245 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.241 ns  ; Registrador:A|Saida[1]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.238 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.237 ns  ; Registrador:PC|Saida[1]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.236 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.230 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.228 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.225 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.211 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 15.202 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.190 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.187 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.187 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.186 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.177 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.173 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.173 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.171 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.153 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.128 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.127 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.127 ns  ; Controle:Controle|ALUSrcA               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.114 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.094 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.089 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 15.068 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.065 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.061 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.057 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.051 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.049 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.039 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.035 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.030 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.029 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.022 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.020 ns  ; Registrador:A|Saida[1]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.017 ns  ; Registrador:A|Saida[3]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.016 ns  ; Registrador:PC|Saida[1]                 ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.000 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.999 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                            ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; N/A           ; None        ; 0.167 ns  ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A           ; None        ; 0.046 ns  ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A           ; None        ; 0.043 ns  ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A           ; None        ; -0.090 ns ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A           ; None        ; -0.095 ns ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A           ; None        ; -0.313 ns ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A           ; None        ; -0.513 ns ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A           ; None        ; -2.363 ns ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A           ; None        ; -3.481 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A           ; None        ; -3.481 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A           ; None        ; -3.481 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A           ; None        ; -4.232 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A           ; None        ; -4.480 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 24 22:52:51 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[2]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
Info: Clock "clock" has Internal fmax of 63.8 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" and destination register "MuxRegData:MuxRegData|MuxRegDataOut[0]" (period= 15.674 ns)
    Info: + Longest register to register delay is 6.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y11_N4; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]'
        Info: 2: + IC(0.510 ns) + CELL(0.053 ns) = 0.563 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 2; COMB Node = 'Ula32:Alu|Mux60~0'
        Info: 3: + IC(0.279 ns) + CELL(0.378 ns) = 1.220 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~53'
        Info: 4: + IC(0.370 ns) + CELL(0.053 ns) = 1.643 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~49'
        Info: 5: + IC(0.314 ns) + CELL(0.053 ns) = 2.010 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~45'
        Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 2.272 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~41'
        Info: 7: + IC(0.308 ns) + CELL(0.053 ns) = 2.633 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~37'
        Info: 8: + IC(0.205 ns) + CELL(0.053 ns) = 2.891 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~33'
        Info: 9: + IC(0.237 ns) + CELL(0.053 ns) = 3.181 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~29'
        Info: 10: + IC(0.370 ns) + CELL(0.053 ns) = 3.604 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~25'
        Info: 11: + IC(0.307 ns) + CELL(0.053 ns) = 3.964 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~21'
        Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 4.232 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~17'
        Info: 13: + IC(0.480 ns) + CELL(0.053 ns) = 4.765 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~13'
        Info: 14: + IC(0.311 ns) + CELL(0.053 ns) = 5.129 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~9'
        Info: 15: + IC(0.211 ns) + CELL(0.053 ns) = 5.393 ns; Loc. = LCCOMB_X14_Y11_N14; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~4'
        Info: 16: + IC(0.220 ns) + CELL(0.053 ns) = 5.666 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[29]~5'
        Info: 17: + IC(0.226 ns) + CELL(0.053 ns) = 5.945 ns; Loc. = LCCOMB_X14_Y11_N2; Fanout = 14; COMB Node = 'Ula32:Alu|carry_temp[30]~6'
        Info: 18: + IC(0.236 ns) + CELL(0.154 ns) = 6.335 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData|Mux0~1'
        Info: 19: + IC(0.200 ns) + CELL(0.053 ns) = 6.588 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData|Mux0~2'
        Info: 20: + IC(0.210 ns) + CELL(0.053 ns) = 6.851 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 33; REG Node = 'MuxRegData:MuxRegData|MuxRegDataOut[0]'
        Info: Total cell delay = 1.433 ns ( 20.92 % )
        Info: Total interconnect delay = 5.418 ns ( 79.08 % )
    Info: - Smallest clock skew is -0.311 ns
        Info: + Shortest clock path from clock "clock" to destination register is 6.186 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.908 ns) + CELL(0.712 ns) = 2.474 ns; Loc. = LCFF_X7_Y10_N9; Fanout = 12; REG Node = 'Controle:Controle|RegData[2]'
            Info: 3: + IC(0.745 ns) + CELL(0.225 ns) = 3.444 ns; Loc. = LCCOMB_X7_Y11_N4; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData|Mux32~0'
            Info: 4: + IC(1.600 ns) + CELL(0.000 ns) = 5.044 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'MuxRegData:MuxRegData|Mux32~0clkctrl'
            Info: 5: + IC(0.914 ns) + CELL(0.228 ns) = 6.186 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 33; REG Node = 'MuxRegData:MuxRegData|MuxRegDataOut[0]'
            Info: Total cell delay = 2.019 ns ( 32.64 % )
            Info: Total interconnect delay = 4.167 ns ( 67.36 % )
        Info: - Longest clock path from clock "clock" to source register is 6.497 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.128 ns) + CELL(0.712 ns) = 2.694 ns; Loc. = LCFF_X6_Y11_N1; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
            Info: 3: + IC(0.704 ns) + CELL(0.225 ns) = 3.623 ns; Loc. = LCCOMB_X11_Y11_N8; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.939 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.882 ns) + CELL(0.053 ns) = 6.497 ns; Loc. = LCCOMB_X15_Y11_N4; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]'
            Info: Total cell delay = 1.844 ns ( 28.38 % )
            Info: Total interconnect delay = 4.653 ns ( 71.62 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.675 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B|Saida[27]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" for clock "clock" (Hold time is 3.242 ns)
    Info: + Largest clock skew is 4.035 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.513 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.128 ns) + CELL(0.712 ns) = 2.694 ns; Loc. = LCFF_X6_Y11_N1; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
            Info: 3: + IC(0.704 ns) + CELL(0.225 ns) = 3.623 ns; Loc. = LCCOMB_X11_Y11_N8; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.939 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.898 ns) + CELL(0.053 ns) = 6.513 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]'
            Info: Total cell delay = 1.844 ns ( 28.31 % )
            Info: Total interconnect delay = 4.669 ns ( 71.69 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.478 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 2; REG Node = 'Registrador:B|Saida[27]'
            Info: Total cell delay = 1.472 ns ( 59.40 % )
            Info: Total interconnect delay = 1.006 ns ( 40.60 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.699 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 2; REG Node = 'Registrador:B|Saida[27]'
        Info: 2: + IC(0.217 ns) + CELL(0.053 ns) = 0.270 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux27~0'
        Info: 3: + IC(0.204 ns) + CELL(0.225 ns) = 0.699 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]'
        Info: Total cell delay = 0.278 ns ( 39.77 % )
        Info: Total interconnect delay = 0.421 ns ( 60.23 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "RegDesloc:registrador_deslocamento|n_shift[2]" (data pin = "reset", clock pin = "clock") is 4.719 ns
    Info: + Longest pin to register delay is 7.096 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 13; PIN Node = 'reset'
        Info: 2: + IC(4.202 ns) + CELL(0.053 ns) = 5.129 ns; Loc. = LCCOMB_X15_Y12_N10; Fanout = 5; COMB Node = 'RegDesloc:registrador_deslocamento|n_shift[4]~1'
        Info: 3: + IC(1.221 ns) + CELL(0.746 ns) = 7.096 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 132; REG Node = 'RegDesloc:registrador_deslocamento|n_shift[2]'
        Info: Total cell delay = 1.673 ns ( 23.58 % )
        Info: Total interconnect delay = 5.423 ns ( 76.42 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 132; REG Node = 'RegDesloc:registrador_deslocamento|n_shift[2]'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
Info: tco from clock "clock" to destination pin "AluResult[31]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is 17.508 ns
    Info: + Longest clock path from clock "clock" to source register is 6.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(1.128 ns) + CELL(0.712 ns) = 2.694 ns; Loc. = LCFF_X6_Y11_N1; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
        Info: 3: + IC(0.704 ns) + CELL(0.225 ns) = 3.623 ns; Loc. = LCCOMB_X11_Y11_N8; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.939 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.882 ns) + CELL(0.053 ns) = 6.497 ns; Loc. = LCCOMB_X15_Y11_N4; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]'
        Info: Total cell delay = 1.844 ns ( 28.38 % )
        Info: Total interconnect delay = 4.653 ns ( 71.62 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.011 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y11_N4; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]'
        Info: 2: + IC(0.510 ns) + CELL(0.053 ns) = 0.563 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 2; COMB Node = 'Ula32:Alu|Mux60~0'
        Info: 3: + IC(0.279 ns) + CELL(0.378 ns) = 1.220 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~53'
        Info: 4: + IC(0.370 ns) + CELL(0.053 ns) = 1.643 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~49'
        Info: 5: + IC(0.314 ns) + CELL(0.053 ns) = 2.010 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~45'
        Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 2.272 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~41'
        Info: 7: + IC(0.308 ns) + CELL(0.053 ns) = 2.633 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~37'
        Info: 8: + IC(0.205 ns) + CELL(0.053 ns) = 2.891 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~33'
        Info: 9: + IC(0.237 ns) + CELL(0.053 ns) = 3.181 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~29'
        Info: 10: + IC(0.370 ns) + CELL(0.053 ns) = 3.604 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~25'
        Info: 11: + IC(0.307 ns) + CELL(0.053 ns) = 3.964 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~21'
        Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 4.232 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~17'
        Info: 13: + IC(0.480 ns) + CELL(0.053 ns) = 4.765 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~13'
        Info: 14: + IC(0.311 ns) + CELL(0.053 ns) = 5.129 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~9'
        Info: 15: + IC(0.211 ns) + CELL(0.053 ns) = 5.393 ns; Loc. = LCCOMB_X14_Y11_N14; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~4'
        Info: 16: + IC(0.220 ns) + CELL(0.053 ns) = 5.666 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[29]~5'
        Info: 17: + IC(1.359 ns) + CELL(0.053 ns) = 7.078 ns; Loc. = LCCOMB_X15_Y14_N16; Fanout = 3; COMB Node = 'Ula32:Alu|Mux0~1'
        Info: 18: + IC(1.941 ns) + CELL(1.992 ns) = 11.011 ns; Loc. = PIN_AD20; Fanout = 0; PIN Node = 'AluResult[31]'
        Info: Total cell delay = 3.165 ns ( 28.74 % )
        Info: Total interconnect delay = 7.846 ns ( 71.26 % )
Info: th for register "multiplier:multiplier|cicloAtual[3]" (data pin = "reset", clock pin = "clock") is 0.167 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N9; Fanout = 6; REG Node = 'multiplier:multiplier|cicloAtual[3]'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 13; PIN Node = 'reset'
        Info: 2: + IC(1.154 ns) + CELL(0.272 ns) = 2.300 ns; Loc. = LCCOMB_X1_Y11_N8; Fanout = 1; COMB Node = 'multiplier:multiplier|cicloAtual~3'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.455 ns; Loc. = LCFF_X1_Y11_N9; Fanout = 6; REG Node = 'multiplier:multiplier|cicloAtual[3]'
        Info: Total cell delay = 1.301 ns ( 52.99 % )
        Info: Total interconnect delay = 1.154 ns ( 47.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Wed Mar 24 22:52:52 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


