module ALU_32bit(
	input wire [31:0] A, B,
	input wire M, S1, S0,
	output reg [31:0] result
);

always @(*) begin
	case({M,S1,S0})
		3'b000: result = ~A;
		3'b001: result = A&B;
		3'b010: result = A^B;
		3'b011: result = A|B;
		3'b100: result = A-1;
		3'b101: result = A+B;
		3'b110: result = A-B;
		3'b111: result = A+1;
		default: result = 32'h00000000;
	endcase
end 
endmodule