m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace
vDevelopmentTB
!s110 1622508876
!i10b 1
!s100 iz?d`UzUG[26_NAA<[@H`2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IX^nYFjOGKP^eC9Q8icGcU2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1622508827
8D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Development TestBench.v
FD:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Development TestBench.v
!i122 100
L0 1 111
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1622508876.000000
!s107 D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Development TestBench.v|
!s90 -reportprogress|300|-work|work|D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Development TestBench.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@development@t@b
vMaster
!s110 1622508867
!i10b 1
!s100 >aaX4WYk<Z<;EYWKJeKM_1
R1
ImRk9?@0ifaRJ4fE@PF2T^2
R2
R0
w1622508568
8D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Master.v
FD:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Master.v
!i122 96
L0 1 74
R3
r1
!s85 0
31
!s108 1622508867.000000
!s107 D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Master.v|
!s90 -reportprogress|300|-work|work|D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Master.v|
!i113 1
R4
R5
n@master
vMaster_TB
!s110 1622508868
!i10b 1
!s100 Kc^[BG9aezzbIF04LJ7`z0
R1
Ic[kOJIKMSeRVD<TIoSOG63
R2
R0
w1622508711
8D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Master TestBench.v
FD:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Master TestBench.v
!i122 97
L0 1 109
R3
r1
!s85 0
31
!s108 1622508868.000000
!s107 D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Master TestBench.v|
!s90 -reportprogress|300|-work|work|D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Master TestBench.v|
!i113 1
R4
R5
n@master_@t@b
vSlave
!s110 1622508870
!i10b 1
!s100 @24<:LBV?L;9__n9PDEL31
R1
Ie7;CR;8?RSK@WD6VkQ9XE0
R2
R0
w1622500247
8D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Slave.v
FD:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Slave.v
!i122 98
L0 1 56
R3
r1
!s85 0
31
!s108 1622508870.000000
!s107 D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Slave.v|
!s90 -reportprogress|300|-work|work|D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Slave.v|
!i113 1
R4
R5
n@slave
vSlave_TB
!s110 1622508874
!i10b 1
!s100 ^KSNRS9>?V_6W_WFGP_b22
R1
IEKjldPJ_JSlaiG6]DhPSb0
R2
R0
w1622500258
8D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Slave TestBench.v
FD:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Slave TestBench.v
!i122 99
L0 1 89
R3
r1
!s85 0
31
!s108 1622508874.000000
!s107 D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Slave TestBench.v|
!s90 -reportprogress|300|-work|work|D:/Cairo University/Faculty of Engineering/Computer Engineering Department/First Year/Second Semester/Advanced Logic Design/Project/Serial-peripheral-interface/Workspace/Slave TestBench.v|
!i113 1
R4
R5
n@slave_@t@b
