Analysis & Synthesis report for lab_blockJump
Fri Nov 29 10:42:14 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |block_jump|jelly:J2|jelly_control:U1|current_state
 11. State Machine - |block_jump|ramSpeed:R1|speed
 12. State Machine - |block_jump|control:c0|current_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 18. Source assignments for stuck_mdl:m1|altsyncram:altsyncram_component|altsyncram_t4g1:auto_generated
 19. Source assignments for start_new_mdl:start_1|altsyncram:altsyncram_component|altsyncram_15g1:auto_generated
 20. Source assignments for jump_mdl:jumpmdl|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 27. Parameter Settings for User Entity Instance: stuck_mdl:m1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: start_new_mdl:start_1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: jump_mdl:jumpmdl|altsyncram:altsyncram_component
 30. altsyncram Parameter Settings by Entity Instance
 31. altpll Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "jelly_animation:J0"
 33. Port Connectivity Checks: "datapath:D1|setup_platform:U0"
 34. Port Connectivity Checks: "datapath:D1"
 35. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 29 10:42:14 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; lab_blockJump                                   ;
; Top-level Entity Name           ; block_jump                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 447                                             ;
; Total pins                      ; 75                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 86,400                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; block_jump         ; lab_blockJump      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+-----------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v      ; yes             ; User Verilog HDL File                  ; //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v                    ;         ;
; //SRVB/Homes$/thoma540/Desktop/Block_jump/start_new_mdl.v ; yes             ; User Wizard-Generated File             ; //SRVB/Homes$/thoma540/Desktop/Block_jump/start_new_mdl.v               ;         ;
; //SRVB/Homes$/thoma540/Desktop/Block_jump/stuck_mdl.v     ; yes             ; User Wizard-Generated File             ; //SRVB/Homes$/thoma540/Desktop/Block_jump/stuck_mdl.v                   ;         ;
; //SRVB/Homes$/thoma540/Desktop/Block_jump/jump_mdl.v      ; yes             ; User Wizard-Generated File             ; //SRVB/Homes$/thoma540/Desktop/Block_jump/jump_mdl.v                    ;         ;
; vga_adapter.v                                             ; yes             ; Auto-Found Verilog HDL File            ; //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_adapter.v                 ;         ;
; vga_address_translator.v                                  ; yes             ; Auto-Found Verilog HDL File            ; //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_address_translator.v      ;         ;
; altsyncram.tdf                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                               ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; altsyncram_m6m1.tdf                                       ; yes             ; Auto-Found AHDL File                   ; //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_m6m1.tdf        ;         ;
; black.mif                                                 ; yes             ; Auto-Found Memory Initialization File  ; //SRVB/Homes$/thoma540/Desktop/Block_jump/black.mif                     ;         ;
; decode_7la.tdf                                            ; yes             ; Auto-Found AHDL File                   ; //SRVB/Homes$/thoma540/Desktop/Block_jump/db/decode_7la.tdf             ;         ;
; decode_01a.tdf                                            ; yes             ; Auto-Found AHDL File                   ; //SRVB/Homes$/thoma540/Desktop/Block_jump/db/decode_01a.tdf             ;         ;
; mux_ifb.tdf                                               ; yes             ; Auto-Found AHDL File                   ; //SRVB/Homes$/thoma540/Desktop/Block_jump/db/mux_ifb.tdf                ;         ;
; vga_pll.v                                                 ; yes             ; Auto-Found Wizard-Generated File       ; //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_pll.v                     ;         ;
; altpll.tdf                                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                                           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altpll_80u.tdf                                            ; yes             ; Auto-Found AHDL File                   ; //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altpll_80u.tdf             ;         ;
; vga_controller.v                                          ; yes             ; Auto-Found Verilog HDL File            ; //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_controller.v              ;         ;
; altsyncram_t4g1.tdf                                       ; yes             ; Auto-Found AHDL File                   ; //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_t4g1.tdf        ;         ;
; stuck.mif                                                 ; yes             ; Auto-Found Memory Initialization File  ; //SRVB/Homes$/thoma540/Desktop/Block_jump/stuck.mif                     ;         ;
; altsyncram_15g1.tdf                                       ; yes             ; Auto-Found AHDL File                   ; //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_15g1.tdf        ;         ;
; start.mif                                                 ; yes             ; Auto-Found Memory Initialization File  ; //SRVB/Homes$/thoma540/Desktop/Block_jump/start.mif                     ;         ;
; altsyncram_f1g1.tdf                                       ; yes             ; Auto-Found AHDL File                   ; //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_f1g1.tdf        ;         ;
; jump.mif                                                  ; yes             ; Auto-Found Memory Initialization File  ; //SRVB/Homes$/thoma540/Desktop/Block_jump/jump.mif                      ;         ;
+-----------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 566            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 943            ;
;     -- 7 input functions                    ; 12             ;
;     -- 6 input functions                    ; 159            ;
;     -- 5 input functions                    ; 163            ;
;     -- 4 input functions                    ; 118            ;
;     -- <=3 input functions                  ; 491            ;
;                                             ;                ;
; Dedicated logic registers                   ; 447            ;
;                                             ;                ;
; I/O pins                                    ; 75             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 86400          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 436            ;
; Total fan-out                               ; 5516           ;
; Average fan-out                             ; 3.54           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name                ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |block_jump                                             ; 943 (42)            ; 447 (0)                   ; 86400             ; 0          ; 75   ; 0            ; |block_jump                                                                                                ; block_jump                 ; work         ;
;    |HEX:HD1|                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|HEX:HD1                                                                                        ; HEX                        ; work         ;
;    |HEX:HD2|                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|HEX:HD2                                                                                        ; HEX                        ; work         ;
;    |HEX:HD3|                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|HEX:HD3                                                                                        ; HEX                        ; work         ;
;    |HEX:HD4|                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|HEX:HD4                                                                                        ; HEX                        ; work         ;
;    |address_counter:jumpmdl2|                           ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|address_counter:jumpmdl2                                                                       ; address_counter            ; work         ;
;    |address_counter:start_2|                            ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|address_counter:start_2                                                                        ; address_counter            ; work         ;
;    |address_counter:stuck_1|                            ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|address_counter:stuck_1                                                                        ; address_counter            ; work         ;
;    |control:c0|                                         ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|control:c0                                                                                     ; control                    ; work         ;
;    |datapath:D1|                                        ; 293 (36)            ; 182 (19)                  ; 0                 ; 0          ; 0    ; 0            ; |block_jump|datapath:D1                                                                                    ; datapath                   ; work         ;
;       |Counter_closing_and_almost:U2|                   ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|datapath:D1|Counter_closing_and_almost:U2                                                      ; Counter_closing_and_almost ; work         ;
;       |closingBlock:U4|                                 ; 47 (47)             ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|datapath:D1|closingBlock:U4                                                                    ; closingBlock               ; work         ;
;       |cooldown:U1|                                     ; 26 (26)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|datapath:D1|cooldown:U1                                                                        ; cooldown                   ; work         ;
;       |platform_drop:U5|                                ; 123 (59)            ; 49 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|datapath:D1|platform_drop:U5                                                                   ; platform_drop              ; work         ;
;          |setup_platform:U1|                            ; 64 (64)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|datapath:D1|platform_drop:U5|setup_platform:U1                                                 ; setup_platform             ; work         ;
;       |setup_platform:U0|                               ; 20 (20)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|datapath:D1|setup_platform:U0                                                                  ; setup_platform             ; work         ;
;       |timer_counter:U3|                                ; 22 (22)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|datapath:D1|timer_counter:U3                                                                   ; timer_counter              ; work         ;
;    |jelly:J2|                                           ; 309 (0)             ; 101 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|jelly:J2                                                                                       ; jelly                      ; work         ;
;       |jelly_control:U1|                                ; 23 (23)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|jelly:J2|jelly_control:U1                                                                      ; jelly_control              ; work         ;
;       |jelly_data:U2|                                   ; 286 (286)           ; 86 (86)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|jelly:J2|jelly_data:U2                                                                         ; jelly_data                 ; work         ;
;    |jelly_animation:J0|                                 ; 48 (48)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|jelly_animation:J0                                                                             ; jelly_animation            ; work         ;
;    |jump_mdl:jumpmdl|                                   ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |block_jump|jump_mdl:jumpmdl                                                                               ; jump_mdl                   ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |block_jump|jump_mdl:jumpmdl|altsyncram:altsyncram_component                                               ; altsyncram                 ; work         ;
;          |altsyncram_f1g1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |block_jump|jump_mdl:jumpmdl|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated                ; altsyncram_f1g1            ; work         ;
;    |ramSpeed:R1|                                        ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|ramSpeed:R1                                                                                    ; ramSpeed                   ; work         ;
;    |score_counter:SC1|                                  ; 15 (15)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|score_counter:SC1                                                                              ; score_counter              ; work         ;
;    |start_new_mdl:start_1|                              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |block_jump|start_new_mdl:start_1                                                                          ; start_new_mdl              ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |block_jump|start_new_mdl:start_1|altsyncram:altsyncram_component                                          ; altsyncram                 ; work         ;
;          |altsyncram_15g1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |block_jump|start_new_mdl:start_1|altsyncram:altsyncram_component|altsyncram_15g1:auto_generated           ; altsyncram_15g1            ; work         ;
;    |stuck_mdl:m1|                                       ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |block_jump|stuck_mdl:m1                                                                                   ; stuck_mdl                  ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |block_jump|stuck_mdl:m1|altsyncram:altsyncram_component                                                   ; altsyncram                 ; work         ;
;          |altsyncram_t4g1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |block_jump|stuck_mdl:m1|altsyncram:altsyncram_component|altsyncram_t4g1:auto_generated                    ; altsyncram_t4g1            ; work         ;
;    |vga_adapter:VGA|                                    ; 71 (4)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA                                                                                ; vga_adapter                ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram                 ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                          ; altsyncram_m6m1            ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b ; decode_01a                 ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2       ; decode_7la                 ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3             ; mux_ifb                    ; work         ;
;       |vga_address_translator:user_input_translator|    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator     ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller             ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator     ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                    ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                     ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |block_jump|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u                 ; work         ;
;    |x_y_counter:jumpmdl3|                               ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|x_y_counter:jumpmdl3                                                                           ; x_y_counter                ; work         ;
;    |x_y_counter:start_3|                                ; 22 (22)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|x_y_counter:start_3                                                                            ; x_y_counter                ; work         ;
;    |x_y_counter:stuck_2|                                ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |block_jump|x_y_counter:stuck_2                                                                            ; x_y_counter                ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; jump_mdl:jumpmdl|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 3200         ; 3            ; --           ; --           ; 9600  ; jump.mif  ;
; start_new_mdl:start_1|altsyncram:altsyncram_component|altsyncram_15g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3200         ; 3            ; --           ; --           ; 9600  ; start.mif ;
; stuck_mdl:m1|altsyncram:altsyncram_component|altsyncram_t4g1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 3200         ; 3            ; --           ; --           ; 9600  ; stuck.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; black.mif ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |block_jump|jump_mdl:jumpmdl      ; //SRVB/Homes$/thoma540/Desktop/Block_jump/jump_mdl.v      ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |block_jump|stuck_mdl:m1          ; //SRVB/Homes$/thoma540/Desktop/Block_jump/stuck_mdl.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |block_jump|start_new_mdl:start_1 ; //SRVB/Homes$/thoma540/Desktop/Block_jump/start_new_mdl.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |block_jump|jelly:J2|jelly_control:U1|current_state                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+---------------------------+----------------------+--------------------------+--------------------------+--------------------------+------------------------+--------------------------+------------------------+---------------------+--------------------------+------------------------+--------------------+------------------+--------------------+--------------------+
; Name                      ; current_state.buffer_safe ; current_state.buffer ; current_state.down_dead2 ; current_state.down_safe2 ; current_state.down_dead1 ; current_state.up_dead1 ; current_state.down_safe1 ; current_state.up_safe1 ; current_state.STUCK ; current_state.down_check ; current_state.up_check ; current_state.DOWN ; current_state.UP ; current_state.STOP ; current_state.WAIT ;
+---------------------------+---------------------------+----------------------+--------------------------+--------------------------+--------------------------+------------------------+--------------------------+------------------------+---------------------+--------------------------+------------------------+--------------------+------------------+--------------------+--------------------+
; current_state.WAIT        ; 0                         ; 0                    ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                      ; 0                   ; 0                        ; 0                      ; 0                  ; 0                ; 0                  ; 0                  ;
; current_state.STOP        ; 0                         ; 0                    ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                      ; 0                   ; 0                        ; 0                      ; 0                  ; 0                ; 1                  ; 1                  ;
; current_state.UP          ; 0                         ; 0                    ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                      ; 0                   ; 0                        ; 0                      ; 0                  ; 1                ; 0                  ; 1                  ;
; current_state.DOWN        ; 0                         ; 0                    ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                      ; 0                   ; 0                        ; 0                      ; 1                  ; 0                ; 0                  ; 1                  ;
; current_state.up_check    ; 0                         ; 0                    ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                      ; 0                   ; 0                        ; 1                      ; 0                  ; 0                ; 0                  ; 1                  ;
; current_state.down_check  ; 0                         ; 0                    ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                      ; 0                   ; 1                        ; 0                      ; 0                  ; 0                ; 0                  ; 1                  ;
; current_state.STUCK       ; 0                         ; 0                    ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                      ; 1                   ; 0                        ; 0                      ; 0                  ; 0                ; 0                  ; 1                  ;
; current_state.up_safe1    ; 0                         ; 0                    ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 1                      ; 0                   ; 0                        ; 0                      ; 0                  ; 0                ; 0                  ; 1                  ;
; current_state.down_safe1  ; 0                         ; 0                    ; 0                        ; 0                        ; 0                        ; 0                      ; 1                        ; 0                      ; 0                   ; 0                        ; 0                      ; 0                  ; 0                ; 0                  ; 1                  ;
; current_state.up_dead1    ; 0                         ; 0                    ; 0                        ; 0                        ; 0                        ; 1                      ; 0                        ; 0                      ; 0                   ; 0                        ; 0                      ; 0                  ; 0                ; 0                  ; 1                  ;
; current_state.down_dead1  ; 0                         ; 0                    ; 0                        ; 0                        ; 1                        ; 0                      ; 0                        ; 0                      ; 0                   ; 0                        ; 0                      ; 0                  ; 0                ; 0                  ; 1                  ;
; current_state.down_safe2  ; 0                         ; 0                    ; 0                        ; 1                        ; 0                        ; 0                      ; 0                        ; 0                      ; 0                   ; 0                        ; 0                      ; 0                  ; 0                ; 0                  ; 1                  ;
; current_state.down_dead2  ; 0                         ; 0                    ; 1                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                      ; 0                   ; 0                        ; 0                      ; 0                  ; 0                ; 0                  ; 1                  ;
; current_state.buffer      ; 0                         ; 1                    ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                      ; 0                   ; 0                        ; 0                      ; 0                  ; 0                ; 0                  ; 1                  ;
; current_state.buffer_safe ; 1                         ; 0                    ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                      ; 0                   ; 0                        ; 0                      ; 0                  ; 0                ; 0                  ; 1                  ;
+---------------------------+---------------------------+----------------------+--------------------------+--------------------------+--------------------------+------------------------+--------------------------+------------------------+---------------------+--------------------------+------------------------+--------------------+------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |block_jump|ramSpeed:R1|speed        ;
+----------+----------+----------+----------+----------+
; Name     ; speed.11 ; speed.10 ; speed.01 ; speed.00 ;
+----------+----------+----------+----------+----------+
; speed.00 ; 0        ; 0        ; 0        ; 0        ;
; speed.01 ; 0        ; 0        ; 1        ; 1        ;
; speed.10 ; 0        ; 1        ; 0        ; 1        ;
; speed.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |block_jump|control:c0|current_state                                                                                                                                                                                                                                                                         ;
+--------------------------------------+-----------------------+--------------------------+--------------------------+------------------------------+-------------------------+-------------------------------------+----------------------------------+--------------------------------------+--------------------------------+
; Name                                 ; current_state.S_Stuck ; current_state.S_DropDown ; current_state.S_Deciding ; current_state.S_AlmostClosed ; current_state.S_Closing ; current_state.S_Wait_LoadingInitial ; current_state.S_Stuck_Key_Buffer ; current_state.S_Loading_instruction1 ; current_state.S_LoadingInitial ;
+--------------------------------------+-----------------------+--------------------------+--------------------------+------------------------------+-------------------------+-------------------------------------+----------------------------------+--------------------------------------+--------------------------------+
; current_state.S_Loading_instruction1 ; 0                     ; 0                        ; 0                        ; 0                            ; 0                       ; 0                                   ; 0                                ; 0                                    ; 0                              ;
; current_state.S_Stuck_Key_Buffer     ; 0                     ; 0                        ; 0                        ; 0                            ; 0                       ; 0                                   ; 1                                ; 1                                    ; 0                              ;
; current_state.S_Wait_LoadingInitial  ; 0                     ; 0                        ; 0                        ; 0                            ; 0                       ; 1                                   ; 0                                ; 1                                    ; 0                              ;
; current_state.S_Closing              ; 0                     ; 0                        ; 0                        ; 0                            ; 1                       ; 0                                   ; 0                                ; 1                                    ; 0                              ;
; current_state.S_AlmostClosed         ; 0                     ; 0                        ; 0                        ; 1                            ; 0                       ; 0                                   ; 0                                ; 1                                    ; 0                              ;
; current_state.S_Deciding             ; 0                     ; 0                        ; 1                        ; 0                            ; 0                       ; 0                                   ; 0                                ; 1                                    ; 0                              ;
; current_state.S_DropDown             ; 0                     ; 1                        ; 0                        ; 0                            ; 0                       ; 0                                   ; 0                                ; 1                                    ; 0                              ;
; current_state.S_Stuck                ; 1                     ; 0                        ; 0                        ; 0                            ; 0                       ; 0                                   ; 0                                ; 1                                    ; 0                              ;
; current_state.S_LoadingInitial       ; 0                     ; 0                        ; 0                        ; 0                            ; 0                       ; 0                                   ; 0                                ; 1                                    ; 1                              ;
+--------------------------------------+-----------------------+--------------------------+--------------------------+------------------------------+-------------------------+-------------------------------------+----------------------------------+--------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal         ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------------+------------------------+
; jelly:J2|jelly_control:U1|D                        ; jelly:J2|jelly_control:U1|D ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                             ;                        ;
+----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; ramSpeed:R1|timerSpeed[1,7,15]            ; Merged with ramSpeed:R1|timerSpeed[0]  ;
; ramSpeed:R1|timerSpeed[4,8,14]            ; Merged with ramSpeed:R1|timerSpeed[12] ;
; ramSpeed:R1|timerSpeed[13]                ; Merged with ramSpeed:R1|timerSpeed[10] ;
; ramSpeed:R1|timerSpeed[2]                 ; Merged with ramSpeed:R1|timerSpeed[11] ;
; ramSpeed:R1|timerSpeed[9]                 ; Merged with ramSpeed:R1|timerSpeed[3]  ;
; ramSpeed:R1|timerSpeed[5]                 ; Stuck at VCC due to stuck port data_in ;
; jelly:J2|jelly_control:U1|current_state~2 ; Lost fanout                            ;
; jelly:J2|jelly_control:U1|current_state~3 ; Lost fanout                            ;
; jelly:J2|jelly_control:U1|current_state~4 ; Lost fanout                            ;
; jelly:J2|jelly_control:U1|current_state~5 ; Lost fanout                            ;
; ramSpeed:R1|speed~5                       ; Lost fanout                            ;
; ramSpeed:R1|speed~6                       ; Lost fanout                            ;
; control:c0|current_state~2                ; Lost fanout                            ;
; control:c0|current_state~3                ; Lost fanout                            ;
; control:c0|current_state~4                ; Lost fanout                            ;
; control:c0|current_state~6                ; Lost fanout                            ;
; Total Number of Removed Registers = 20    ;                                        ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 447   ;
; Number of registers using Synchronous Clear  ; 301   ;
; Number of registers using Synchronous Load   ; 81    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 277   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |block_jump|score_counter:SC1|highscore10[1]                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |block_jump|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |block_jump|x_y_counter:start_3|x[5]                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |block_jump|datapath:D1|platform_drop:U5|counterDrop[8]                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |block_jump|datapath:D1|cooldown:U1|counter_cd[6]                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |block_jump|datapath:D1|x[0]                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |block_jump|x_y_counter:jumpmdl3|x[0]                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |block_jump|x_y_counter:stuck_2|x[0]                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |block_jump|x_y_counter:jumpmdl3|y[4]                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |block_jump|x_y_counter:start_3|y[4]                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |block_jump|x_y_counter:stuck_2|y[4]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |block_jump|datapath:D1|platform_drop:U5|setup_platform:U1|x[2]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |block_jump|datapath:D1|closingBlock:U4|y_in[0]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |block_jump|datapath:D1|setup_platform:U0|x[4]                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |block_jump|address_counter:jumpmdl2|address[8]                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |block_jump|address_counter:start_2|address[10]                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |block_jump|address_counter:stuck_1|address[2]                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |block_jump|datapath:D1|timer_counter:U3|timerCounter[5]                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |block_jump|datapath:D1|closingBlock:U4|rxRight[0]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |block_jump|datapath:D1|closingBlock:U4|rxRight[5]                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |block_jump|datapath:D1|closingBlock:U4|ryRight[3]                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |block_jump|datapath:D1|closingBlock:U4|ryRight[4]                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |block_jump|datapath:D1|closingBlock:U4|rxLeft[4]                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |block_jump|datapath:D1|closingBlock:U4|ryLeft[0]                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |block_jump|datapath:D1|closingBlock:U4|ryLeft[6]                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |block_jump|score_counter:SC1|score10[0]                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |block_jump|score_counter:SC1|score[1]                                                                        ;
; 5:1                ; 20 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |block_jump|jelly:J2|jelly_data:U2|counter_downdead1[2]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |block_jump|jelly:J2|jelly_data:U2|counter_downdead1[8]                                                       ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |block_jump|datapath:D1|Counter_closing_and_almost:U2|counter[0]                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |block_jump|jelly_animation:J0|counter_y[5]                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |block_jump|jelly_animation:J0|counter_y[3]                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |block_jump|datapath:D1|platform_drop:U5|setup_platform:U1|y[6]                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |block_jump|datapath:D1|platform_drop:U5|setup_platform:U1|y[2]                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |block_jump|datapath:D1|setup_platform:U0|y[5]                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |block_jump|datapath:D1|setup_platform:U0|y[0]                                                                ;
; 6:1                ; 25 bits   ; 100 LEs       ; 0 LEs                ; 100 LEs                ; Yes        ; |block_jump|jelly:J2|jelly_data:U2|counter_down0[23]                                                          ;
; 6:1                ; 25 bits   ; 100 LEs       ; 0 LEs                ; 100 LEs                ; Yes        ; |block_jump|jelly:J2|jelly_data:U2|counter_up[7]                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |block_jump|jelly_animation:J0|counter_x[3]                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |block_jump|jelly_animation:J0|counter_x[6]                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |block_jump|datapath:D1|colour[2]                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |block_jump|ramSpeed:R1|timerSpeed[12]                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |block_jump|ramSpeed:R1|timerSpeed[10]                                                                        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |block_jump|datapath:D1|platform_drop:U5|top_y[0]                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |block_jump|datapath:D1|platform_drop:U5|top_y[3]                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |block_jump|jelly:J2|jelly_data:U2|status[1]                                                                  ;
; 27:1               ; 4 bits    ; 72 LEs        ; 68 LEs               ; 4 LEs                  ; Yes        ; |block_jump|jelly:J2|jelly_data:U2|y[1]                                                                       ;
; 27:1               ; 3 bits    ; 54 LEs        ; 51 LEs               ; 3 LEs                  ; Yes        ; |block_jump|jelly:J2|jelly_data:U2|y[5]                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |block_jump|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |block_jump|jelly:J2|jelly_control:U1|current_state                                                           ;
; 5:1                ; 17 bits   ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; No         ; |block_jump|final_y[6]                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |block_jump|ramSpeed:R1|speed                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for stuck_mdl:m1|altsyncram:altsyncram_component|altsyncram_t4g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for start_new_mdl:start_1|altsyncram:altsyncram_component|altsyncram_15g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for jump_mdl:jumpmdl|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stuck_mdl:m1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; stuck.mif            ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_t4g1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_new_mdl:start_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; start.mif            ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_15g1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jump_mdl:jumpmdl|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 3                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; jump.mif             ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_f1g1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 4                                                     ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 3                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 3                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; stuck_mdl:m1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 3                                                     ;
;     -- NUMWORDS_A                         ; 3200                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; start_new_mdl:start_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 3                                                     ;
;     -- NUMWORDS_A                         ; 3200                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; jump_mdl:jumpmdl|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 3                                                     ;
;     -- NUMWORDS_A                         ; 3200                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "jelly_animation:J0"    ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; colour_in[2..1] ; Input ; Info     ; Stuck at VCC ;
; colour_in[0]    ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:D1|setup_platform:U0" ;
+--------------------+-------+----------+-------------------+
; Port               ; Type  ; Severity ; Details           ;
+--------------------+-------+----------+-------------------+
; platform_top[6..5] ; Input ; Info     ; Stuck at VCC      ;
; platform_top[3..1] ; Input ; Info     ; Stuck at VCC      ;
; platform_top[4]    ; Input ; Info     ; Stuck at GND      ;
; platform_top[0]    ; Input ; Info     ; Stuck at GND      ;
+--------------------+-------+----------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D1"                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; colour_jelly[2..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; colour_jelly[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; colour_platform[2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; colour_platform[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; colour_platform[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; signal_donesetup   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 447                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 35                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 157                         ;
;     ENA SCLR SLD      ; 15                          ;
;     ENA SLD           ; 60                          ;
;     SCLR              ; 109                         ;
;     SLD               ; 6                           ;
;     plain             ; 45                          ;
; arriav_lcell_comb     ; 972                         ;
;     arith             ; 360                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 344                         ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 2                           ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 590                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 111                         ;
;         5 data inputs ; 161                         ;
;         6 data inputs ; 159                         ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 75                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 18                          ;
;                       ;                             ;
; Max LUT depth         ; 5.60                        ;
; Average LUT depth     ; 2.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Nov 29 10:41:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_blockJump -c lab_blockJump
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 18 design units, including 18 entities, in source file platform.v
    Info (12023): Found entity 1: block_jump File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1
    Info (12023): Found entity 2: control File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 268
    Info (12023): Found entity 3: jelly_animation File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 458
    Info (12023): Found entity 4: jelly File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 534
    Info (12023): Found entity 5: jelly_control File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 585
    Info (12023): Found entity 6: jelly_data File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 763
    Info (12023): Found entity 7: ramSpeed File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1035
    Info (12023): Found entity 8: datapath File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1082
    Info (12023): Found entity 9: timer_counter File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1224
    Info (12023): Found entity 10: Counter_closing_and_almost File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1259
    Info (12023): Found entity 11: platform_drop File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1306
    Info (12023): Found entity 12: closingBlock File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1429
    Info (12023): Found entity 13: setup_platform File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1503
    Info (12023): Found entity 14: cooldown File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1571
    Info (12023): Found entity 15: score_counter File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1603
    Info (12023): Found entity 16: HEX File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1664
    Info (12023): Found entity 17: address_counter File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1702
    Info (12023): Found entity 18: x_y_counter File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1734
Warning (12019): Can't analyze file -- file //SRVB/Homes$/thoma540/Desktop/Backupplatform.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/thoma540/Desktop/Block_jump/closingBlock.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/thoma540/Desktop/platform2.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file start_new_mdl.v
    Info (12023): Found entity 1: start_new_mdl File: //SRVB/Homes$/thoma540/Desktop/Block_jump/start_new_mdl.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stuck_mdl.v
    Info (12023): Found entity 1: stuck_mdl File: //SRVB/Homes$/thoma540/Desktop/Block_jump/stuck_mdl.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file jump_mdl.v
    Info (12023): Found entity 1: jump_mdl File: //SRVB/Homes$/thoma540/Desktop/Block_jump/jump_mdl.v Line: 39
Info (12127): Elaborating entity "block_jump" for the top level hierarchy
Warning (10034): Output port "LEDR[7..5]" at platform.v(35) has no driver File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 35
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 112
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Warning (12125): Using design file db/altsyncram_m6m1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_m6m1 File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_m6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file db/decode_7la.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_7la File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_m6m1.tdf Line: 46
Warning (12125): Using design file db/decode_01a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_01a File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_m6m1.tdf Line: 47
Warning (12125): Using design file db/mux_ifb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_ifb File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_m6m1.tdf Line: 49
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpll_80u File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/vga_adapter.v Line: 262
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 145
Info (12128): Elaborating entity "ramSpeed" for hierarchy "ramSpeed:R1" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 147
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:D1" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 171
Info (12128): Elaborating entity "setup_platform" for hierarchy "datapath:D1|setup_platform:U0" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1174
Warning (10230): Verilog HDL assignment warning at platform.v(1531): truncated value with size 32 to match size of target (8) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1531
Warning (10230): Verilog HDL assignment warning at platform.v(1545): truncated value with size 32 to match size of target (7) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1545
Info (12128): Elaborating entity "cooldown" for hierarchy "datapath:D1|cooldown:U1" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1181
Warning (10230): Verilog HDL assignment warning at platform.v(1587): truncated value with size 32 to match size of target (20) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1587
Info (12128): Elaborating entity "Counter_closing_and_almost" for hierarchy "datapath:D1|Counter_closing_and_almost:U2" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1190
Warning (10230): Verilog HDL assignment warning at platform.v(1279): truncated value with size 32 to match size of target (12) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1279
Info (12128): Elaborating entity "timer_counter" for hierarchy "datapath:D1|timer_counter:U3" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1198
Warning (10230): Verilog HDL assignment warning at platform.v(1240): truncated value with size 32 to match size of target (16) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1240
Info (12128): Elaborating entity "closingBlock" for hierarchy "datapath:D1|closingBlock:U4" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1207
Warning (10230): Verilog HDL assignment warning at platform.v(1469): truncated value with size 32 to match size of target (8) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1469
Warning (10230): Verilog HDL assignment warning at platform.v(1472): truncated value with size 32 to match size of target (7) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1472
Warning (10230): Verilog HDL assignment warning at platform.v(1483): truncated value with size 32 to match size of target (8) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1483
Warning (10230): Verilog HDL assignment warning at platform.v(1486): truncated value with size 32 to match size of target (7) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1486
Info (12128): Elaborating entity "platform_drop" for hierarchy "datapath:D1|platform_drop:U5" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1220
Warning (10230): Verilog HDL assignment warning at platform.v(1337): truncated value with size 32 to match size of target (24) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1337
Info (12128): Elaborating entity "jelly_animation" for hierarchy "jelly_animation:J0" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 185
Warning (10230): Verilog HDL assignment warning at platform.v(482): truncated value with size 32 to match size of target (8) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 482
Warning (10230): Verilog HDL assignment warning at platform.v(487): truncated value with size 32 to match size of target (8) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 487
Warning (10230): Verilog HDL assignment warning at platform.v(508): truncated value with size 32 to match size of target (7) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 508
Info (12128): Elaborating entity "jelly" for hierarchy "jelly:J2" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 198
Info (12128): Elaborating entity "jelly_control" for hierarchy "jelly:J2|jelly_control:U1" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 560
Warning (10240): Verilog HDL Always Construct warning at platform.v(674): inferring latch(es) for variable "D", which holds its previous value in one or more paths through the always construct File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 674
Info (10041): Inferred latch for "D" at platform.v(674) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 674
Info (12128): Elaborating entity "jelly_data" for hierarchy "jelly:J2|jelly_data:U2" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 573
Warning (10230): Verilog HDL assignment warning at platform.v(845): truncated value with size 32 to match size of target (25) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 845
Warning (10230): Verilog HDL assignment warning at platform.v(861): truncated value with size 32 to match size of target (25) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 861
Warning (10230): Verilog HDL assignment warning at platform.v(875): truncated value with size 32 to match size of target (25) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 875
Info (12128): Elaborating entity "score_counter" for hierarchy "score_counter:SC1" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 208
Warning (10230): Verilog HDL assignment warning at platform.v(1626): truncated value with size 32 to match size of target (4) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1626
Warning (10230): Verilog HDL assignment warning at platform.v(1642): truncated value with size 32 to match size of target (4) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1642
Info (12128): Elaborating entity "HEX" for hierarchy "HEX:HD1" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 211
Info (12128): Elaborating entity "stuck_mdl" for hierarchy "stuck_mdl:m1" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 241
Info (12128): Elaborating entity "altsyncram" for hierarchy "stuck_mdl:m1|altsyncram:altsyncram_component" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/stuck_mdl.v Line: 81
Info (12130): Elaborated megafunction instantiation "stuck_mdl:m1|altsyncram:altsyncram_component" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/stuck_mdl.v Line: 81
Info (12133): Instantiated megafunction "stuck_mdl:m1|altsyncram:altsyncram_component" with the following parameter: File: //SRVB/Homes$/thoma540/Desktop/Block_jump/stuck_mdl.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "stuck.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_t4g1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_t4g1 File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_t4g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t4g1" for hierarchy "stuck_mdl:m1|altsyncram:altsyncram_component|altsyncram_t4g1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113031): 2400 out of 2400 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2400 warnings found, and 10 warnings are reported. File: //SRVB/Homes$/thoma540/Desktop/Block_jump/stuck.mif Line: 1
    Warning (113030): Memory Initialization File address 2240 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2241 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2242 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2243 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2244 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2245 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2246 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2247 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2248 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2249 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
Critical Warning (127005): Memory depth (3200) in the design file differs from memory depth (2400) in the Memory Initialization File "//SRVB/Homes$/thoma540/Desktop/Block_jump/stuck.mif" -- setting initial value for remaining addresses to 0 File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "address_counter" for hierarchy "address_counter:stuck_1" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 243
Info (12128): Elaborating entity "x_y_counter" for hierarchy "x_y_counter:stuck_2" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 245
Warning (10230): Verilog HDL assignment warning at platform.v(1752): truncated value with size 32 to match size of target (8) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1752
Warning (10230): Verilog HDL assignment warning at platform.v(1766): truncated value with size 32 to match size of target (7) File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 1766
Info (12128): Elaborating entity "start_new_mdl" for hierarchy "start_new_mdl:start_1" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 251
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_new_mdl:start_1|altsyncram:altsyncram_component" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/start_new_mdl.v Line: 81
Info (12130): Elaborated megafunction instantiation "start_new_mdl:start_1|altsyncram:altsyncram_component" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/start_new_mdl.v Line: 81
Info (12133): Instantiated megafunction "start_new_mdl:start_1|altsyncram:altsyncram_component" with the following parameter: File: //SRVB/Homes$/thoma540/Desktop/Block_jump/start_new_mdl.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_15g1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_15g1 File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_15g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_15g1" for hierarchy "start_new_mdl:start_1|altsyncram:altsyncram_component|altsyncram_15g1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113031): 2400 out of 2400 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2400 warnings found, and 10 warnings are reported. File: //SRVB/Homes$/thoma540/Desktop/Block_jump/start.mif Line: 1
    Warning (113030): Memory Initialization File address 2240 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2241 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2242 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2243 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2244 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2245 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2246 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2247 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2248 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2249 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
Critical Warning (127005): Memory depth (3200) in the design file differs from memory depth (2400) in the Memory Initialization File "//SRVB/Homes$/thoma540/Desktop/Block_jump/start.mif" -- setting initial value for remaining addresses to 0 File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "jump_mdl" for hierarchy "jump_mdl:jumpmdl" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 257
Info (12128): Elaborating entity "altsyncram" for hierarchy "jump_mdl:jumpmdl|altsyncram:altsyncram_component" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/jump_mdl.v Line: 81
Info (12130): Elaborated megafunction instantiation "jump_mdl:jumpmdl|altsyncram:altsyncram_component" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/jump_mdl.v Line: 81
Info (12133): Instantiated megafunction "jump_mdl:jumpmdl|altsyncram:altsyncram_component" with the following parameter: File: //SRVB/Homes$/thoma540/Desktop/Block_jump/jump_mdl.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "jump.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_f1g1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_f1g1 File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altsyncram_f1g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f1g1" for hierarchy "jump_mdl:jumpmdl|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113031): 2400 out of 2400 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2400 warnings found, and 10 warnings are reported. File: //SRVB/Homes$/thoma540/Desktop/Block_jump/jump.mif Line: 1
    Warning (113030): Memory Initialization File address 2240 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2241 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2242 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2243 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2244 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2245 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2246 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2247 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2248 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
    Warning (113030): Memory Initialization File address 2249 is reinitialized File: //SRVB/Homes$/thoma540/Desktop/Block_jump/ Line: 8
Critical Warning (127005): Memory depth (3200) in the design file differs from memory depth (2400) in the Memory Initialization File "//SRVB/Homes$/thoma540/Desktop/Block_jump/jump.mif" -- setting initial value for remaining addresses to 0 File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 31
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 35
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 35
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file //SRVB/Homes$/thoma540/Desktop/Block_jump/output_files/lab_blockJump.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: //SRVB/Homes$/thoma540/Desktop/Block_jump/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 22
    Warning (15610): No output dependent on input pin "SW[1]" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 22
    Warning (15610): No output dependent on input pin "SW[2]" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[2]" File: //SRVB/Homes$/thoma540/Desktop/Block_jump/platform.v Line: 24
Info (21057): Implemented 1074 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 67 output pins
    Info (21061): Implemented 980 logic cells
    Info (21064): Implemented 18 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 753 megabytes
    Info: Processing ended: Fri Nov 29 10:42:14 2019
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //SRVB/Homes$/thoma540/Desktop/Block_jump/output_files/lab_blockJump.map.smsg.


