
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//BellmanFord_24750M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2740646 heartbeat IPC: 3.64878 cumulative IPC: 3.64878 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5468459 heartbeat IPC: 3.66594 cumulative IPC: 3.65734 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8169751 heartbeat IPC: 3.70193 cumulative IPC: 3.67208 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10911631 heartbeat IPC: 3.64713 cumulative IPC: 3.66581 (Simulation time: 0 hr 2 min 46 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10911631 (Simulation time: 0 hr 2 min 46 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 19582481 heartbeat IPC: 1.15329 cumulative IPC: 1.15329 (Simulation time: 0 hr 4 min 13 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 30540652 heartbeat IPC: 0.912561 cumulative IPC: 1.0189 (Simulation time: 0 hr 5 min 48 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 37684489 heartbeat IPC: 1.39981 cumulative IPC: 1.12054 (Simulation time: 0 hr 7 min 0 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 48496395 heartbeat IPC: 0.924906 cumulative IPC: 1.06426 (Simulation time: 0 hr 8 min 39 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 56974315 heartbeat IPC: 1.17953 cumulative IPC: 1.08548 (Simulation time: 0 hr 10 min 6 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 63021439 heartbeat IPC: 1.65368 cumulative IPC: 1.15141 (Simulation time: 0 hr 11 min 12 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 68400478 heartbeat IPC: 1.85907 cumulative IPC: 1.21763 (Simulation time: 0 hr 12 min 20 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 74672742 heartbeat IPC: 1.59432 cumulative IPC: 1.25468 (Simulation time: 0 hr 13 min 56 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 80848823 heartbeat IPC: 1.61915 cumulative IPC: 1.28687 (Simulation time: 0 hr 15 min 34 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 86822289 heartbeat IPC: 1.67407 cumulative IPC: 1.31734 (Simulation time: 0 hr 17 min 12 sec) 
Finished CPU 0 instructions: 100000003 cycles: 75910659 cumulative IPC: 1.31734 (Simulation time: 0 hr 17 min 12 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.31734 instructions: 100000003 cycles: 75910659
cpu0_DTLB TOTAL     ACCESS:   22362761  HIT:   22312406  MISS:      50355
cpu0_DTLB LOAD      ACCESS:   11110201  HIT:   11091240  MISS:      18961
cpu0_DTLB RFO       ACCESS:   11252560  HIT:   11221166  MISS:      31394
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 33.0208 cycles
cpu0_DTLB MSHR FULL EVENTS: 16022 MSHR MERGE EVENTS: 156240
cpu0_ITLB TOTAL     ACCESS:    1715184  HIT:    1715184  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1715184  HIT:    1715184  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L1I LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      50355  HIT:      41738  MISS:       8617
cpu0_STLB LOAD      ACCESS:      18961  HIT:      14940  MISS:       4021
cpu0_STLB RFO       ACCESS:      31394  HIT:      26798  MISS:       4596
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 141.514 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   19215113  HIT:   16622936  MISS:    2592177
cpu0_L1D LOAD      ACCESS:    6400800  HIT:    4932869  MISS:    1467931
cpu0_L1D RFO       ACCESS:   12806875  HIT:   11683725  MISS:    1123150
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7438  HIT:       6342  MISS:       1096
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 295.56 cycles
cpu0_L1D MSHR FULL EVENTS: 34497484 MSHR MERGE EVENTS: 12621794
cpu0_L2C TOTAL     ACCESS:    3716131  HIT:    1653822  MISS:    2062278
cpu0_L2C LOAD      ACCESS:    1467923  HIT:     456169  MISS:    1011754
cpu0_L2C RFO       ACCESS:    1123035  HIT:      72586  MISS:    1050449
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1124077  HIT:    1124046  MISS:         31
cpu0_L2C TRANSLATION ACCESS:       1096  HIT:       1021  MISS:         75
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 358.927 cycles
cpu0_L2C MSHR FULL EVENTS: 12936 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    4124582  HIT:     952042  MISS:    1110233
LLC LOAD      ACCESS:    1011750  HIT:     484045  MISS:     527705
LLC RFO       ACCESS:    1050448  HIT:     467937  MISS:     582511
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2062309  HIT:          2  MISS:    2062307
LLC TRANSLATION ACCESS:         75  HIT:         58  MISS:         17
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 628.139 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     233813  ROW_BUFFER_MISS:     875478
 DBUS AVG_CONGESTED_CYCLE:    3.96335
 WQ ROW_BUFFER_HIT:      40062  ROW_BUFFER_MISS:     527504  FULL:     326174


CPU 0 Branch Prediction Accuracy: 98.8422% MPKI: 0.94991 Average ROB Occupancy at Mispredict: 320.037
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.94991
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

