// Seed: 1243565667
module module_0 (
    output id_0,
    output id_1,
    output reg id_2,
    output id_3
);
  reg   id_5 = id_4 & 1;
  logic id_6;
  assign id_0 = id_5 ? id_6 : 1'b0;
  logic id_7 = id_6;
  logic id_8;
  assign id_7 = id_6 * id_6 + id_8;
  always @(posedge 1) begin
    id_2 <= id_5;
    if (1'b0) id_4 = 1;
  end
endmodule
