{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:05:54 2016 " "Info: Processing started: Tue Dec 13 21:05:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/affs/Downloads/projeto2/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheduler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file scheduler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scheduler " "Info: Found entity 1: scheduler" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registery.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registery.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerY " "Info: Found entity 1: registerY" {  } { { "registerY.v" "" { Text "C:/Users/affs/Downloads/projeto2/registerY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registerz.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerZ " "Info: Found entity 1: registerZ" {  } { { "registerZ.v" "" { Text "C:/Users/affs/Downloads/projeto2/registerZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registerx.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerX " "Info: Found entity 1: registerX" {  } { { "registerX.v" "" { Text "C:/Users/affs/Downloads/projeto2/registerX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "value cpu.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(9): created implicit net for \"value\"" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:counter\"" {  } { { "cpu.v" "counter" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory " "Info: Elaborating entity \"memory\" for hierarchy \"memory:memory\"" {  } { { "cpu.v" "memory" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 memory.v(23) " "Warning (10230): Verilog HDL assignment warning at memory.v(23): truncated value with size 32 to match size of target (5)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 memory.v(28) " "Warning (10230): Verilog HDL assignment warning at memory.v(28): truncated value with size 32 to match size of target (5)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(19) " "Warning (10270): Verilog HDL Case Statement warning at memory.v(19): incomplete case statement has no default case item" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op memory.v(18) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(18): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data memory.v(18) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(18): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] memory.v(18) " "Info (10041): Inferred latch for \"data\[0\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] memory.v(18) " "Info (10041): Inferred latch for \"data\[1\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] memory.v(18) " "Info (10041): Inferred latch for \"data\[2\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] memory.v(18) " "Info (10041): Inferred latch for \"data\[3\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] memory.v(18) " "Info (10041): Inferred latch for \"data\[4\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] memory.v(18) " "Info (10041): Inferred latch for \"op\[0\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] memory.v(18) " "Info (10041): Inferred latch for \"op\[1\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] memory.v(18) " "Info (10041): Inferred latch for \"op\[2\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] memory.v(18) " "Info (10041): Inferred latch for \"op\[3\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] memory.v(18) " "Info (10041): Inferred latch for \"op\[4\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler scheduler:control " "Info: Elaborating entity \"scheduler\" for hierarchy \"scheduler:control\"" {  } { { "cpu.v" "control" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "scheduler.v(29) " "Warning (10270): Verilog HDL Case Statement warning at scheduler.v(29): incomplete case statement has no default case item" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tx scheduler.v(29) " "Warning (10240): Verilog HDL Always Construct warning at scheduler.v(29): inferring latch(es) for variable \"Tx\", which holds its previous value in one or more paths through the always construct" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ty scheduler.v(29) " "Warning (10240): Verilog HDL Always Construct warning at scheduler.v(29): inferring latch(es) for variable \"Ty\", which holds its previous value in one or more paths through the always construct" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tz scheduler.v(29) " "Warning (10240): Verilog HDL Always Construct warning at scheduler.v(29): inferring latch(es) for variable \"Tz\", which holds its previous value in one or more paths through the always construct" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tula scheduler.v(29) " "Warning (10240): Verilog HDL Always Construct warning at scheduler.v(29): inferring latch(es) for variable \"Tula\", which holds its previous value in one or more paths through the always construct" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[0\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tula\[0\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[1\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tula\[1\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[2\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tula\[2\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[3\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tula\[3\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[0\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tz\[0\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[1\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tz\[1\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[2\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tz\[2\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[3\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tz\[3\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[0\] scheduler.v(29) " "Info (10041): Inferred latch for \"Ty\[0\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[1\] scheduler.v(29) " "Info (10041): Inferred latch for \"Ty\[1\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[2\] scheduler.v(29) " "Info (10041): Inferred latch for \"Ty\[2\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[3\] scheduler.v(29) " "Info (10041): Inferred latch for \"Ty\[3\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[0\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tx\[0\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[1\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tx\[1\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[2\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tx\[2\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[3\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tx\[3\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerX registerX:X " "Info: Elaborating entity \"registerX\" for hierarchy \"registerX:X\"" {  } { { "cpu.v" "X" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "registerX.v(15) " "Info (10264): Verilog HDL Case Statement information at registerX.v(15): all case item expressions in this case statement are onehot" {  } { { "registerX.v" "" { Text "C:/Users/affs/Downloads/projeto2/registerX.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerY registerY:Y " "Info: Elaborating entity \"registerY\" for hierarchy \"registerY:Y\"" {  } { { "cpu.v" "Y" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerZ registerZ:Z " "Info: Elaborating entity \"registerZ\" for hierarchy \"registerZ:Z\"" {  } { { "cpu.v" "Z" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "cpu.v" "alu" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory:memory\|data\[1\] " "Warning: LATCH primitive \"memory:memory\|data\[1\]\" is permanently enabled" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory:memory\|data\[2\] " "Warning: LATCH primitive \"memory:memory\|data\[2\]\" is permanently enabled" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory:memory\|op\[0\] " "Warning: LATCH primitive \"memory:memory\|op\[0\]\" is permanently enabled" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory:memory\|op\[2\] " "Warning: LATCH primitive \"memory:memory\|op\[2\]\" is permanently enabled" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Info: Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "registerZ:Z\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registerZ:Z\|Mux0\"" {  } { { "registerZ.v" "Mux0" { Text "C:/Users/affs/Downloads/projeto2/registerZ.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registerZ:Z\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registerZ:Z\|Mux1\"" {  } { { "registerZ.v" "Mux1" { Text "C:/Users/affs/Downloads/projeto2/registerZ.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registerZ:Z\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registerZ:Z\|Mux2\"" {  } { { "registerZ.v" "Mux2" { Text "C:/Users/affs/Downloads/projeto2/registerZ.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registerZ:Z\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registerZ:Z\|Mux3\"" {  } { { "registerZ.v" "Mux3" { Text "C:/Users/affs/Downloads/projeto2/registerZ.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registerY:Y\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registerY:Y\|Mux0\"" {  } { { "registerY.v" "Mux0" { Text "C:/Users/affs/Downloads/projeto2/registerY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registerY:Y\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registerY:Y\|Mux1\"" {  } { { "registerY.v" "Mux1" { Text "C:/Users/affs/Downloads/projeto2/registerY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registerY:Y\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registerY:Y\|Mux2\"" {  } { { "registerY.v" "Mux2" { Text "C:/Users/affs/Downloads/projeto2/registerY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registerY:Y\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registerY:Y\|Mux3\"" {  } { { "registerY.v" "Mux3" { Text "C:/Users/affs/Downloads/projeto2/registerY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "scheduler:control\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"scheduler:control\|Mux0\"" {  } { { "scheduler.v" "Mux0" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "scheduler:control\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"scheduler:control\|Mux1\"" {  } { { "scheduler.v" "Mux1" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "scheduler:control\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"scheduler:control\|Mux2\"" {  } { { "scheduler.v" "Mux2" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "scheduler:control\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"scheduler:control\|Mux3\"" {  } { { "scheduler.v" "Mux3" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "scheduler:control\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"scheduler:control\|Mux4\"" {  } { { "scheduler.v" "Mux4" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "registerZ:Z\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"registerZ:Z\|lpm_mux:Mux0\"" {  } { { "registerZ.v" "" { Text "C:/Users/affs/Downloads/projeto2/registerZ.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registerZ:Z\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"registerZ:Z\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "registerZ.v" "" { Text "C:/Users/affs/Downloads/projeto2/registerZ.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "C:/Users/affs/Downloads/projeto2/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scheduler:control\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"scheduler:control\|lpm_mux:Mux0\"" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scheduler:control\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"scheduler:control\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_v5d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_v5d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_v5d " "Info: Found entity 1: mux_v5d" {  } { { "db/mux_v5d.tdf" "" { Text "C:/Users/affs/Downloads/projeto2/db/mux_v5d.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scheduler:control\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"scheduler:control\|lpm_mux:Mux1\"" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scheduler:control\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"scheduler:control\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "C:/Users/affs/Downloads/projeto2/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scheduler:control\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"scheduler:control\|lpm_mux:Mux3\"" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scheduler:control\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"scheduler:control\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scheduler:control\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"scheduler:control\|lpm_mux:Mux4\"" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scheduler:control\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"scheduler:control\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 15 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:05:55 2016 " "Info: Processing ended: Tue Dec 13 21:05:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
