                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
# Formal verification setup file
set_svf "../DFT_output/UART_receiver.svf"
1
# Add the path of the std cells and the RTL files to the search path variable
lappend search_path "../../../../../../lib/std_cells"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../../../../../../lib/std_cells
lappend search_path "../../../"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../../../../../../lib/std_cells ../../../
# Standard cells' libraries
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
# Target library is the list of technology libraries of components to be used when compiling a design 
set target_library [list $SSLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
# Link library is the list of design files and libraries used during linking
set link_library [list * $SSLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
# Read RTL design files
set file_format verilog
verilog
read_file -format $file_format "UART_receiver_DFT.v"
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/UART_receiver_DFT.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file ../../..//UART_receiver_FSM.v
Opening include file ../../..//data_sampler.v
Opening include file ../../..//deserializer.v
Opening include file ../../..//edge_counter.v
Opening include file ../../..//start_bit_checker.v
Opening include file ../../..//parity_bit_checker.v
Opening include file ../../..//stop_bit_checker.v
Opening include file ../../..//multiplexer_2x1.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/UART_receiver_DFT.v
Opening include file ../../..//UART_receiver_FSM.v
Opening include file ../../..//data_sampler.v
Opening include file ../../..//deserializer.v
Opening include file ../../..//edge_counter.v
Opening include file ../../..//start_bit_checker.v
Opening include file ../../..//parity_bit_checker.v
Opening include file ../../..//stop_bit_checker.v
Opening include file ../../..//multiplexer_2x1.v

Statistics for case statements in always block at line 77 in file
	'../../..//UART_receiver_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 167 in file
	'../../..//UART_receiver_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_receiver_FSM line 51 in file
		'../../..//UART_receiver_FSM.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| data_transmission_state_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine UART_receiver_FSM line 66 in file
		'../../..//UART_receiver_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 18 in file
	'../../..//data_sampler.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |     auto/no      |
===============================================

Statistics for case statements in always block at line 52 in file
	'../../..//data_sampler.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampler line 18 in file
		'../../..//data_sampler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sample_enable_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine deserializer line 14 in file
		'../../..//deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_data_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_counter line 11 in file
		'../../..//edge_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine start_bit_checker line 10 in file
		'../../..//start_bit_checker.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| start_bit_error_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 15 in file
	'../../..//parity_bit_checker.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_bit_checker line 15 in file
		'../../..//parity_bit_checker.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| parity_bit_error_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine stop_bit_checker line 10 in file
		'../../..//stop_bit_checker.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| stop_bit_error_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/UART_receiver_FSM.db:UART_receiver_FSM'
Loaded 9 designs.
Current design is 'UART_receiver_FSM'.
UART_receiver_FSM data_sampler deserializer edge_counter start_bit_checker parity_bit_checker stop_bit_checker multiplexer_2x1 UART_receiver
# Set top module
current_design UART_receiver
Current design is 'UART_receiver'.
{UART_receiver}
# Link the top module with its submodules
link 

  Linking design 'UART_receiver'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/UART_receiver.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
# Constraints
source ./constraints.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
1
# Check the design consistency
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Mar 10 02:32:14 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     3

Cells                                                               7
    Cells do not drive (LINT-1)                                     7
--------------------------------------------------------------------------------

Warning: In design 'UART_receiver_FSM', cell 'C280' does not drive any nets. (LINT-1)
Warning: In design 'UART_receiver_FSM', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'UART_receiver_FSM', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'UART_receiver_FSM', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_receiver_FSM', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'data_sampler', cell 'C132' does not drive any nets. (LINT-1)
Warning: In design 'edge_counter', cell 'C102' does not drive any nets. (LINT-1)
Warning: In design 'UART_receiver', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'UART_receiver', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'UART_receiver', port 'SO' is not connected to any nets. (LINT-28)
1
# Specify the scan chain design
set_scan_configuration -clock_mixing no_mix  -style multiplexed_flip_flop -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
# Mapping, optimization, STA, and replacement of FFs with scan FFS
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 10 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'stop_bit_checker'
  Processing 'parity_bit_checker'
  Processing 'start_bit_checker'
  Processing 'edge_counter'
  Processing 'deserializer'
  Processing 'data_sampler'
  Processing 'UART_receiver_FSM'
  Processing 'multiplexer_2x1_0'
  Processing 'UART_receiver'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'edge_counter_DW01_inc_0'
  Processing 'data_sampler_DW01_cmp6_0'
  Processing 'data_sampler_DW01_add_0'
  Processing 'data_sampler_DW01_cmp6_1'
  Processing 'data_sampler_DW01_add_1'
  Processing 'data_sampler_DW01_cmp6_2'
  Processing 'data_sampler_DW01_inc_0'
  Processing 'data_sampler_DW01_cmp6_3'
  Processing 'data_sampler_DW01_sub_0'
  Processing 'UART_receiver_FSM_DW01_cmp6_0'
  Processing 'UART_receiver_FSM_DW01_sub_0'
  Processing 'UART_receiver_FSM_DW01_cmp6_1'
  Processing 'UART_receiver_FSM_DW01_add_0'
  Processing 'UART_receiver_FSM_DW01_sub_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   92567.2      0.00       0.0      92.8                          
    0:00:01   92567.2      0.00       0.0      92.8                          
    0:00:01   92567.2      0.00       0.0      92.8                          
    0:00:01   92567.2      0.00       0.0      92.8                          
    0:00:01   92567.2      0.00       0.0      92.8                          
    0:00:01   90155.1      0.00       0.0      87.8                          
    0:00:01   90142.2      0.00       0.0      87.8                          
    0:00:01   90142.2      0.00       0.0      79.2                          
    0:00:01   90142.2      0.00       0.0      79.2                          
    0:00:01   90142.2      0.00       0.0      77.1                          
    0:00:01   90142.2      0.00       0.0      77.1                          
    0:00:01   90142.2      0.00       0.0      77.1                          
    0:00:01   90142.2      0.00       0.0      77.1                          
    0:00:01   90142.2      0.00       0.0      77.1                          
    0:00:01   90332.8      0.00       0.0      57.5                          
    0:00:01   90356.3      0.00       0.0      56.0                          
    0:00:01   90361.0      0.00       0.0      56.0                          
    0:00:01   90361.0      0.00       0.0      56.0                          
    0:00:01   90361.0      0.00       0.0      56.0                          
    0:00:01   90361.0      0.00       0.0      56.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   90361.0      0.00       0.0      56.0                          
    0:00:01   90361.0      0.00       0.0      56.0                          
    0:00:01   86441.0      0.00       0.0     242.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   86441.0      0.00       0.0     242.8                          
    0:00:02   92089.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   92089.3      0.00       0.0       0.0                          
    0:00:02   92089.3      0.00       0.0       0.0                          
    0:00:02   91656.3      0.00       0.0       0.0                          
    0:00:02   91656.3      0.00       0.0       0.0                          
    0:00:02   91656.3      0.00       0.0       0.0                          
    0:00:02   91656.3      0.00       0.0       0.0                          
    0:00:02   91656.3      0.00       0.0       0.0                          
    0:00:02   91642.2      0.00       0.0       0.0                          
    0:00:02   91642.2      0.00       0.0       0.0                          
    0:00:02   91642.2      0.00       0.0       0.0                          
    0:00:02   91642.2      0.00       0.0       0.0                          
    0:00:02   91642.2      0.00       0.0       0.0                          
    0:00:02   91642.2      0.00       0.0       0.0                          
    0:00:02   91642.2      0.00       0.0       0.0                          
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
# Define DFT ports
set_dft_signal -port [get_ports scan_clk]   -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_reset] -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode]  -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode]  -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]         -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]         -type ScanDataIn  -view spec
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]         -type ScanDataOut -view spec
Accepted dft signal specification for modes: all_dft
1
# Create the test protocol based on specifications using set_dft_signal to check whether
# user specified values are consistent with each other
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_reset. (TEST-266)
1
# Report the violations (i.e flops that can't be included in the scan chain)
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 27 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  27 cells are valid scan cells
         U_UART_receiver_FSM/data_transmission_state_reg[3]
         U_UART_receiver_FSM/data_transmission_state_reg[1]
         U_UART_receiver_FSM/current_state_reg[2]
         U_UART_receiver_FSM/current_state_reg[1]
         U_UART_receiver_FSM/data_transmission_state_reg[2]
         U_UART_receiver_FSM/data_transmission_state_reg[0]
         U_UART_receiver_FSM/current_state_reg[0]
         U_data_sampler/samples_reg[0]
         U_data_sampler/samples_reg[1]
         U_data_sampler/sample_enable_reg
         U_data_sampler/samples_reg[2]
         U_deserializer/parallel_data_reg[6]
         U_deserializer/parallel_data_reg[4]
         U_deserializer/parallel_data_reg[0]
         U_deserializer/parallel_data_reg[3]
         U_deserializer/parallel_data_reg[7]
         U_deserializer/parallel_data_reg[5]
         U_deserializer/parallel_data_reg[1]
         U_deserializer/parallel_data_reg[2]
         U_edge_counter/edge_count_reg[0]
         U_edge_counter/edge_count_reg[1]
         U_edge_counter/edge_count_reg[2]
         U_edge_counter/edge_count_reg[3]
         U_edge_counter/edge_count_reg[4]
         U_start_bit_checker/start_bit_error_reg
         U_parity_bit_checker/parity_bit_error_reg
         U_stop_bit_checker/stop_bit_error_reg

Information: Test design rule checking completed. (TEST-123)
1
# Report the scan chain architecture to be built instead of building it
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : UART_receiver
Version: K-2015.06
Date   : Fri Mar 10 02:32:28 2023
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI -->  SO                            27   U_UART_receiver_FSM/current_state_reg[0]
                            (scan_clk, 30.0, rising) 
1
# Build the scan chains
insert_dft
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16   99342.3      0.00       0.0       0.0 U_edge_counter/edge_count[1]
    0:00:16   99342.3      0.00       0.0       0.0 U_edge_counter/edge_count[1]
    0:00:16   99485.8      0.00       0.0       0.0 U_UART_receiver_FSM/n75  
    0:00:16   99485.8      0.00       0.0       0.0 U_UART_receiver_FSM/n75  

1
# Make a second optimization phase after building the scan chains
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   99485.8      0.00       0.0       0.0                          
    0:00:01   99485.8      0.00       0.0       0.0                          
    0:00:01   97062.2      0.00       0.0       5.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   97062.2      0.00       0.0       5.4                          
    0:00:01   97929.3      0.00       0.0       0.0                          
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# Show the test coverage statistics of the design after DFT insertion
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 27 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  27 cells are valid scan cells
         U_UART_receiver_FSM/data_transmission_state_reg[3]
         U_UART_receiver_FSM/data_transmission_state_reg[0]
         U_UART_receiver_FSM/current_state_reg[1]
         U_UART_receiver_FSM/current_state_reg[0]
         U_UART_receiver_FSM/data_transmission_state_reg[2]
         U_UART_receiver_FSM/data_transmission_state_reg[1]
         U_UART_receiver_FSM/current_state_reg[2]
         U_data_sampler/samples_reg[0]
         U_data_sampler/samples_reg[1]
         U_data_sampler/sample_enable_reg
         U_data_sampler/samples_reg[2]
         U_deserializer/parallel_data_reg[6]
         U_deserializer/parallel_data_reg[4]
         U_deserializer/parallel_data_reg[0]
         U_deserializer/parallel_data_reg[3]
         U_deserializer/parallel_data_reg[5]
         U_deserializer/parallel_data_reg[7]
         U_deserializer/parallel_data_reg[2]
         U_deserializer/parallel_data_reg[1]
         U_edge_counter/edge_count_reg[4]
         U_edge_counter/edge_count_reg[0]
         U_edge_counter/edge_count_reg[3]
         U_edge_counter/edge_count_reg[2]
         U_edge_counter/edge_count_reg[1]
         U_start_bit_checker/start_bit_error_reg
         U_parity_bit_checker/parity_bit_error_reg
         U_stop_bit_checker/stop_bit_error_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 1946 faults were added to fault list.
 0            1079    505         0/0/0    73.51%      0.00
 0             246    259         0/0/1    86.13%      0.00
 0             129    129         1/0/1    92.80%      0.00
 0              47     82         1/0/1    95.22%      0.00
 0              50     21         7/0/2    98.35%      0.00
 0              20      1         7/0/2    99.38%      0.00
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       1922
 Possibly detected                PT          0
 Undetectable                     UD         12
 ATPG untestable                  AU         11
 Not detected                     ND          1
 -----------------------------------------------
 total faults                              1946
 test coverage                            99.38%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
# Generate synthesis reports
report_power -hierarchy > "../DFT_output/reports/power.rpt"
report_area -hierarchy > "../DFT_output/reports/area.rpt"
report_timing -max_paths 10 -delay_type max > "../DFT_output/reports/setup.rpt"
report_timing -max_paths 10 -delay_type min > "../DFT_output/reports/hold.rpt"
report_clock -attributes > "../DFT_output/reports/clocks.rpt"
report_constraint -all_violators > "../DFT_output/reports/constraints.rpt"
report_port > "../DFT_output/reports/ports.rpt"
# Generate Verilog gate level netlist
write_file -format verilog -hierarchy -output "../DFT_output/netlist/UART_receiver_netlist.v"
Writing verilog file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/backend/DFT/DFT_output/netlist/UART_receiver_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Generate DDC gate level netlist
write_file -format ddc -hierarchy -output "../DFT_output/netlist/UART_receiver_netlist.ddc"
Writing ddc file '../DFT_output/netlist/UART_receiver_netlist.ddc'.
1
# Generate SDC (Synopsys Design Constraints) file
write_sdc -nosplit "../DFT_output/UART_receiver.sdc"
1
# Generate SDF (Standard Delay Format) file
write_sdf "../DFT_output/UART_receiver.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/backend/DFT/DFT_output/UART_receiver.sdf'. (WT-3)
1
# set flops_per_chain 100.0
# set num_flops [sizeof_collection [all_registers -edge_triggered]]
# set num_chains [expr int(ceil($num_flops / $flops_per_chain))]
# Close the design compiler tool
exit
Memory usage for main task 260 Mbytes.
Memory usage for this session 260 Mbytes.
CPU usage for this session 7 seconds ( 0.00 hours ).

Thank you...
