;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <-120
	SUB 12, @10
	JMN 0, <-120
	SUB 30, 9
	SUB 30, 9
	SUB 12, @10
	SUB @-857, 300
	SUB #272, @200
	SUB #272, @200
	SUB #72, @200
	SUB 12, @10
	DJN <-130, 8
	CMP -207, <-120
	SUB #102, -101
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SLT 700, 91
	SUB @-857, 300
	SLT 700, 91
	SUB @-857, 300
	SUB @-857, 300
	MOV -7, <-20
	CMP @121, 103
	SUB @-127, 100
	SUB @121, 103
	SUB @121, 103
	SUB @121, -103
	SUB @121, 103
	SPL 0, <402
	SUB @-130, 8
	JMN 0, <-120
	MOV -7, <-20
	CMP -207, <-120
	DJN -1, @-20
	CMP @127, 106
	SUB -207, <-120
	SUB @-127, 100
	SPL 0, <402
	SUB @-127, 100
	CMP -207, <-120
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
