
Codecs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e40  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001fc8  08001fc8  00002fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001fd8  08001fd8  00003004  2**0
                  CONTENTS
  4 .ARM          00000000  08001fd8  08001fd8  00003004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001fd8  08001fd8  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001fd8  08001fd8  00002fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001fdc  08001fdc  00002fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08001fe0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003004  2**0
                  CONTENTS
 10 .bss          0000029c  20000004  20000004  00003004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002a0  200002a0  00003004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000713b  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000c3a  00000000  00000000  0000a16f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000278  00000000  00000000  0000adb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001d3  00000000  00000000  0000b028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a0f5  00000000  00000000  0000b1fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000042a8  00000000  00000000  000252f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f4c4  00000000  00000000  00029598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b8a5c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000088c  00000000  00000000  000b8aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  000b932c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001fb0 	.word	0x08001fb0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08001fb0 	.word	0x08001fb0

080001c8 <GPIO_Pin_High>:
 * @brief  Sets a specific pin high.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set high (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_High(GPIO_TypeDef *Port, int pin)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
	Port -> ODR |= 1 << pin;
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	695b      	ldr	r3, [r3, #20]
 80001d6:	2101      	movs	r1, #1
 80001d8:	683a      	ldr	r2, [r7, #0]
 80001da:	fa01 f202 	lsl.w	r2, r1, r2
 80001de:	431a      	orrs	r2, r3
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	615a      	str	r2, [r3, #20]
}
 80001e4:	bf00      	nop
 80001e6:	370c      	adds	r7, #12
 80001e8:	46bd      	mov	sp, r7
 80001ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ee:	4770      	bx	lr

080001f0 <CS43L22_Init>:
#include "CS43L22.h"



uint8_t CS43L22_Init(CS43L22_Config *config)
{
 80001f0:	b590      	push	{r4, r7, lr}
 80001f2:	b087      	sub	sp, #28
 80001f4:	af04      	add	r7, sp, #16
 80001f6:	6078      	str	r0, [r7, #4]
	I2C_Init(&config -> hardware_i2c);
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	4618      	mov	r0, r3
 80001fc:	f001 fb86 	bl	800190c <I2C_Init>

	GPIO_Pin_Init(GPIOD, 4, GPIO_Configuration.Mode.General_Purpose_Output, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.None);
 8000200:	2001      	movs	r0, #1
 8000202:	2400      	movs	r4, #0
 8000204:	2303      	movs	r3, #3
 8000206:	2201      	movs	r2, #1
 8000208:	2100      	movs	r1, #0
 800020a:	9102      	str	r1, [sp, #8]
 800020c:	9201      	str	r2, [sp, #4]
 800020e:	9300      	str	r3, [sp, #0]
 8000210:	4623      	mov	r3, r4
 8000212:	4602      	mov	r2, r0
 8000214:	2104      	movs	r1, #4
 8000216:	4809      	ldr	r0, [pc, #36]	@ (800023c <CS43L22_Init+0x4c>)
 8000218:	f001 fa1a 	bl	8001650 <GPIO_Pin_Init>

	GPIO_Pin_High(GPIOD, 4);
 800021c:	2104      	movs	r1, #4
 800021e:	4807      	ldr	r0, [pc, #28]	@ (800023c <CS43L22_Init+0x4c>)
 8000220:	f7ff ffd2 	bl	80001c8 <GPIO_Pin_High>

	I2C_Master_Write_Register(&config -> hardware_i2c, 0x4A, 0x02, 0b00000001);
 8000224:	6878      	ldr	r0, [r7, #4]
 8000226:	2301      	movs	r3, #1
 8000228:	2202      	movs	r2, #2
 800022a:	214a      	movs	r1, #74	@ 0x4a
 800022c:	f001 fc9a 	bl	8001b64 <I2C_Master_Write_Register>

	return 1;
 8000230:	2301      	movs	r3, #1

}
 8000232:	4618      	mov	r0, r3
 8000234:	370c      	adds	r7, #12
 8000236:	46bd      	mov	sp, r7
 8000238:	bd90      	pop	{r4, r7, pc}
 800023a:	bf00      	nop
 800023c:	40020c00 	.word	0x40020c00

08000240 <DMA1_Stream0_IRQHandler>:
 * status flags for FIFO error, direct mode error, transfer error, half
 * transfer complete, and transfer complete, and clears the respective
 * interrupt flag after handling it.
 */
void DMA1_Stream0_IRQHandler(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF0)
 8000244:	4b54      	ldr	r3, [pc, #336]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	f003 0301 	and.w	r3, r3, #1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d01a      	beq.n	8000286 <DMA1_Stream0_IRQHandler+0x46>
	{
		TIM5_CH3_DMA_Flag.Fifo_Error_Flag = true;
 8000250:	4b52      	ldr	r3, [pc, #328]	@ (800039c <DMA1_Stream0_IRQHandler+0x15c>)
 8000252:	2201      	movs	r2, #1
 8000254:	711a      	strb	r2, [r3, #4]
		TIM4_CH1_DMA_Flag.Fifo_Error_Flag = true;
 8000256:	4b52      	ldr	r3, [pc, #328]	@ (80003a0 <DMA1_Stream0_IRQHandler+0x160>)
 8000258:	2201      	movs	r2, #1
 800025a:	711a      	strb	r2, [r3, #4]
		USART8_RX_DMA_Flag.Fifo_Error_Flag = true;
 800025c:	4b51      	ldr	r3, [pc, #324]	@ (80003a4 <DMA1_Stream0_IRQHandler+0x164>)
 800025e:	2201      	movs	r2, #1
 8000260:	711a      	strb	r2, [r3, #4]
		USART5_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000262:	4b51      	ldr	r3, [pc, #324]	@ (80003a8 <DMA1_Stream0_IRQHandler+0x168>)
 8000264:	2201      	movs	r2, #1
 8000266:	711a      	strb	r2, [r3, #4]
		I2C1_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000268:	4b50      	ldr	r3, [pc, #320]	@ (80003ac <DMA1_Stream0_IRQHandler+0x16c>)
 800026a:	2201      	movs	r2, #1
 800026c:	711a      	strb	r2, [r3, #4]
		SPI3_RX_DMA_Flag.Fifo_Error_Flag = true;
 800026e:	4b50      	ldr	r3, [pc, #320]	@ (80003b0 <DMA1_Stream0_IRQHandler+0x170>)
 8000270:	2201      	movs	r2, #1
 8000272:	711a      	strb	r2, [r3, #4]
		DMA1_Stream0_Flag.Fifo_Error_Flag = true;
 8000274:	4b4f      	ldr	r3, [pc, #316]	@ (80003b4 <DMA1_Stream0_IRQHandler+0x174>)
 8000276:	2201      	movs	r2, #1
 8000278:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF0;
 800027a:	4b47      	ldr	r3, [pc, #284]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 800027c:	689b      	ldr	r3, [r3, #8]
 800027e:	4a46      	ldr	r2, [pc, #280]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 8000280:	f043 0301 	orr.w	r3, r3, #1
 8000284:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_DMEIF0)
 8000286:	4b44      	ldr	r3, [pc, #272]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	f003 0304 	and.w	r3, r3, #4
 800028e:	2b00      	cmp	r3, #0
 8000290:	d01a      	beq.n	80002c8 <DMA1_Stream0_IRQHandler+0x88>
	{
		TIM5_CH3_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000292:	4b42      	ldr	r3, [pc, #264]	@ (800039c <DMA1_Stream0_IRQHandler+0x15c>)
 8000294:	2201      	movs	r2, #1
 8000296:	70da      	strb	r2, [r3, #3]
		TIM4_CH1_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000298:	4b41      	ldr	r3, [pc, #260]	@ (80003a0 <DMA1_Stream0_IRQHandler+0x160>)
 800029a:	2201      	movs	r2, #1
 800029c:	70da      	strb	r2, [r3, #3]
		USART8_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800029e:	4b41      	ldr	r3, [pc, #260]	@ (80003a4 <DMA1_Stream0_IRQHandler+0x164>)
 80002a0:	2201      	movs	r2, #1
 80002a2:	70da      	strb	r2, [r3, #3]
		USART5_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80002a4:	4b40      	ldr	r3, [pc, #256]	@ (80003a8 <DMA1_Stream0_IRQHandler+0x168>)
 80002a6:	2201      	movs	r2, #1
 80002a8:	70da      	strb	r2, [r3, #3]
		I2C1_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80002aa:	4b40      	ldr	r3, [pc, #256]	@ (80003ac <DMA1_Stream0_IRQHandler+0x16c>)
 80002ac:	2201      	movs	r2, #1
 80002ae:	70da      	strb	r2, [r3, #3]
		SPI3_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80002b0:	4b3f      	ldr	r3, [pc, #252]	@ (80003b0 <DMA1_Stream0_IRQHandler+0x170>)
 80002b2:	2201      	movs	r2, #1
 80002b4:	70da      	strb	r2, [r3, #3]
		DMA1_Stream0_Flag.Direct_Mode_Error_Flag = true;
 80002b6:	4b3f      	ldr	r3, [pc, #252]	@ (80003b4 <DMA1_Stream0_IRQHandler+0x174>)
 80002b8:	2201      	movs	r2, #1
 80002ba:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 80002bc:	4b36      	ldr	r3, [pc, #216]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 80002be:	689b      	ldr	r3, [r3, #8]
 80002c0:	4a35      	ldr	r2, [pc, #212]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 80002c2:	f043 0304 	orr.w	r3, r3, #4
 80002c6:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TEIF0)
 80002c8:	4b33      	ldr	r3, [pc, #204]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f003 0308 	and.w	r3, r3, #8
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d01a      	beq.n	800030a <DMA1_Stream0_IRQHandler+0xca>
	{
		TIM5_CH3_DMA_Flag.Transfer_Error_Flag= true;
 80002d4:	4b31      	ldr	r3, [pc, #196]	@ (800039c <DMA1_Stream0_IRQHandler+0x15c>)
 80002d6:	2201      	movs	r2, #1
 80002d8:	709a      	strb	r2, [r3, #2]
		TIM4_CH1_DMA_Flag.Transfer_Error_Flag = true;
 80002da:	4b31      	ldr	r3, [pc, #196]	@ (80003a0 <DMA1_Stream0_IRQHandler+0x160>)
 80002dc:	2201      	movs	r2, #1
 80002de:	709a      	strb	r2, [r3, #2]
		USART8_RX_DMA_Flag.Transfer_Error_Flag = true;
 80002e0:	4b30      	ldr	r3, [pc, #192]	@ (80003a4 <DMA1_Stream0_IRQHandler+0x164>)
 80002e2:	2201      	movs	r2, #1
 80002e4:	709a      	strb	r2, [r3, #2]
		USART5_RX_DMA_Flag.Transfer_Error_Flag = true;
 80002e6:	4b30      	ldr	r3, [pc, #192]	@ (80003a8 <DMA1_Stream0_IRQHandler+0x168>)
 80002e8:	2201      	movs	r2, #1
 80002ea:	709a      	strb	r2, [r3, #2]
		I2C1_RX_DMA_Flag.Transfer_Error_Flag = true;
 80002ec:	4b2f      	ldr	r3, [pc, #188]	@ (80003ac <DMA1_Stream0_IRQHandler+0x16c>)
 80002ee:	2201      	movs	r2, #1
 80002f0:	709a      	strb	r2, [r3, #2]
		SPI3_RX_DMA_Flag.Transfer_Error_Flag = true;
 80002f2:	4b2f      	ldr	r3, [pc, #188]	@ (80003b0 <DMA1_Stream0_IRQHandler+0x170>)
 80002f4:	2201      	movs	r2, #1
 80002f6:	709a      	strb	r2, [r3, #2]
		DMA1_Stream0_Flag.Transfer_Error_Flag = true;
 80002f8:	4b2e      	ldr	r3, [pc, #184]	@ (80003b4 <DMA1_Stream0_IRQHandler+0x174>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF0;
 80002fe:	4b26      	ldr	r3, [pc, #152]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 8000300:	689b      	ldr	r3, [r3, #8]
 8000302:	4a25      	ldr	r2, [pc, #148]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 8000304:	f043 0308 	orr.w	r3, r3, #8
 8000308:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_HTIF0)
 800030a:	4b23      	ldr	r3, [pc, #140]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	f003 0310 	and.w	r3, r3, #16
 8000312:	2b00      	cmp	r3, #0
 8000314:	d01a      	beq.n	800034c <DMA1_Stream0_IRQHandler+0x10c>
	{
		TIM5_CH3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000316:	4b21      	ldr	r3, [pc, #132]	@ (800039c <DMA1_Stream0_IRQHandler+0x15c>)
 8000318:	2201      	movs	r2, #1
 800031a:	705a      	strb	r2, [r3, #1]
		TIM4_CH1_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800031c:	4b20      	ldr	r3, [pc, #128]	@ (80003a0 <DMA1_Stream0_IRQHandler+0x160>)
 800031e:	2201      	movs	r2, #1
 8000320:	705a      	strb	r2, [r3, #1]
		USART8_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000322:	4b20      	ldr	r3, [pc, #128]	@ (80003a4 <DMA1_Stream0_IRQHandler+0x164>)
 8000324:	2201      	movs	r2, #1
 8000326:	705a      	strb	r2, [r3, #1]
		USART5_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000328:	4b1f      	ldr	r3, [pc, #124]	@ (80003a8 <DMA1_Stream0_IRQHandler+0x168>)
 800032a:	2201      	movs	r2, #1
 800032c:	705a      	strb	r2, [r3, #1]
		I2C1_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800032e:	4b1f      	ldr	r3, [pc, #124]	@ (80003ac <DMA1_Stream0_IRQHandler+0x16c>)
 8000330:	2201      	movs	r2, #1
 8000332:	705a      	strb	r2, [r3, #1]
		SPI3_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000334:	4b1e      	ldr	r3, [pc, #120]	@ (80003b0 <DMA1_Stream0_IRQHandler+0x170>)
 8000336:	2201      	movs	r2, #1
 8000338:	705a      	strb	r2, [r3, #1]
		DMA1_Stream0_Flag.Half_Transfer_Complete_Flag = true;
 800033a:	4b1e      	ldr	r3, [pc, #120]	@ (80003b4 <DMA1_Stream0_IRQHandler+0x174>)
 800033c:	2201      	movs	r2, #1
 800033e:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8000340:	4b15      	ldr	r3, [pc, #84]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 8000342:	689b      	ldr	r3, [r3, #8]
 8000344:	4a14      	ldr	r2, [pc, #80]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 8000346:	f043 0310 	orr.w	r3, r3, #16
 800034a:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TCIF0)
 800034c:	4b12      	ldr	r3, [pc, #72]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	f003 0320 	and.w	r3, r3, #32
 8000354:	2b00      	cmp	r3, #0
 8000356:	d01a      	beq.n	800038e <DMA1_Stream0_IRQHandler+0x14e>
	{
		TIM5_CH3_DMA_Flag.Transfer_Complete_Flag = true;
 8000358:	4b10      	ldr	r3, [pc, #64]	@ (800039c <DMA1_Stream0_IRQHandler+0x15c>)
 800035a:	2201      	movs	r2, #1
 800035c:	701a      	strb	r2, [r3, #0]
		TIM4_CH1_DMA_Flag.Transfer_Complete_Flag = true;
 800035e:	4b10      	ldr	r3, [pc, #64]	@ (80003a0 <DMA1_Stream0_IRQHandler+0x160>)
 8000360:	2201      	movs	r2, #1
 8000362:	701a      	strb	r2, [r3, #0]
		USART8_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000364:	4b0f      	ldr	r3, [pc, #60]	@ (80003a4 <DMA1_Stream0_IRQHandler+0x164>)
 8000366:	2201      	movs	r2, #1
 8000368:	701a      	strb	r2, [r3, #0]
		USART5_RX_DMA_Flag.Transfer_Complete_Flag = true;
 800036a:	4b0f      	ldr	r3, [pc, #60]	@ (80003a8 <DMA1_Stream0_IRQHandler+0x168>)
 800036c:	2201      	movs	r2, #1
 800036e:	701a      	strb	r2, [r3, #0]
		I2C1_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000370:	4b0e      	ldr	r3, [pc, #56]	@ (80003ac <DMA1_Stream0_IRQHandler+0x16c>)
 8000372:	2201      	movs	r2, #1
 8000374:	701a      	strb	r2, [r3, #0]
		SPI3_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000376:	4b0e      	ldr	r3, [pc, #56]	@ (80003b0 <DMA1_Stream0_IRQHandler+0x170>)
 8000378:	2201      	movs	r2, #1
 800037a:	701a      	strb	r2, [r3, #0]
		DMA1_Stream0_Flag.Transfer_Complete_Flag = true;
 800037c:	4b0d      	ldr	r3, [pc, #52]	@ (80003b4 <DMA1_Stream0_IRQHandler+0x174>)
 800037e:	2201      	movs	r2, #1
 8000380:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
 8000382:	4b05      	ldr	r3, [pc, #20]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 8000384:	689b      	ldr	r3, [r3, #8]
 8000386:	4a04      	ldr	r2, [pc, #16]	@ (8000398 <DMA1_Stream0_IRQHandler+0x158>)
 8000388:	f043 0320 	orr.w	r3, r3, #32
 800038c:	6093      	str	r3, [r2, #8]
	}
}
 800038e:	bf00      	nop
 8000390:	46bd      	mov	sp, r7
 8000392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000396:	4770      	bx	lr
 8000398:	40026000 	.word	0x40026000
 800039c:	200001c8 	.word	0x200001c8
 80003a0:	200001a8 	.word	0x200001a8
 80003a4:	200000e8 	.word	0x200000e8
 80003a8:	200000c0 	.word	0x200000c0
 80003ac:	20000038 	.word	0x20000038
 80003b0:	20000068 	.word	0x20000068
 80003b4:	20000210 	.word	0x20000210

080003b8 <DMA1_Stream1_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream1_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream1_IRQHandler(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF1)
 80003bc:	4b45      	ldr	r3, [pc, #276]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d014      	beq.n	80003f2 <DMA1_Stream1_IRQHandler+0x3a>
	{
		TIM2_CH3_DMA_Flag.Fifo_Error_Flag = true;
 80003c8:	4b43      	ldr	r3, [pc, #268]	@ (80004d8 <DMA1_Stream1_IRQHandler+0x120>)
 80003ca:	2201      	movs	r2, #1
 80003cc:	711a      	strb	r2, [r3, #4]
		TIM6_UP_DMA_Flag.Fifo_Error_Flag = true;
 80003ce:	4b43      	ldr	r3, [pc, #268]	@ (80004dc <DMA1_Stream1_IRQHandler+0x124>)
 80003d0:	2201      	movs	r2, #1
 80003d2:	711a      	strb	r2, [r3, #4]
		USART7_RX_DMA_Flag.Fifo_Error_Flag = true;
 80003d4:	4b42      	ldr	r3, [pc, #264]	@ (80004e0 <DMA1_Stream1_IRQHandler+0x128>)
 80003d6:	2201      	movs	r2, #1
 80003d8:	711a      	strb	r2, [r3, #4]
		USART3_RX_DMA_Flag.Fifo_Error_Flag = true;
 80003da:	4b42      	ldr	r3, [pc, #264]	@ (80004e4 <DMA1_Stream1_IRQHandler+0x12c>)
 80003dc:	2201      	movs	r2, #1
 80003de:	711a      	strb	r2, [r3, #4]
		DMA1_Stream1_Flag.Fifo_Error_Flag = true;
 80003e0:	4b41      	ldr	r3, [pc, #260]	@ (80004e8 <DMA1_Stream1_IRQHandler+0x130>)
 80003e2:	2201      	movs	r2, #1
 80003e4:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF1;
 80003e6:	4b3b      	ldr	r3, [pc, #236]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 80003e8:	689b      	ldr	r3, [r3, #8]
 80003ea:	4a3a      	ldr	r2, [pc, #232]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 80003ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003f0:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_DMEIF1)
 80003f2:	4b38      	ldr	r3, [pc, #224]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d014      	beq.n	8000428 <DMA1_Stream1_IRQHandler+0x70>
	{
		TIM2_CH3_DMA_Flag.Direct_Mode_Error_Flag = true;
 80003fe:	4b36      	ldr	r3, [pc, #216]	@ (80004d8 <DMA1_Stream1_IRQHandler+0x120>)
 8000400:	2201      	movs	r2, #1
 8000402:	70da      	strb	r2, [r3, #3]
		TIM6_UP_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000404:	4b35      	ldr	r3, [pc, #212]	@ (80004dc <DMA1_Stream1_IRQHandler+0x124>)
 8000406:	2201      	movs	r2, #1
 8000408:	70da      	strb	r2, [r3, #3]
		USART7_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800040a:	4b35      	ldr	r3, [pc, #212]	@ (80004e0 <DMA1_Stream1_IRQHandler+0x128>)
 800040c:	2201      	movs	r2, #1
 800040e:	70da      	strb	r2, [r3, #3]
		USART3_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000410:	4b34      	ldr	r3, [pc, #208]	@ (80004e4 <DMA1_Stream1_IRQHandler+0x12c>)
 8000412:	2201      	movs	r2, #1
 8000414:	70da      	strb	r2, [r3, #3]
		DMA1_Stream1_Flag.Direct_Mode_Error_Flag = true;
 8000416:	4b34      	ldr	r3, [pc, #208]	@ (80004e8 <DMA1_Stream1_IRQHandler+0x130>)
 8000418:	2201      	movs	r2, #1
 800041a:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 800041c:	4b2d      	ldr	r3, [pc, #180]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 800041e:	689b      	ldr	r3, [r3, #8]
 8000420:	4a2c      	ldr	r2, [pc, #176]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 8000422:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000426:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TEIF1)
 8000428:	4b2a      	ldr	r3, [pc, #168]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000430:	2b00      	cmp	r3, #0
 8000432:	d014      	beq.n	800045e <DMA1_Stream1_IRQHandler+0xa6>
	{
		TIM2_CH3_DMA_Flag.Transfer_Error_Flag = true;
 8000434:	4b28      	ldr	r3, [pc, #160]	@ (80004d8 <DMA1_Stream1_IRQHandler+0x120>)
 8000436:	2201      	movs	r2, #1
 8000438:	709a      	strb	r2, [r3, #2]
		TIM6_UP_DMA_Flag.Transfer_Error_Flag = true;
 800043a:	4b28      	ldr	r3, [pc, #160]	@ (80004dc <DMA1_Stream1_IRQHandler+0x124>)
 800043c:	2201      	movs	r2, #1
 800043e:	709a      	strb	r2, [r3, #2]
		USART7_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000440:	4b27      	ldr	r3, [pc, #156]	@ (80004e0 <DMA1_Stream1_IRQHandler+0x128>)
 8000442:	2201      	movs	r2, #1
 8000444:	709a      	strb	r2, [r3, #2]
		USART3_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000446:	4b27      	ldr	r3, [pc, #156]	@ (80004e4 <DMA1_Stream1_IRQHandler+0x12c>)
 8000448:	2201      	movs	r2, #1
 800044a:	709a      	strb	r2, [r3, #2]
		DMA1_Stream1_Flag.Transfer_Error_Flag = true;
 800044c:	4b26      	ldr	r3, [pc, #152]	@ (80004e8 <DMA1_Stream1_IRQHandler+0x130>)
 800044e:	2201      	movs	r2, #1
 8000450:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8000452:	4b20      	ldr	r3, [pc, #128]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 8000454:	689b      	ldr	r3, [r3, #8]
 8000456:	4a1f      	ldr	r2, [pc, #124]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 8000458:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800045c:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_HTIF1)
 800045e:	4b1d      	ldr	r3, [pc, #116]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000466:	2b00      	cmp	r3, #0
 8000468:	d014      	beq.n	8000494 <DMA1_Stream1_IRQHandler+0xdc>
	{
		TIM2_CH3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800046a:	4b1b      	ldr	r3, [pc, #108]	@ (80004d8 <DMA1_Stream1_IRQHandler+0x120>)
 800046c:	2201      	movs	r2, #1
 800046e:	705a      	strb	r2, [r3, #1]
		TIM6_UP_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000470:	4b1a      	ldr	r3, [pc, #104]	@ (80004dc <DMA1_Stream1_IRQHandler+0x124>)
 8000472:	2201      	movs	r2, #1
 8000474:	705a      	strb	r2, [r3, #1]
		USART7_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000476:	4b1a      	ldr	r3, [pc, #104]	@ (80004e0 <DMA1_Stream1_IRQHandler+0x128>)
 8000478:	2201      	movs	r2, #1
 800047a:	705a      	strb	r2, [r3, #1]
		USART3_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800047c:	4b19      	ldr	r3, [pc, #100]	@ (80004e4 <DMA1_Stream1_IRQHandler+0x12c>)
 800047e:	2201      	movs	r2, #1
 8000480:	705a      	strb	r2, [r3, #1]
		DMA1_Stream1_Flag.Half_Transfer_Complete_Flag = true;
 8000482:	4b19      	ldr	r3, [pc, #100]	@ (80004e8 <DMA1_Stream1_IRQHandler+0x130>)
 8000484:	2201      	movs	r2, #1
 8000486:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8000488:	4b12      	ldr	r3, [pc, #72]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 800048a:	689b      	ldr	r3, [r3, #8]
 800048c:	4a11      	ldr	r2, [pc, #68]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 800048e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000492:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TCIF1)
 8000494:	4b0f      	ldr	r3, [pc, #60]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800049c:	2b00      	cmp	r3, #0
 800049e:	d014      	beq.n	80004ca <DMA1_Stream1_IRQHandler+0x112>
	{
		TIM2_CH3_DMA_Flag.Transfer_Complete_Flag = true;
 80004a0:	4b0d      	ldr	r3, [pc, #52]	@ (80004d8 <DMA1_Stream1_IRQHandler+0x120>)
 80004a2:	2201      	movs	r2, #1
 80004a4:	701a      	strb	r2, [r3, #0]
		TIM6_UP_DMA_Flag.Transfer_Complete_Flag = true;
 80004a6:	4b0d      	ldr	r3, [pc, #52]	@ (80004dc <DMA1_Stream1_IRQHandler+0x124>)
 80004a8:	2201      	movs	r2, #1
 80004aa:	701a      	strb	r2, [r3, #0]
		USART7_RX_DMA_Flag.Transfer_Complete_Flag = true;
 80004ac:	4b0c      	ldr	r3, [pc, #48]	@ (80004e0 <DMA1_Stream1_IRQHandler+0x128>)
 80004ae:	2201      	movs	r2, #1
 80004b0:	701a      	strb	r2, [r3, #0]
		USART3_RX_DMA_Flag.Transfer_Complete_Flag = true;
 80004b2:	4b0c      	ldr	r3, [pc, #48]	@ (80004e4 <DMA1_Stream1_IRQHandler+0x12c>)
 80004b4:	2201      	movs	r2, #1
 80004b6:	701a      	strb	r2, [r3, #0]
		DMA1_Stream1_Flag.Transfer_Complete_Flag = true;
 80004b8:	4b0b      	ldr	r3, [pc, #44]	@ (80004e8 <DMA1_Stream1_IRQHandler+0x130>)
 80004ba:	2201      	movs	r2, #1
 80004bc:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
 80004be:	4b05      	ldr	r3, [pc, #20]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 80004c0:	689b      	ldr	r3, [r3, #8]
 80004c2:	4a04      	ldr	r2, [pc, #16]	@ (80004d4 <DMA1_Stream1_IRQHandler+0x11c>)
 80004c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80004c8:	6093      	str	r3, [r2, #8]
	}
}
 80004ca:	bf00      	nop
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	40026000 	.word	0x40026000
 80004d8:	20000178 	.word	0x20000178
 80004dc:	200001d8 	.word	0x200001d8
 80004e0:	200000e0 	.word	0x200000e0
 80004e4:	200000a8 	.word	0x200000a8
 80004e8:	20000218 	.word	0x20000218

080004ec <DMA1_Stream2_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream2_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream2_IRQHandler(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF2)
 80004f0:	4b2f      	ldr	r3, [pc, #188]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d00b      	beq.n	8000514 <DMA1_Stream2_IRQHandler+0x28>
	{
		USART3_TX_DMA_Flag.Fifo_Error_Flag = true;
 80004fc:	4b2d      	ldr	r3, [pc, #180]	@ (80005b4 <DMA1_Stream2_IRQHandler+0xc8>)
 80004fe:	2201      	movs	r2, #1
 8000500:	711a      	strb	r2, [r3, #4]
		DMA1_Stream2_Flag.Fifo_Error_Flag = true;
 8000502:	4b2d      	ldr	r3, [pc, #180]	@ (80005b8 <DMA1_Stream2_IRQHandler+0xcc>)
 8000504:	2201      	movs	r2, #1
 8000506:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8000508:	4b29      	ldr	r3, [pc, #164]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 800050a:	689b      	ldr	r3, [r3, #8]
 800050c:	4a28      	ldr	r2, [pc, #160]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 800050e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000512:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_DMEIF2)
 8000514:	4b26      	ldr	r3, [pc, #152]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800051c:	2b00      	cmp	r3, #0
 800051e:	d00b      	beq.n	8000538 <DMA1_Stream2_IRQHandler+0x4c>
	{
		USART3_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000520:	4b24      	ldr	r3, [pc, #144]	@ (80005b4 <DMA1_Stream2_IRQHandler+0xc8>)
 8000522:	2201      	movs	r2, #1
 8000524:	70da      	strb	r2, [r3, #3]
		DMA1_Stream2_Flag.Direct_Mode_Error_Flag = true;
 8000526:	4b24      	ldr	r3, [pc, #144]	@ (80005b8 <DMA1_Stream2_IRQHandler+0xcc>)
 8000528:	2201      	movs	r2, #1
 800052a:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 800052c:	4b20      	ldr	r3, [pc, #128]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 800052e:	689b      	ldr	r3, [r3, #8]
 8000530:	4a1f      	ldr	r2, [pc, #124]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 8000532:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000536:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TEIF2)
 8000538:	4b1d      	ldr	r3, [pc, #116]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000540:	2b00      	cmp	r3, #0
 8000542:	d00b      	beq.n	800055c <DMA1_Stream2_IRQHandler+0x70>
	{
		USART3_TX_DMA_Flag.Transfer_Error_Flag = true;
 8000544:	4b1b      	ldr	r3, [pc, #108]	@ (80005b4 <DMA1_Stream2_IRQHandler+0xc8>)
 8000546:	2201      	movs	r2, #1
 8000548:	709a      	strb	r2, [r3, #2]
		DMA1_Stream2_Flag.Transfer_Error_Flag = true;
 800054a:	4b1b      	ldr	r3, [pc, #108]	@ (80005b8 <DMA1_Stream2_IRQHandler+0xcc>)
 800054c:	2201      	movs	r2, #1
 800054e:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8000550:	4b17      	ldr	r3, [pc, #92]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 8000552:	689b      	ldr	r3, [r3, #8]
 8000554:	4a16      	ldr	r2, [pc, #88]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 8000556:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800055a:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_HTIF2)
 800055c:	4b14      	ldr	r3, [pc, #80]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000564:	2b00      	cmp	r3, #0
 8000566:	d00b      	beq.n	8000580 <DMA1_Stream2_IRQHandler+0x94>
	{
		USART3_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000568:	4b12      	ldr	r3, [pc, #72]	@ (80005b4 <DMA1_Stream2_IRQHandler+0xc8>)
 800056a:	2201      	movs	r2, #1
 800056c:	705a      	strb	r2, [r3, #1]
		DMA1_Stream2_Flag.Half_Transfer_Complete_Flag = true;
 800056e:	4b12      	ldr	r3, [pc, #72]	@ (80005b8 <DMA1_Stream2_IRQHandler+0xcc>)
 8000570:	2201      	movs	r2, #1
 8000572:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF2;
 8000574:	4b0e      	ldr	r3, [pc, #56]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 8000576:	689b      	ldr	r3, [r3, #8]
 8000578:	4a0d      	ldr	r2, [pc, #52]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 800057a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800057e:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TCIF2)
 8000580:	4b0b      	ldr	r3, [pc, #44]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000588:	2b00      	cmp	r3, #0
 800058a:	d00b      	beq.n	80005a4 <DMA1_Stream2_IRQHandler+0xb8>
	{
		USART3_TX_DMA_Flag.Transfer_Complete_Flag = true;
 800058c:	4b09      	ldr	r3, [pc, #36]	@ (80005b4 <DMA1_Stream2_IRQHandler+0xc8>)
 800058e:	2201      	movs	r2, #1
 8000590:	701a      	strb	r2, [r3, #0]
		DMA1_Stream2_Flag.Transfer_Complete_Flag = true;
 8000592:	4b09      	ldr	r3, [pc, #36]	@ (80005b8 <DMA1_Stream2_IRQHandler+0xcc>)
 8000594:	2201      	movs	r2, #1
 8000596:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8000598:	4b05      	ldr	r3, [pc, #20]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 800059a:	689b      	ldr	r3, [r3, #8]
 800059c:	4a04      	ldr	r2, [pc, #16]	@ (80005b0 <DMA1_Stream2_IRQHandler+0xc4>)
 800059e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005a2:	6093      	str	r3, [r2, #8]
	}
}
 80005a4:	bf00      	nop
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	40026000 	.word	0x40026000
 80005b4:	200000b0 	.word	0x200000b0
 80005b8:	20000220 	.word	0x20000220

080005bc <DMA1_Stream3_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream3_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream3_IRQHandler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF3)
 80005c0:	4b54      	ldr	r3, [pc, #336]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d01a      	beq.n	8000602 <DMA1_Stream3_IRQHandler+0x46>
	{
		TIM5_TRIG_DMA_Flag.Fifo_Error_Flag = true;
 80005cc:	4b52      	ldr	r3, [pc, #328]	@ (8000718 <DMA1_Stream3_IRQHandler+0x15c>)
 80005ce:	2201      	movs	r2, #1
 80005d0:	711a      	strb	r2, [r3, #4]
		TIM4_CH2_DMA_Flag.Fifo_Error_Flag = true;
 80005d2:	4b52      	ldr	r3, [pc, #328]	@ (800071c <DMA1_Stream3_IRQHandler+0x160>)
 80005d4:	2201      	movs	r2, #1
 80005d6:	711a      	strb	r2, [r3, #4]
		USART7_RX_DMA_Flag.Fifo_Error_Flag = true;
 80005d8:	4b51      	ldr	r3, [pc, #324]	@ (8000720 <DMA1_Stream3_IRQHandler+0x164>)
 80005da:	2201      	movs	r2, #1
 80005dc:	711a      	strb	r2, [r3, #4]
		USART3_TX_DMA_Flag.Fifo_Error_Flag = true;
 80005de:	4b51      	ldr	r3, [pc, #324]	@ (8000724 <DMA1_Stream3_IRQHandler+0x168>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	711a      	strb	r2, [r3, #4]
		I2S2_RX_DMA_Flag.Fifo_Error_Flag = true;
 80005e4:	4b50      	ldr	r3, [pc, #320]	@ (8000728 <DMA1_Stream3_IRQHandler+0x16c>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	711a      	strb	r2, [r3, #4]
		SPI2_RX_DMA_Flag.Fifo_Error_Flag = true;
 80005ea:	4b50      	ldr	r3, [pc, #320]	@ (800072c <DMA1_Stream3_IRQHandler+0x170>)
 80005ec:	2201      	movs	r2, #1
 80005ee:	711a      	strb	r2, [r3, #4]
		DMA1_Stream3_Flag.Fifo_Error_Flag = true;
 80005f0:	4b4f      	ldr	r3, [pc, #316]	@ (8000730 <DMA1_Stream3_IRQHandler+0x174>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF3;
 80005f6:	4b47      	ldr	r3, [pc, #284]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 80005f8:	689b      	ldr	r3, [r3, #8]
 80005fa:	4a46      	ldr	r2, [pc, #280]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 80005fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000600:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_DMEIF3)
 8000602:	4b44      	ldr	r3, [pc, #272]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800060a:	2b00      	cmp	r3, #0
 800060c:	d01a      	beq.n	8000644 <DMA1_Stream3_IRQHandler+0x88>
	{
		TIM5_TRIG_DMA_Flag.Direct_Mode_Error_Flag = true;
 800060e:	4b42      	ldr	r3, [pc, #264]	@ (8000718 <DMA1_Stream3_IRQHandler+0x15c>)
 8000610:	2201      	movs	r2, #1
 8000612:	70da      	strb	r2, [r3, #3]
		TIM4_CH2_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000614:	4b41      	ldr	r3, [pc, #260]	@ (800071c <DMA1_Stream3_IRQHandler+0x160>)
 8000616:	2201      	movs	r2, #1
 8000618:	70da      	strb	r2, [r3, #3]
		USART7_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800061a:	4b41      	ldr	r3, [pc, #260]	@ (8000720 <DMA1_Stream3_IRQHandler+0x164>)
 800061c:	2201      	movs	r2, #1
 800061e:	70da      	strb	r2, [r3, #3]
		USART3_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000620:	4b40      	ldr	r3, [pc, #256]	@ (8000724 <DMA1_Stream3_IRQHandler+0x168>)
 8000622:	2201      	movs	r2, #1
 8000624:	70da      	strb	r2, [r3, #3]
		I2S2_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000626:	4b40      	ldr	r3, [pc, #256]	@ (8000728 <DMA1_Stream3_IRQHandler+0x16c>)
 8000628:	2201      	movs	r2, #1
 800062a:	70da      	strb	r2, [r3, #3]
		SPI2_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800062c:	4b3f      	ldr	r3, [pc, #252]	@ (800072c <DMA1_Stream3_IRQHandler+0x170>)
 800062e:	2201      	movs	r2, #1
 8000630:	70da      	strb	r2, [r3, #3]
		DMA1_Stream3_Flag.Direct_Mode_Error_Flag = true;
 8000632:	4b3f      	ldr	r3, [pc, #252]	@ (8000730 <DMA1_Stream3_IRQHandler+0x174>)
 8000634:	2201      	movs	r2, #1
 8000636:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8000638:	4b36      	ldr	r3, [pc, #216]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 800063a:	689b      	ldr	r3, [r3, #8]
 800063c:	4a35      	ldr	r2, [pc, #212]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 800063e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000642:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TEIF3)
 8000644:	4b33      	ldr	r3, [pc, #204]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800064c:	2b00      	cmp	r3, #0
 800064e:	d01a      	beq.n	8000686 <DMA1_Stream3_IRQHandler+0xca>
	{
		TIM5_TRIG_DMA_Flag.Transfer_Error_Flag = true;
 8000650:	4b31      	ldr	r3, [pc, #196]	@ (8000718 <DMA1_Stream3_IRQHandler+0x15c>)
 8000652:	2201      	movs	r2, #1
 8000654:	709a      	strb	r2, [r3, #2]
		TIM4_CH2_DMA_Flag.Transfer_Error_Flag = true;
 8000656:	4b31      	ldr	r3, [pc, #196]	@ (800071c <DMA1_Stream3_IRQHandler+0x160>)
 8000658:	2201      	movs	r2, #1
 800065a:	709a      	strb	r2, [r3, #2]
		USART7_RX_DMA_Flag.Transfer_Error_Flag = true;
 800065c:	4b30      	ldr	r3, [pc, #192]	@ (8000720 <DMA1_Stream3_IRQHandler+0x164>)
 800065e:	2201      	movs	r2, #1
 8000660:	709a      	strb	r2, [r3, #2]
		USART3_TX_DMA_Flag.Transfer_Error_Flag = true;
 8000662:	4b30      	ldr	r3, [pc, #192]	@ (8000724 <DMA1_Stream3_IRQHandler+0x168>)
 8000664:	2201      	movs	r2, #1
 8000666:	709a      	strb	r2, [r3, #2]
		I2S2_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000668:	4b2f      	ldr	r3, [pc, #188]	@ (8000728 <DMA1_Stream3_IRQHandler+0x16c>)
 800066a:	2201      	movs	r2, #1
 800066c:	709a      	strb	r2, [r3, #2]
		SPI2_RX_DMA_Flag.Transfer_Error_Flag = true;
 800066e:	4b2f      	ldr	r3, [pc, #188]	@ (800072c <DMA1_Stream3_IRQHandler+0x170>)
 8000670:	2201      	movs	r2, #1
 8000672:	709a      	strb	r2, [r3, #2]
		DMA1_Stream3_Flag.Transfer_Error_Flag = true;
 8000674:	4b2e      	ldr	r3, [pc, #184]	@ (8000730 <DMA1_Stream3_IRQHandler+0x174>)
 8000676:	2201      	movs	r2, #1
 8000678:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF3;
 800067a:	4b26      	ldr	r3, [pc, #152]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 800067c:	689b      	ldr	r3, [r3, #8]
 800067e:	4a25      	ldr	r2, [pc, #148]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 8000680:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000684:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_HTIF3)
 8000686:	4b23      	ldr	r3, [pc, #140]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800068e:	2b00      	cmp	r3, #0
 8000690:	d01a      	beq.n	80006c8 <DMA1_Stream3_IRQHandler+0x10c>
	{
		TIM5_TRIG_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000692:	4b21      	ldr	r3, [pc, #132]	@ (8000718 <DMA1_Stream3_IRQHandler+0x15c>)
 8000694:	2201      	movs	r2, #1
 8000696:	705a      	strb	r2, [r3, #1]
		TIM4_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000698:	4b20      	ldr	r3, [pc, #128]	@ (800071c <DMA1_Stream3_IRQHandler+0x160>)
 800069a:	2201      	movs	r2, #1
 800069c:	705a      	strb	r2, [r3, #1]
		USART7_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800069e:	4b20      	ldr	r3, [pc, #128]	@ (8000720 <DMA1_Stream3_IRQHandler+0x164>)
 80006a0:	2201      	movs	r2, #1
 80006a2:	705a      	strb	r2, [r3, #1]
		USART3_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80006a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000724 <DMA1_Stream3_IRQHandler+0x168>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	705a      	strb	r2, [r3, #1]
		I2S2_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80006aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000728 <DMA1_Stream3_IRQHandler+0x16c>)
 80006ac:	2201      	movs	r2, #1
 80006ae:	705a      	strb	r2, [r3, #1]
		SPI2_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80006b0:	4b1e      	ldr	r3, [pc, #120]	@ (800072c <DMA1_Stream3_IRQHandler+0x170>)
 80006b2:	2201      	movs	r2, #1
 80006b4:	705a      	strb	r2, [r3, #1]
		DMA1_Stream3_Flag.Half_Transfer_Complete_Flag = true;
 80006b6:	4b1e      	ldr	r3, [pc, #120]	@ (8000730 <DMA1_Stream3_IRQHandler+0x174>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF3;
 80006bc:	4b15      	ldr	r3, [pc, #84]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	4a14      	ldr	r2, [pc, #80]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 80006c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80006c6:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TCIF3)
 80006c8:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d01a      	beq.n	800070a <DMA1_Stream3_IRQHandler+0x14e>
	{
		TIM5_TRIG_DMA_Flag.Transfer_Complete_Flag = true;
 80006d4:	4b10      	ldr	r3, [pc, #64]	@ (8000718 <DMA1_Stream3_IRQHandler+0x15c>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	701a      	strb	r2, [r3, #0]
		TIM4_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 80006da:	4b10      	ldr	r3, [pc, #64]	@ (800071c <DMA1_Stream3_IRQHandler+0x160>)
 80006dc:	2201      	movs	r2, #1
 80006de:	701a      	strb	r2, [r3, #0]
		USART7_RX_DMA_Flag.Transfer_Complete_Flag = true;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <DMA1_Stream3_IRQHandler+0x164>)
 80006e2:	2201      	movs	r2, #1
 80006e4:	701a      	strb	r2, [r3, #0]
		USART3_TX_DMA_Flag.Transfer_Complete_Flag = true;
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <DMA1_Stream3_IRQHandler+0x168>)
 80006e8:	2201      	movs	r2, #1
 80006ea:	701a      	strb	r2, [r3, #0]
		I2S2_RX_DMA_Flag.Transfer_Complete_Flag = true;
 80006ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000728 <DMA1_Stream3_IRQHandler+0x16c>)
 80006ee:	2201      	movs	r2, #1
 80006f0:	701a      	strb	r2, [r3, #0]
		SPI2_RX_DMA_Flag.Transfer_Complete_Flag = true;
 80006f2:	4b0e      	ldr	r3, [pc, #56]	@ (800072c <DMA1_Stream3_IRQHandler+0x170>)
 80006f4:	2201      	movs	r2, #1
 80006f6:	701a      	strb	r2, [r3, #0]
		DMA1_Stream3_Flag.Transfer_Complete_Flag = true;
 80006f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000730 <DMA1_Stream3_IRQHandler+0x174>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
 80006fe:	4b05      	ldr	r3, [pc, #20]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 8000700:	689b      	ldr	r3, [r3, #8]
 8000702:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <DMA1_Stream3_IRQHandler+0x158>)
 8000704:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000708:	6093      	str	r3, [r2, #8]
	}
}
 800070a:	bf00      	nop
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr
 8000714:	40026000 	.word	0x40026000
 8000718:	200001d0 	.word	0x200001d0
 800071c:	200001b0 	.word	0x200001b0
 8000720:	200000e0 	.word	0x200000e0
 8000724:	200000b0 	.word	0x200000b0
 8000728:	20000020 	.word	0x20000020
 800072c:	20000060 	.word	0x20000060
 8000730:	20000228 	.word	0x20000228

08000734 <DMA1_Stream4_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream4_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream4_IRQHandler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF4)
 8000738:	4b54      	ldr	r3, [pc, #336]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 800073a:	685b      	ldr	r3, [r3, #4]
 800073c:	f003 0301 	and.w	r3, r3, #1
 8000740:	2b00      	cmp	r3, #0
 8000742:	d01a      	beq.n	800077a <DMA1_Stream4_IRQHandler+0x46>
	{
		TIM5_CH2_DMA_Flag.Fifo_Error_Flag = true;
 8000744:	4b52      	ldr	r3, [pc, #328]	@ (8000890 <DMA1_Stream4_IRQHandler+0x15c>)
 8000746:	2201      	movs	r2, #1
 8000748:	711a      	strb	r2, [r3, #4]
		TIM3_CH1_DMA_Flag.Fifo_Error_Flag = true;
 800074a:	4b52      	ldr	r3, [pc, #328]	@ (8000894 <DMA1_Stream4_IRQHandler+0x160>)
 800074c:	2201      	movs	r2, #1
 800074e:	711a      	strb	r2, [r3, #4]
		USART4_TX_DMA_Flag.Fifo_Error_Flag = true;
 8000750:	4b51      	ldr	r3, [pc, #324]	@ (8000898 <DMA1_Stream4_IRQHandler+0x164>)
 8000752:	2201      	movs	r2, #1
 8000754:	711a      	strb	r2, [r3, #4]
		I2C3_TX_DMA_Flag.Fifo_Error_Flag = true;
 8000756:	4b51      	ldr	r3, [pc, #324]	@ (800089c <DMA1_Stream4_IRQHandler+0x168>)
 8000758:	2201      	movs	r2, #1
 800075a:	711a      	strb	r2, [r3, #4]
		I2S2_TX_DMA_Flag.Fifo_Error_Flag = true;
 800075c:	4b50      	ldr	r3, [pc, #320]	@ (80008a0 <DMA1_Stream4_IRQHandler+0x16c>)
 800075e:	2201      	movs	r2, #1
 8000760:	711a      	strb	r2, [r3, #4]
		SPI2_TX_DMA_Flag.Fifo_Error_Flag = true;
 8000762:	4b50      	ldr	r3, [pc, #320]	@ (80008a4 <DMA1_Stream4_IRQHandler+0x170>)
 8000764:	2201      	movs	r2, #1
 8000766:	711a      	strb	r2, [r3, #4]
		DMA1_Stream4_Flag.Fifo_Error_Flag = true;
 8000768:	4b4f      	ldr	r3, [pc, #316]	@ (80008a8 <DMA1_Stream4_IRQHandler+0x174>)
 800076a:	2201      	movs	r2, #1
 800076c:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF4;
 800076e:	4b47      	ldr	r3, [pc, #284]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 8000770:	68db      	ldr	r3, [r3, #12]
 8000772:	4a46      	ldr	r2, [pc, #280]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_DMEIF4)
 800077a:	4b44      	ldr	r3, [pc, #272]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	f003 0304 	and.w	r3, r3, #4
 8000782:	2b00      	cmp	r3, #0
 8000784:	d01a      	beq.n	80007bc <DMA1_Stream4_IRQHandler+0x88>
	{
		TIM5_CH2_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000786:	4b42      	ldr	r3, [pc, #264]	@ (8000890 <DMA1_Stream4_IRQHandler+0x15c>)
 8000788:	2201      	movs	r2, #1
 800078a:	70da      	strb	r2, [r3, #3]
		TIM3_CH1_DMA_Flag.Direct_Mode_Error_Flag = true;
 800078c:	4b41      	ldr	r3, [pc, #260]	@ (8000894 <DMA1_Stream4_IRQHandler+0x160>)
 800078e:	2201      	movs	r2, #1
 8000790:	70da      	strb	r2, [r3, #3]
		USART4_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000792:	4b41      	ldr	r3, [pc, #260]	@ (8000898 <DMA1_Stream4_IRQHandler+0x164>)
 8000794:	2201      	movs	r2, #1
 8000796:	70da      	strb	r2, [r3, #3]
		I2C3_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000798:	4b40      	ldr	r3, [pc, #256]	@ (800089c <DMA1_Stream4_IRQHandler+0x168>)
 800079a:	2201      	movs	r2, #1
 800079c:	70da      	strb	r2, [r3, #3]
		I2S2_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800079e:	4b40      	ldr	r3, [pc, #256]	@ (80008a0 <DMA1_Stream4_IRQHandler+0x16c>)
 80007a0:	2201      	movs	r2, #1
 80007a2:	70da      	strb	r2, [r3, #3]
		SPI2_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80007a4:	4b3f      	ldr	r3, [pc, #252]	@ (80008a4 <DMA1_Stream4_IRQHandler+0x170>)
 80007a6:	2201      	movs	r2, #1
 80007a8:	70da      	strb	r2, [r3, #3]
		DMA1_Stream4_Flag.Direct_Mode_Error_Flag = true;
 80007aa:	4b3f      	ldr	r3, [pc, #252]	@ (80008a8 <DMA1_Stream4_IRQHandler+0x174>)
 80007ac:	2201      	movs	r2, #1
 80007ae:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 80007b0:	4b36      	ldr	r3, [pc, #216]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	4a35      	ldr	r2, [pc, #212]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 80007b6:	f043 0304 	orr.w	r3, r3, #4
 80007ba:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TEIF4)
 80007bc:	4b33      	ldr	r3, [pc, #204]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	f003 0308 	and.w	r3, r3, #8
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d01a      	beq.n	80007fe <DMA1_Stream4_IRQHandler+0xca>
	{
		TIM5_CH2_DMA_Flag.Transfer_Error_Flag = true;
 80007c8:	4b31      	ldr	r3, [pc, #196]	@ (8000890 <DMA1_Stream4_IRQHandler+0x15c>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	709a      	strb	r2, [r3, #2]
		TIM3_CH1_DMA_Flag.Transfer_Error_Flag = true;
 80007ce:	4b31      	ldr	r3, [pc, #196]	@ (8000894 <DMA1_Stream4_IRQHandler+0x160>)
 80007d0:	2201      	movs	r2, #1
 80007d2:	709a      	strb	r2, [r3, #2]
		USART4_TX_DMA_Flag.Transfer_Error_Flag = true;
 80007d4:	4b30      	ldr	r3, [pc, #192]	@ (8000898 <DMA1_Stream4_IRQHandler+0x164>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	709a      	strb	r2, [r3, #2]
		I2C3_TX_DMA_Flag.Transfer_Error_Flag = true;
 80007da:	4b30      	ldr	r3, [pc, #192]	@ (800089c <DMA1_Stream4_IRQHandler+0x168>)
 80007dc:	2201      	movs	r2, #1
 80007de:	709a      	strb	r2, [r3, #2]
		I2S2_TX_DMA_Flag.Transfer_Error_Flag = true;
 80007e0:	4b2f      	ldr	r3, [pc, #188]	@ (80008a0 <DMA1_Stream4_IRQHandler+0x16c>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	709a      	strb	r2, [r3, #2]
		SPI2_TX_DMA_Flag.Transfer_Error_Flag = true;
 80007e6:	4b2f      	ldr	r3, [pc, #188]	@ (80008a4 <DMA1_Stream4_IRQHandler+0x170>)
 80007e8:	2201      	movs	r2, #1
 80007ea:	709a      	strb	r2, [r3, #2]
		DMA1_Stream4_Flag.Transfer_Error_Flag = true;
 80007ec:	4b2e      	ldr	r3, [pc, #184]	@ (80008a8 <DMA1_Stream4_IRQHandler+0x174>)
 80007ee:	2201      	movs	r2, #1
 80007f0:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF4;
 80007f2:	4b26      	ldr	r3, [pc, #152]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 80007f4:	68db      	ldr	r3, [r3, #12]
 80007f6:	4a25      	ldr	r2, [pc, #148]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 80007f8:	f043 0308 	orr.w	r3, r3, #8
 80007fc:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_HTIF4)
 80007fe:	4b23      	ldr	r3, [pc, #140]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	f003 0310 	and.w	r3, r3, #16
 8000806:	2b00      	cmp	r3, #0
 8000808:	d01a      	beq.n	8000840 <DMA1_Stream4_IRQHandler+0x10c>
	{
		TIM5_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800080a:	4b21      	ldr	r3, [pc, #132]	@ (8000890 <DMA1_Stream4_IRQHandler+0x15c>)
 800080c:	2201      	movs	r2, #1
 800080e:	705a      	strb	r2, [r3, #1]
		TIM3_CH1_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000810:	4b20      	ldr	r3, [pc, #128]	@ (8000894 <DMA1_Stream4_IRQHandler+0x160>)
 8000812:	2201      	movs	r2, #1
 8000814:	705a      	strb	r2, [r3, #1]
		USART4_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000816:	4b20      	ldr	r3, [pc, #128]	@ (8000898 <DMA1_Stream4_IRQHandler+0x164>)
 8000818:	2201      	movs	r2, #1
 800081a:	705a      	strb	r2, [r3, #1]
		I2C3_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800081c:	4b1f      	ldr	r3, [pc, #124]	@ (800089c <DMA1_Stream4_IRQHandler+0x168>)
 800081e:	2201      	movs	r2, #1
 8000820:	705a      	strb	r2, [r3, #1]
		I2S2_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000822:	4b1f      	ldr	r3, [pc, #124]	@ (80008a0 <DMA1_Stream4_IRQHandler+0x16c>)
 8000824:	2201      	movs	r2, #1
 8000826:	705a      	strb	r2, [r3, #1]
		SPI2_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000828:	4b1e      	ldr	r3, [pc, #120]	@ (80008a4 <DMA1_Stream4_IRQHandler+0x170>)
 800082a:	2201      	movs	r2, #1
 800082c:	705a      	strb	r2, [r3, #1]
		DMA1_Stream4_Flag.Half_Transfer_Complete_Flag = true;
 800082e:	4b1e      	ldr	r3, [pc, #120]	@ (80008a8 <DMA1_Stream4_IRQHandler+0x174>)
 8000830:	2201      	movs	r2, #1
 8000832:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF4;
 8000834:	4b15      	ldr	r3, [pc, #84]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 8000836:	68db      	ldr	r3, [r3, #12]
 8000838:	4a14      	ldr	r2, [pc, #80]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 800083a:	f043 0310 	orr.w	r3, r3, #16
 800083e:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TCIF4)
 8000840:	4b12      	ldr	r3, [pc, #72]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	f003 0320 	and.w	r3, r3, #32
 8000848:	2b00      	cmp	r3, #0
 800084a:	d01a      	beq.n	8000882 <DMA1_Stream4_IRQHandler+0x14e>
	{
		TIM5_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 800084c:	4b10      	ldr	r3, [pc, #64]	@ (8000890 <DMA1_Stream4_IRQHandler+0x15c>)
 800084e:	2201      	movs	r2, #1
 8000850:	701a      	strb	r2, [r3, #0]
		TIM3_CH1_DMA_Flag.Transfer_Complete_Flag = true;
 8000852:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <DMA1_Stream4_IRQHandler+0x160>)
 8000854:	2201      	movs	r2, #1
 8000856:	701a      	strb	r2, [r3, #0]
		USART4_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8000858:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <DMA1_Stream4_IRQHandler+0x164>)
 800085a:	2201      	movs	r2, #1
 800085c:	701a      	strb	r2, [r3, #0]
		I2C3_TX_DMA_Flag.Transfer_Complete_Flag = true;
 800085e:	4b0f      	ldr	r3, [pc, #60]	@ (800089c <DMA1_Stream4_IRQHandler+0x168>)
 8000860:	2201      	movs	r2, #1
 8000862:	701a      	strb	r2, [r3, #0]
		I2S2_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8000864:	4b0e      	ldr	r3, [pc, #56]	@ (80008a0 <DMA1_Stream4_IRQHandler+0x16c>)
 8000866:	2201      	movs	r2, #1
 8000868:	701a      	strb	r2, [r3, #0]
		SPI2_TX_DMA_Flag.Transfer_Complete_Flag = true;
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <DMA1_Stream4_IRQHandler+0x170>)
 800086c:	2201      	movs	r2, #1
 800086e:	701a      	strb	r2, [r3, #0]
		DMA1_Stream4_Flag.Transfer_Complete_Flag = true;
 8000870:	4b0d      	ldr	r3, [pc, #52]	@ (80008a8 <DMA1_Stream4_IRQHandler+0x174>)
 8000872:	2201      	movs	r2, #1
 8000874:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
 8000876:	4b05      	ldr	r3, [pc, #20]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 8000878:	68db      	ldr	r3, [r3, #12]
 800087a:	4a04      	ldr	r2, [pc, #16]	@ (800088c <DMA1_Stream4_IRQHandler+0x158>)
 800087c:	f043 0320 	orr.w	r3, r3, #32
 8000880:	60d3      	str	r3, [r2, #12]
	}
}
 8000882:	bf00      	nop
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	40026000 	.word	0x40026000
 8000890:	200001c0 	.word	0x200001c0
 8000894:	20000188 	.word	0x20000188
 8000898:	200000b8 	.word	0x200000b8
 800089c:	20000050 	.word	0x20000050
 80008a0:	20000028 	.word	0x20000028
 80008a4:	20000078 	.word	0x20000078
 80008a8:	20000230 	.word	0x20000230

080008ac <DMA1_Stream5_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream5_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream5_IRQHandler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF5)
 80008b0:	4b54      	ldr	r3, [pc, #336]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d01a      	beq.n	80008f2 <DMA1_Stream5_IRQHandler+0x46>
	{
		SPI3_TX_DMA_Flag.Fifo_Error_Flag = true;
 80008bc:	4b52      	ldr	r3, [pc, #328]	@ (8000a08 <DMA1_Stream5_IRQHandler+0x15c>)
 80008be:	2201      	movs	r2, #1
 80008c0:	711a      	strb	r2, [r3, #4]
		TIM3_TRIG_DMA_Flag.Fifo_Error_Flag = true;
 80008c2:	4b52      	ldr	r3, [pc, #328]	@ (8000a0c <DMA1_Stream5_IRQHandler+0x160>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	711a      	strb	r2, [r3, #4]
		TIM2_CH1_DMA_Flag.Fifo_Error_Flag =  true;
 80008c8:	4b51      	ldr	r3, [pc, #324]	@ (8000a10 <DMA1_Stream5_IRQHandler+0x164>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	711a      	strb	r2, [r3, #4]
		DAC2_DMA_Flag.Fifo_Error_Flag = true;
 80008ce:	4b51      	ldr	r3, [pc, #324]	@ (8000a14 <DMA1_Stream5_IRQHandler+0x168>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	711a      	strb	r2, [r3, #4]
		TIM3_CH2_DMA_Flag.Fifo_Error_Flag = true;
 80008d4:	4b50      	ldr	r3, [pc, #320]	@ (8000a18 <DMA1_Stream5_IRQHandler+0x16c>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	711a      	strb	r2, [r3, #4]
		USART2_RX_DMA_Flag.Fifo_Error_Flag = true;
 80008da:	4b50      	ldr	r3, [pc, #320]	@ (8000a1c <DMA1_Stream5_IRQHandler+0x170>)
 80008dc:	2201      	movs	r2, #1
 80008de:	711a      	strb	r2, [r3, #4]
		DMA1_Stream5_Flag.Fifo_Error_Flag = true;
 80008e0:	4b4f      	ldr	r3, [pc, #316]	@ (8000a20 <DMA1_Stream5_IRQHandler+0x174>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF5;
 80008e6:	4b47      	ldr	r3, [pc, #284]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 80008e8:	68db      	ldr	r3, [r3, #12]
 80008ea:	4a46      	ldr	r2, [pc, #280]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 80008ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008f0:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_DMEIF5)
 80008f2:	4b44      	ldr	r3, [pc, #272]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d01a      	beq.n	8000934 <DMA1_Stream5_IRQHandler+0x88>
	{
		SPI3_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80008fe:	4b42      	ldr	r3, [pc, #264]	@ (8000a08 <DMA1_Stream5_IRQHandler+0x15c>)
 8000900:	2201      	movs	r2, #1
 8000902:	70da      	strb	r2, [r3, #3]
		TIM3_TRIG_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000904:	4b41      	ldr	r3, [pc, #260]	@ (8000a0c <DMA1_Stream5_IRQHandler+0x160>)
 8000906:	2201      	movs	r2, #1
 8000908:	70da      	strb	r2, [r3, #3]
		TIM2_CH1_DMA_Flag.Direct_Mode_Error_Flag =  true;
 800090a:	4b41      	ldr	r3, [pc, #260]	@ (8000a10 <DMA1_Stream5_IRQHandler+0x164>)
 800090c:	2201      	movs	r2, #1
 800090e:	70da      	strb	r2, [r3, #3]
		DAC2_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000910:	4b40      	ldr	r3, [pc, #256]	@ (8000a14 <DMA1_Stream5_IRQHandler+0x168>)
 8000912:	2201      	movs	r2, #1
 8000914:	70da      	strb	r2, [r3, #3]
		TIM3_CH2_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000916:	4b40      	ldr	r3, [pc, #256]	@ (8000a18 <DMA1_Stream5_IRQHandler+0x16c>)
 8000918:	2201      	movs	r2, #1
 800091a:	70da      	strb	r2, [r3, #3]
		USART2_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800091c:	4b3f      	ldr	r3, [pc, #252]	@ (8000a1c <DMA1_Stream5_IRQHandler+0x170>)
 800091e:	2201      	movs	r2, #1
 8000920:	70da      	strb	r2, [r3, #3]
		DMA1_Stream5_Flag.Direct_Mode_Error_Flag = true;
 8000922:	4b3f      	ldr	r3, [pc, #252]	@ (8000a20 <DMA1_Stream5_IRQHandler+0x174>)
 8000924:	2201      	movs	r2, #1
 8000926:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8000928:	4b36      	ldr	r3, [pc, #216]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	4a35      	ldr	r2, [pc, #212]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 800092e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000932:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TEIF5)
 8000934:	4b33      	ldr	r3, [pc, #204]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800093c:	2b00      	cmp	r3, #0
 800093e:	d01a      	beq.n	8000976 <DMA1_Stream5_IRQHandler+0xca>
	{
		SPI3_TX_DMA_Flag.Transfer_Error_Flag = true;
 8000940:	4b31      	ldr	r3, [pc, #196]	@ (8000a08 <DMA1_Stream5_IRQHandler+0x15c>)
 8000942:	2201      	movs	r2, #1
 8000944:	709a      	strb	r2, [r3, #2]
		TIM3_TRIG_DMA_Flag.Transfer_Error_Flag = true;
 8000946:	4b31      	ldr	r3, [pc, #196]	@ (8000a0c <DMA1_Stream5_IRQHandler+0x160>)
 8000948:	2201      	movs	r2, #1
 800094a:	709a      	strb	r2, [r3, #2]
		TIM2_CH1_DMA_Flag.Transfer_Error_Flag =  true;
 800094c:	4b30      	ldr	r3, [pc, #192]	@ (8000a10 <DMA1_Stream5_IRQHandler+0x164>)
 800094e:	2201      	movs	r2, #1
 8000950:	709a      	strb	r2, [r3, #2]
		DAC2_DMA_Flag.Transfer_Error_Flag = true;
 8000952:	4b30      	ldr	r3, [pc, #192]	@ (8000a14 <DMA1_Stream5_IRQHandler+0x168>)
 8000954:	2201      	movs	r2, #1
 8000956:	709a      	strb	r2, [r3, #2]
		TIM3_CH2_DMA_Flag.Transfer_Error_Flag = true;
 8000958:	4b2f      	ldr	r3, [pc, #188]	@ (8000a18 <DMA1_Stream5_IRQHandler+0x16c>)
 800095a:	2201      	movs	r2, #1
 800095c:	709a      	strb	r2, [r3, #2]
		USART2_RX_DMA_Flag.Transfer_Error_Flag = true;
 800095e:	4b2f      	ldr	r3, [pc, #188]	@ (8000a1c <DMA1_Stream5_IRQHandler+0x170>)
 8000960:	2201      	movs	r2, #1
 8000962:	709a      	strb	r2, [r3, #2]
		DMA1_Stream5_Flag.Transfer_Error_Flag = true;
 8000964:	4b2e      	ldr	r3, [pc, #184]	@ (8000a20 <DMA1_Stream5_IRQHandler+0x174>)
 8000966:	2201      	movs	r2, #1
 8000968:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF5;
 800096a:	4b26      	ldr	r3, [pc, #152]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 800096c:	68db      	ldr	r3, [r3, #12]
 800096e:	4a25      	ldr	r2, [pc, #148]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 8000970:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000974:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_HTIF5)
 8000976:	4b23      	ldr	r3, [pc, #140]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800097e:	2b00      	cmp	r3, #0
 8000980:	d01a      	beq.n	80009b8 <DMA1_Stream5_IRQHandler+0x10c>
	{
		SPI3_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000982:	4b21      	ldr	r3, [pc, #132]	@ (8000a08 <DMA1_Stream5_IRQHandler+0x15c>)
 8000984:	2201      	movs	r2, #1
 8000986:	705a      	strb	r2, [r3, #1]
		TIM3_TRIG_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000988:	4b20      	ldr	r3, [pc, #128]	@ (8000a0c <DMA1_Stream5_IRQHandler+0x160>)
 800098a:	2201      	movs	r2, #1
 800098c:	705a      	strb	r2, [r3, #1]
		TIM2_CH1_DMA_Flag.Half_Transfer_Complete_Flag =  true;
 800098e:	4b20      	ldr	r3, [pc, #128]	@ (8000a10 <DMA1_Stream5_IRQHandler+0x164>)
 8000990:	2201      	movs	r2, #1
 8000992:	705a      	strb	r2, [r3, #1]
		DAC2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000994:	4b1f      	ldr	r3, [pc, #124]	@ (8000a14 <DMA1_Stream5_IRQHandler+0x168>)
 8000996:	2201      	movs	r2, #1
 8000998:	705a      	strb	r2, [r3, #1]
		TIM3_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800099a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a18 <DMA1_Stream5_IRQHandler+0x16c>)
 800099c:	2201      	movs	r2, #1
 800099e:	705a      	strb	r2, [r3, #1]
		USART2_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80009a0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a1c <DMA1_Stream5_IRQHandler+0x170>)
 80009a2:	2201      	movs	r2, #1
 80009a4:	705a      	strb	r2, [r3, #1]
		DMA1_Stream5_Flag.Half_Transfer_Complete_Flag = true;
 80009a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a20 <DMA1_Stream5_IRQHandler+0x174>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF5;
 80009ac:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 80009ae:	68db      	ldr	r3, [r3, #12]
 80009b0:	4a14      	ldr	r2, [pc, #80]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 80009b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009b6:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TCIF5)
 80009b8:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d01a      	beq.n	80009fa <DMA1_Stream5_IRQHandler+0x14e>
	{
		SPI3_TX_DMA_Flag.Transfer_Complete_Flag = true;
 80009c4:	4b10      	ldr	r3, [pc, #64]	@ (8000a08 <DMA1_Stream5_IRQHandler+0x15c>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	701a      	strb	r2, [r3, #0]
		TIM3_TRIG_DMA_Flag.Transfer_Complete_Flag = true;
 80009ca:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <DMA1_Stream5_IRQHandler+0x160>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	701a      	strb	r2, [r3, #0]
		TIM2_CH1_DMA_Flag.Transfer_Complete_Flag =  true;
 80009d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <DMA1_Stream5_IRQHandler+0x164>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	701a      	strb	r2, [r3, #0]
		DAC2_DMA_Flag.Transfer_Complete_Flag = true;
 80009d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a14 <DMA1_Stream5_IRQHandler+0x168>)
 80009d8:	2201      	movs	r2, #1
 80009da:	701a      	strb	r2, [r3, #0]
		TIM3_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 80009dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <DMA1_Stream5_IRQHandler+0x16c>)
 80009de:	2201      	movs	r2, #1
 80009e0:	701a      	strb	r2, [r3, #0]
		USART2_RX_DMA_Flag.Transfer_Complete_Flag = true;
 80009e2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a1c <DMA1_Stream5_IRQHandler+0x170>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	701a      	strb	r2, [r3, #0]
		DMA1_Stream5_Flag.Transfer_Complete_Flag = true;
 80009e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000a20 <DMA1_Stream5_IRQHandler+0x174>)
 80009ea:	2201      	movs	r2, #1
 80009ec:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
 80009ee:	4b05      	ldr	r3, [pc, #20]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 80009f0:	68db      	ldr	r3, [r3, #12]
 80009f2:	4a04      	ldr	r2, [pc, #16]	@ (8000a04 <DMA1_Stream5_IRQHandler+0x158>)
 80009f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80009f8:	60d3      	str	r3, [r2, #12]
	}
}
 80009fa:	bf00      	nop
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	40026000 	.word	0x40026000
 8000a08:	20000080 	.word	0x20000080
 8000a0c:	200001a0 	.word	0x200001a0
 8000a10:	20000168 	.word	0x20000168
 8000a14:	200001e0 	.word	0x200001e0
 8000a18:	20000190 	.word	0x20000190
 8000a1c:	20000098 	.word	0x20000098
 8000a20:	20000238 	.word	0x20000238

08000a24 <DMA1_Stream6_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream6_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream6_IRQHandler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF6)
 8000a28:	4b47      	ldr	r3, [pc, #284]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d017      	beq.n	8000a64 <DMA1_Stream6_IRQHandler+0x40>
	{
		TIM3_CH3_DMA_Flag.Fifo_Error_Flag = true;
 8000a34:	4b45      	ldr	r3, [pc, #276]	@ (8000b4c <DMA1_Stream6_IRQHandler+0x128>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	711a      	strb	r2, [r3, #4]
		TIM2_UP_DMA_Flag.Fifo_Error_Flag = true;
 8000a3a:	4b45      	ldr	r3, [pc, #276]	@ (8000b50 <DMA1_Stream6_IRQHandler+0x12c>)
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	711a      	strb	r2, [r3, #4]
		USART8_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000a40:	4b44      	ldr	r3, [pc, #272]	@ (8000b54 <DMA1_Stream6_IRQHandler+0x130>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	711a      	strb	r2, [r3, #4]
		USART2_TX_DMA_Flag.Fifo_Error_Flag =  true;
 8000a46:	4b44      	ldr	r3, [pc, #272]	@ (8000b58 <DMA1_Stream6_IRQHandler+0x134>)
 8000a48:	2201      	movs	r2, #1
 8000a4a:	711a      	strb	r2, [r3, #4]
		I2C1_TX_DMA_Flag.Fifo_Error_Flag = true;
 8000a4c:	4b43      	ldr	r3, [pc, #268]	@ (8000b5c <DMA1_Stream6_IRQHandler+0x138>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	711a      	strb	r2, [r3, #4]
		DMA1_Stream6_Flag.Fifo_Error_Flag = true;
 8000a52:	4b43      	ldr	r3, [pc, #268]	@ (8000b60 <DMA1_Stream6_IRQHandler+0x13c>)
 8000a54:	2201      	movs	r2, #1
 8000a56:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8000a58:	4b3b      	ldr	r3, [pc, #236]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	4a3a      	ldr	r2, [pc, #232]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000a5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a62:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_DMEIF6)
 8000a64:	4b38      	ldr	r3, [pc, #224]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d014      	beq.n	8000a9a <DMA1_Stream6_IRQHandler+0x76>
	{
		TIM2_UP_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000a70:	4b37      	ldr	r3, [pc, #220]	@ (8000b50 <DMA1_Stream6_IRQHandler+0x12c>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	70da      	strb	r2, [r3, #3]
		USART8_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000a76:	4b37      	ldr	r3, [pc, #220]	@ (8000b54 <DMA1_Stream6_IRQHandler+0x130>)
 8000a78:	2201      	movs	r2, #1
 8000a7a:	70da      	strb	r2, [r3, #3]
		USART2_TX_DMA_Flag.Direct_Mode_Error_Flag =  true;
 8000a7c:	4b36      	ldr	r3, [pc, #216]	@ (8000b58 <DMA1_Stream6_IRQHandler+0x134>)
 8000a7e:	2201      	movs	r2, #1
 8000a80:	70da      	strb	r2, [r3, #3]
		I2C1_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000a82:	4b36      	ldr	r3, [pc, #216]	@ (8000b5c <DMA1_Stream6_IRQHandler+0x138>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	70da      	strb	r2, [r3, #3]
		DMA1_Stream6_Flag.Direct_Mode_Error_Flag = true;
 8000a88:	4b35      	ldr	r3, [pc, #212]	@ (8000b60 <DMA1_Stream6_IRQHandler+0x13c>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8000a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000a90:	68db      	ldr	r3, [r3, #12]
 8000a92:	4a2d      	ldr	r2, [pc, #180]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000a94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a98:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TEIF6)
 8000a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d014      	beq.n	8000ad0 <DMA1_Stream6_IRQHandler+0xac>
	{
		TIM2_UP_DMA_Flag.Transfer_Error_Flag = true;
 8000aa6:	4b2a      	ldr	r3, [pc, #168]	@ (8000b50 <DMA1_Stream6_IRQHandler+0x12c>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	709a      	strb	r2, [r3, #2]
		USART8_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000aac:	4b29      	ldr	r3, [pc, #164]	@ (8000b54 <DMA1_Stream6_IRQHandler+0x130>)
 8000aae:	2201      	movs	r2, #1
 8000ab0:	709a      	strb	r2, [r3, #2]
		USART2_TX_DMA_Flag.Transfer_Error_Flag =  true;
 8000ab2:	4b29      	ldr	r3, [pc, #164]	@ (8000b58 <DMA1_Stream6_IRQHandler+0x134>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	709a      	strb	r2, [r3, #2]
		I2C1_TX_DMA_Flag.Transfer_Error_Flag = true;
 8000ab8:	4b28      	ldr	r3, [pc, #160]	@ (8000b5c <DMA1_Stream6_IRQHandler+0x138>)
 8000aba:	2201      	movs	r2, #1
 8000abc:	709a      	strb	r2, [r3, #2]
		DMA1_Stream6_Flag.Transfer_Error_Flag = true;
 8000abe:	4b28      	ldr	r3, [pc, #160]	@ (8000b60 <DMA1_Stream6_IRQHandler+0x13c>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8000ac4:	4b20      	ldr	r3, [pc, #128]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	4a1f      	ldr	r2, [pc, #124]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000aca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000ace:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_HTIF6)
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d014      	beq.n	8000b06 <DMA1_Stream6_IRQHandler+0xe2>
	{
		TIM2_UP_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000adc:	4b1c      	ldr	r3, [pc, #112]	@ (8000b50 <DMA1_Stream6_IRQHandler+0x12c>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	705a      	strb	r2, [r3, #1]
		USART8_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b54 <DMA1_Stream6_IRQHandler+0x130>)
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	705a      	strb	r2, [r3, #1]
		USART2_TX_DMA_Flag.Half_Transfer_Complete_Flag =  true;
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b58 <DMA1_Stream6_IRQHandler+0x134>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	705a      	strb	r2, [r3, #1]
		I2C1_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000aee:	4b1b      	ldr	r3, [pc, #108]	@ (8000b5c <DMA1_Stream6_IRQHandler+0x138>)
 8000af0:	2201      	movs	r2, #1
 8000af2:	705a      	strb	r2, [r3, #1]
		DMA1_Stream6_Flag.Half_Transfer_Complete_Flag = true;
 8000af4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b60 <DMA1_Stream6_IRQHandler+0x13c>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF6;
 8000afa:	4b13      	ldr	r3, [pc, #76]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000afc:	68db      	ldr	r3, [r3, #12]
 8000afe:	4a12      	ldr	r2, [pc, #72]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000b00:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000b04:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TCIF6)
 8000b06:	4b10      	ldr	r3, [pc, #64]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d014      	beq.n	8000b3c <DMA1_Stream6_IRQHandler+0x118>
	{
		TIM2_UP_DMA_Flag.Transfer_Complete_Flag = true;
 8000b12:	4b0f      	ldr	r3, [pc, #60]	@ (8000b50 <DMA1_Stream6_IRQHandler+0x12c>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	701a      	strb	r2, [r3, #0]
		USART8_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000b18:	4b0e      	ldr	r3, [pc, #56]	@ (8000b54 <DMA1_Stream6_IRQHandler+0x130>)
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	701a      	strb	r2, [r3, #0]
		USART2_TX_DMA_Flag.Transfer_Complete_Flag =  true;
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <DMA1_Stream6_IRQHandler+0x134>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	701a      	strb	r2, [r3, #0]
		I2C1_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8000b24:	4b0d      	ldr	r3, [pc, #52]	@ (8000b5c <DMA1_Stream6_IRQHandler+0x138>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	701a      	strb	r2, [r3, #0]
		DMA1_Stream6_Flag.Transfer_Complete_Flag = true;
 8000b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b60 <DMA1_Stream6_IRQHandler+0x13c>)
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
 8000b30:	4b05      	ldr	r3, [pc, #20]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	4a04      	ldr	r2, [pc, #16]	@ (8000b48 <DMA1_Stream6_IRQHandler+0x124>)
 8000b36:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b3a:	60d3      	str	r3, [r2, #12]
	}
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	40026000 	.word	0x40026000
 8000b4c:	20000198 	.word	0x20000198
 8000b50:	20000160 	.word	0x20000160
 8000b54:	200000e8 	.word	0x200000e8
 8000b58:	200000a0 	.word	0x200000a0
 8000b5c:	20000040 	.word	0x20000040
 8000b60:	20000240 	.word	0x20000240

08000b64 <DMA1_Stream7_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream7_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream7_IRQHandler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF7)
 8000b68:	4b54      	ldr	r3, [pc, #336]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d01a      	beq.n	8000baa <DMA1_Stream7_IRQHandler+0x46>
	{
		I2S3_TX_DMA_Flag.Fifo_Error_Flag = true;
 8000b74:	4b52      	ldr	r3, [pc, #328]	@ (8000cc0 <DMA1_Stream7_IRQHandler+0x15c>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	711a      	strb	r2, [r3, #4]
		I2C2_TX_DMA_Flag.Fifo_Error_Flag = true;
 8000b7a:	4b52      	ldr	r3, [pc, #328]	@ (8000cc4 <DMA1_Stream7_IRQHandler+0x160>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	711a      	strb	r2, [r3, #4]
		USART5_TX_DMA_Flag.Fifo_Error_Flag = true;
 8000b80:	4b51      	ldr	r3, [pc, #324]	@ (8000cc8 <DMA1_Stream7_IRQHandler+0x164>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	711a      	strb	r2, [r3, #4]
		TIM4_CH3_DMA_Flag.Fifo_Error_Flag = true;
 8000b86:	4b51      	ldr	r3, [pc, #324]	@ (8000ccc <DMA1_Stream7_IRQHandler+0x168>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	711a      	strb	r2, [r3, #4]
		TIM2_CH2_DMA_Flag.Fifo_Error_Flag = true;
 8000b8c:	4b50      	ldr	r3, [pc, #320]	@ (8000cd0 <DMA1_Stream7_IRQHandler+0x16c>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	711a      	strb	r2, [r3, #4]
		TIM2_CH4_DMA_Flag.Fifo_Error_Flag = true;
 8000b92:	4b50      	ldr	r3, [pc, #320]	@ (8000cd4 <DMA1_Stream7_IRQHandler+0x170>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	711a      	strb	r2, [r3, #4]

		DMA1_Stream7_Flag.Fifo_Error_Flag = true;
 8000b98:	4b4f      	ldr	r3, [pc, #316]	@ (8000cd8 <DMA1_Stream7_IRQHandler+0x174>)
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8000b9e:	4b47      	ldr	r3, [pc, #284]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	4a46      	ldr	r2, [pc, #280]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000ba4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ba8:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_DMEIF7)
 8000baa:	4b44      	ldr	r3, [pc, #272]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d01a      	beq.n	8000bec <DMA1_Stream7_IRQHandler+0x88>
	{
		I2S3_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000bb6:	4b42      	ldr	r3, [pc, #264]	@ (8000cc0 <DMA1_Stream7_IRQHandler+0x15c>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	70da      	strb	r2, [r3, #3]
		I2C2_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000bbc:	4b41      	ldr	r3, [pc, #260]	@ (8000cc4 <DMA1_Stream7_IRQHandler+0x160>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	70da      	strb	r2, [r3, #3]
		USART5_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000bc2:	4b41      	ldr	r3, [pc, #260]	@ (8000cc8 <DMA1_Stream7_IRQHandler+0x164>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	70da      	strb	r2, [r3, #3]
		TIM4_CH3_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000bc8:	4b40      	ldr	r3, [pc, #256]	@ (8000ccc <DMA1_Stream7_IRQHandler+0x168>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	70da      	strb	r2, [r3, #3]
		TIM2_CH2_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000bce:	4b40      	ldr	r3, [pc, #256]	@ (8000cd0 <DMA1_Stream7_IRQHandler+0x16c>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	70da      	strb	r2, [r3, #3]
		TIM2_CH4_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000bd4:	4b3f      	ldr	r3, [pc, #252]	@ (8000cd4 <DMA1_Stream7_IRQHandler+0x170>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	70da      	strb	r2, [r3, #3]
		DMA1_Stream7_Flag.Direct_Mode_Error_Flag = true;
 8000bda:	4b3f      	ldr	r3, [pc, #252]	@ (8000cd8 <DMA1_Stream7_IRQHandler+0x174>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8000be0:	4b36      	ldr	r3, [pc, #216]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	4a35      	ldr	r2, [pc, #212]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000be6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bea:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TEIF7)
 8000bec:	4b33      	ldr	r3, [pc, #204]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d01a      	beq.n	8000c2e <DMA1_Stream7_IRQHandler+0xca>
	{
		I2S3_TX_DMA_Flag.Transfer_Error_Flag = true;
 8000bf8:	4b31      	ldr	r3, [pc, #196]	@ (8000cc0 <DMA1_Stream7_IRQHandler+0x15c>)
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	709a      	strb	r2, [r3, #2]
		I2C2_TX_DMA_Flag.Transfer_Error_Flag = true;
 8000bfe:	4b31      	ldr	r3, [pc, #196]	@ (8000cc4 <DMA1_Stream7_IRQHandler+0x160>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	709a      	strb	r2, [r3, #2]
		USART5_TX_DMA_Flag.Transfer_Error_Flag = true;
 8000c04:	4b30      	ldr	r3, [pc, #192]	@ (8000cc8 <DMA1_Stream7_IRQHandler+0x164>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	709a      	strb	r2, [r3, #2]
		TIM4_CH3_DMA_Flag.Transfer_Error_Flag = true;
 8000c0a:	4b30      	ldr	r3, [pc, #192]	@ (8000ccc <DMA1_Stream7_IRQHandler+0x168>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	709a      	strb	r2, [r3, #2]
		TIM2_CH2_DMA_Flag.Transfer_Error_Flag = true;
 8000c10:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd0 <DMA1_Stream7_IRQHandler+0x16c>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	709a      	strb	r2, [r3, #2]
		TIM2_CH4_DMA_Flag.Transfer_Error_Flag = true;
 8000c16:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd4 <DMA1_Stream7_IRQHandler+0x170>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	709a      	strb	r2, [r3, #2]
		DMA1_Stream7_Flag.Transfer_Error_Flag = true;
 8000c1c:	4b2e      	ldr	r3, [pc, #184]	@ (8000cd8 <DMA1_Stream7_IRQHandler+0x174>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8000c22:	4b26      	ldr	r3, [pc, #152]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000c24:	68db      	ldr	r3, [r3, #12]
 8000c26:	4a25      	ldr	r2, [pc, #148]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000c28:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c2c:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_HTIF7)
 8000c2e:	4b23      	ldr	r3, [pc, #140]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d01a      	beq.n	8000c70 <DMA1_Stream7_IRQHandler+0x10c>
	{
		I2S3_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c3a:	4b21      	ldr	r3, [pc, #132]	@ (8000cc0 <DMA1_Stream7_IRQHandler+0x15c>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	705a      	strb	r2, [r3, #1]
		I2C2_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c40:	4b20      	ldr	r3, [pc, #128]	@ (8000cc4 <DMA1_Stream7_IRQHandler+0x160>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	705a      	strb	r2, [r3, #1]
		USART5_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c46:	4b20      	ldr	r3, [pc, #128]	@ (8000cc8 <DMA1_Stream7_IRQHandler+0x164>)
 8000c48:	2201      	movs	r2, #1
 8000c4a:	705a      	strb	r2, [r3, #1]
		TIM4_CH3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ccc <DMA1_Stream7_IRQHandler+0x168>)
 8000c4e:	2201      	movs	r2, #1
 8000c50:	705a      	strb	r2, [r3, #1]
		TIM2_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c52:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd0 <DMA1_Stream7_IRQHandler+0x16c>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	705a      	strb	r2, [r3, #1]
		TIM2_CH4_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c58:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd4 <DMA1_Stream7_IRQHandler+0x170>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	705a      	strb	r2, [r3, #1]
		DMA1_Stream7_Flag.Half_Transfer_Complete_Flag = true;
 8000c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd8 <DMA1_Stream7_IRQHandler+0x174>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8000c64:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	4a14      	ldr	r2, [pc, #80]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000c6a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000c6e:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TCIF7)
 8000c70:	4b12      	ldr	r3, [pc, #72]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d01a      	beq.n	8000cb2 <DMA1_Stream7_IRQHandler+0x14e>
	{
		I2S3_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8000c7c:	4b10      	ldr	r3, [pc, #64]	@ (8000cc0 <DMA1_Stream7_IRQHandler+0x15c>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	701a      	strb	r2, [r3, #0]
		I2C2_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8000c82:	4b10      	ldr	r3, [pc, #64]	@ (8000cc4 <DMA1_Stream7_IRQHandler+0x160>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	701a      	strb	r2, [r3, #0]
		USART5_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8000c88:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc8 <DMA1_Stream7_IRQHandler+0x164>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	701a      	strb	r2, [r3, #0]
		TIM4_CH3_DMA_Flag.Transfer_Complete_Flag = true;
 8000c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ccc <DMA1_Stream7_IRQHandler+0x168>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	701a      	strb	r2, [r3, #0]
		TIM2_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 8000c94:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd0 <DMA1_Stream7_IRQHandler+0x16c>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	701a      	strb	r2, [r3, #0]
		TIM2_CH4_DMA_Flag.Transfer_Complete_Flag = true;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd4 <DMA1_Stream7_IRQHandler+0x170>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	701a      	strb	r2, [r3, #0]
		DMA1_Stream7_Flag.Transfer_Complete_Flag = true;
 8000ca0:	4b0d      	ldr	r3, [pc, #52]	@ (8000cd8 <DMA1_Stream7_IRQHandler+0x174>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8000ca6:	4b05      	ldr	r3, [pc, #20]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000ca8:	68db      	ldr	r3, [r3, #12]
 8000caa:	4a04      	ldr	r2, [pc, #16]	@ (8000cbc <DMA1_Stream7_IRQHandler+0x158>)
 8000cac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000cb0:	60d3      	str	r3, [r2, #12]
	}
}
 8000cb2:	bf00      	nop
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	40026000 	.word	0x40026000
 8000cc0:	20000030 	.word	0x20000030
 8000cc4:	20000048 	.word	0x20000048
 8000cc8:	200000c8 	.word	0x200000c8
 8000ccc:	200001b8 	.word	0x200001b8
 8000cd0:	20000170 	.word	0x20000170
 8000cd4:	20000180 	.word	0x20000180
 8000cd8:	20000248 	.word	0x20000248

08000cdc <DMA2_Stream0_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream0_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream0_IRQHandler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF0)
 8000ce0:	4b45      	ldr	r3, [pc, #276]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f003 0301 	and.w	r3, r3, #1
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d014      	beq.n	8000d16 <DMA2_Stream0_IRQHandler+0x3a>
	{
		SPI1_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000cec:	4b43      	ldr	r3, [pc, #268]	@ (8000dfc <DMA2_Stream0_IRQHandler+0x120>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	711a      	strb	r2, [r3, #4]
		ADC1_DMA_Flag.Fifo_Error_Flag = true;
 8000cf2:	4b43      	ldr	r3, [pc, #268]	@ (8000e00 <DMA2_Stream0_IRQHandler+0x124>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	711a      	strb	r2, [r3, #4]
		TIM1_TRIG_DMA_Flag.Fifo_Error_Flag = true;
 8000cf8:	4b42      	ldr	r3, [pc, #264]	@ (8000e04 <DMA2_Stream0_IRQHandler+0x128>)
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	711a      	strb	r2, [r3, #4]
		TIM1_COM_DMA_Flag.Fifo_Error_Flag = true;
 8000cfe:	4b42      	ldr	r3, [pc, #264]	@ (8000e08 <DMA2_Stream0_IRQHandler+0x12c>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	711a      	strb	r2, [r3, #4]
		DMA2_Stream0_Flag.Fifo_Error_Flag = true;
 8000d04:	4b41      	ldr	r3, [pc, #260]	@ (8000e0c <DMA2_Stream0_IRQHandler+0x130>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF0;
 8000d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000d0c:	689b      	ldr	r3, [r3, #8]
 8000d0e:	4a3a      	ldr	r2, [pc, #232]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_DMEIF0)
 8000d16:	4b38      	ldr	r3, [pc, #224]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f003 0304 	and.w	r3, r3, #4
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d014      	beq.n	8000d4c <DMA2_Stream0_IRQHandler+0x70>
	{
		SPI1_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000d22:	4b36      	ldr	r3, [pc, #216]	@ (8000dfc <DMA2_Stream0_IRQHandler+0x120>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	70da      	strb	r2, [r3, #3]
		ADC1_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000d28:	4b35      	ldr	r3, [pc, #212]	@ (8000e00 <DMA2_Stream0_IRQHandler+0x124>)
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	70da      	strb	r2, [r3, #3]
		TIM1_TRIG_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000d2e:	4b35      	ldr	r3, [pc, #212]	@ (8000e04 <DMA2_Stream0_IRQHandler+0x128>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	70da      	strb	r2, [r3, #3]
		TIM1_COM_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000d34:	4b34      	ldr	r3, [pc, #208]	@ (8000e08 <DMA2_Stream0_IRQHandler+0x12c>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	70da      	strb	r2, [r3, #3]
		DMA2_Stream0_Flag.Direct_Mode_Error_Flag = true;
 8000d3a:	4b34      	ldr	r3, [pc, #208]	@ (8000e0c <DMA2_Stream0_IRQHandler+0x130>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8000d40:	4b2d      	ldr	r3, [pc, #180]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	4a2c      	ldr	r2, [pc, #176]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000d46:	f043 0304 	orr.w	r3, r3, #4
 8000d4a:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TEIF0)
 8000d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f003 0308 	and.w	r3, r3, #8
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d014      	beq.n	8000d82 <DMA2_Stream0_IRQHandler+0xa6>
	{
		SPI1_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000d58:	4b28      	ldr	r3, [pc, #160]	@ (8000dfc <DMA2_Stream0_IRQHandler+0x120>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	709a      	strb	r2, [r3, #2]
		ADC1_DMA_Flag.Transfer_Error_Flag = true;
 8000d5e:	4b28      	ldr	r3, [pc, #160]	@ (8000e00 <DMA2_Stream0_IRQHandler+0x124>)
 8000d60:	2201      	movs	r2, #1
 8000d62:	709a      	strb	r2, [r3, #2]
		TIM1_TRIG_DMA_Flag.Transfer_Error_Flag = true;
 8000d64:	4b27      	ldr	r3, [pc, #156]	@ (8000e04 <DMA2_Stream0_IRQHandler+0x128>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	709a      	strb	r2, [r3, #2]
		TIM1_COM_DMA_Flag.Transfer_Error_Flag = true;
 8000d6a:	4b27      	ldr	r3, [pc, #156]	@ (8000e08 <DMA2_Stream0_IRQHandler+0x12c>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	709a      	strb	r2, [r3, #2]
		DMA2_Stream0_Flag.Transfer_Error_Flag = true;
 8000d70:	4b26      	ldr	r3, [pc, #152]	@ (8000e0c <DMA2_Stream0_IRQHandler+0x130>)
 8000d72:	2201      	movs	r2, #1
 8000d74:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF0;
 8000d76:	4b20      	ldr	r3, [pc, #128]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	4a1f      	ldr	r2, [pc, #124]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000d7c:	f043 0308 	orr.w	r3, r3, #8
 8000d80:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_HTIF0)
 8000d82:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0310 	and.w	r3, r3, #16
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d014      	beq.n	8000db8 <DMA2_Stream0_IRQHandler+0xdc>
	{
		SPI1_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dfc <DMA2_Stream0_IRQHandler+0x120>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	705a      	strb	r2, [r3, #1]
		ADC1_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000d94:	4b1a      	ldr	r3, [pc, #104]	@ (8000e00 <DMA2_Stream0_IRQHandler+0x124>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	705a      	strb	r2, [r3, #1]
		TIM1_TRIG_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e04 <DMA2_Stream0_IRQHandler+0x128>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	705a      	strb	r2, [r3, #1]
		TIM1_COM_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000da0:	4b19      	ldr	r3, [pc, #100]	@ (8000e08 <DMA2_Stream0_IRQHandler+0x12c>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	705a      	strb	r2, [r3, #1]
		DMA2_Stream0_Flag.Half_Transfer_Complete_Flag = true;
 8000da6:	4b19      	ldr	r3, [pc, #100]	@ (8000e0c <DMA2_Stream0_IRQHandler+0x130>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8000dac:	4b12      	ldr	r3, [pc, #72]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000dae:	689b      	ldr	r3, [r3, #8]
 8000db0:	4a11      	ldr	r2, [pc, #68]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000db2:	f043 0310 	orr.w	r3, r3, #16
 8000db6:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TCIF0)
 8000db8:	4b0f      	ldr	r3, [pc, #60]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f003 0320 	and.w	r3, r3, #32
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d014      	beq.n	8000dee <DMA2_Stream0_IRQHandler+0x112>
	{
		SPI1_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000dc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000dfc <DMA2_Stream0_IRQHandler+0x120>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	701a      	strb	r2, [r3, #0]
		ADC1_DMA_Flag.Transfer_Complete_Flag = true;
 8000dca:	4b0d      	ldr	r3, [pc, #52]	@ (8000e00 <DMA2_Stream0_IRQHandler+0x124>)
 8000dcc:	2201      	movs	r2, #1
 8000dce:	701a      	strb	r2, [r3, #0]
		TIM1_TRIG_DMA_Flag.Transfer_Complete_Flag = true;
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e04 <DMA2_Stream0_IRQHandler+0x128>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
		TIM1_COM_DMA_Flag.Transfer_Complete_Flag = true;
 8000dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8000e08 <DMA2_Stream0_IRQHandler+0x12c>)
 8000dd8:	2201      	movs	r2, #1
 8000dda:	701a      	strb	r2, [r3, #0]
		DMA2_Stream0_Flag.Transfer_Complete_Flag = true;
 8000ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8000e0c <DMA2_Stream0_IRQHandler+0x130>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 8000de2:	4b05      	ldr	r3, [pc, #20]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	4a04      	ldr	r2, [pc, #16]	@ (8000df8 <DMA2_Stream0_IRQHandler+0x11c>)
 8000de8:	f043 0320 	orr.w	r3, r3, #32
 8000dec:	6093      	str	r3, [r2, #8]
	}
}
 8000dee:	bf00      	nop
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	40026400 	.word	0x40026400
 8000dfc:	20000058 	.word	0x20000058
 8000e00:	200001f8 	.word	0x200001f8
 8000e04:	20000118 	.word	0x20000118
 8000e08:	20000120 	.word	0x20000120
 8000e0c:	20000250 	.word	0x20000250

08000e10 <DMA2_Stream1_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream1_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream1_IRQHandler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF1)
 8000e14:	4b5c      	ldr	r3, [pc, #368]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d01d      	beq.n	8000e5c <DMA2_Stream1_IRQHandler+0x4c>
	{
		ADC3_DMA_Flag.Fifo_Error_Flag = true;
 8000e20:	4b5a      	ldr	r3, [pc, #360]	@ (8000f8c <DMA2_Stream1_IRQHandler+0x17c>)
 8000e22:	2201      	movs	r2, #1
 8000e24:	711a      	strb	r2, [r3, #4]
		TIM1_CH1_DMA_Flag.Fifo_Error_Flag = true;
 8000e26:	4b5a      	ldr	r3, [pc, #360]	@ (8000f90 <DMA2_Stream1_IRQHandler+0x180>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	711a      	strb	r2, [r3, #4]
		TIM8_UP_DMA_Flag.Fifo_Error_Flag = true;
 8000e2c:	4b59      	ldr	r3, [pc, #356]	@ (8000f94 <DMA2_Stream1_IRQHandler+0x184>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	711a      	strb	r2, [r3, #4]
		TIM8_TRIG_DMA_Flag.Fifo_Error_Flag = true;
 8000e32:	4b59      	ldr	r3, [pc, #356]	@ (8000f98 <DMA2_Stream1_IRQHandler+0x188>)
 8000e34:	2201      	movs	r2, #1
 8000e36:	711a      	strb	r2, [r3, #4]
		TIM8_COM_DMA_Flag.Fifo_Error_Flag = true;
 8000e38:	4b58      	ldr	r3, [pc, #352]	@ (8000f9c <DMA2_Stream1_IRQHandler+0x18c>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	711a      	strb	r2, [r3, #4]
		DCMI_DMA_Flag.Fifo_Error_Flag = true;
 8000e3e:	4b58      	ldr	r3, [pc, #352]	@ (8000fa0 <DMA2_Stream1_IRQHandler+0x190>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	711a      	strb	r2, [r3, #4]
		USART6_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000e44:	4b57      	ldr	r3, [pc, #348]	@ (8000fa4 <DMA2_Stream1_IRQHandler+0x194>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	711a      	strb	r2, [r3, #4]
		DMA2_Stream1_Flag.Fifo_Error_Flag = true;
 8000e4a:	4b57      	ldr	r3, [pc, #348]	@ (8000fa8 <DMA2_Stream1_IRQHandler+0x198>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF1;
 8000e50:	4b4d      	ldr	r3, [pc, #308]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	4a4c      	ldr	r2, [pc, #304]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000e56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e5a:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_DMEIF1)
 8000e5c:	4b4a      	ldr	r3, [pc, #296]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d01d      	beq.n	8000ea4 <DMA2_Stream1_IRQHandler+0x94>
	{
		ADC3_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000e68:	4b48      	ldr	r3, [pc, #288]	@ (8000f8c <DMA2_Stream1_IRQHandler+0x17c>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	70da      	strb	r2, [r3, #3]
		TIM1_CH1_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000e6e:	4b48      	ldr	r3, [pc, #288]	@ (8000f90 <DMA2_Stream1_IRQHandler+0x180>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	70da      	strb	r2, [r3, #3]
		TIM8_UP_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000e74:	4b47      	ldr	r3, [pc, #284]	@ (8000f94 <DMA2_Stream1_IRQHandler+0x184>)
 8000e76:	2201      	movs	r2, #1
 8000e78:	70da      	strb	r2, [r3, #3]
		TIM8_TRIG_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000e7a:	4b47      	ldr	r3, [pc, #284]	@ (8000f98 <DMA2_Stream1_IRQHandler+0x188>)
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	70da      	strb	r2, [r3, #3]
		TIM8_COM_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000e80:	4b46      	ldr	r3, [pc, #280]	@ (8000f9c <DMA2_Stream1_IRQHandler+0x18c>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	70da      	strb	r2, [r3, #3]
		DCMI_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000e86:	4b46      	ldr	r3, [pc, #280]	@ (8000fa0 <DMA2_Stream1_IRQHandler+0x190>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	70da      	strb	r2, [r3, #3]
		USART6_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000e8c:	4b45      	ldr	r3, [pc, #276]	@ (8000fa4 <DMA2_Stream1_IRQHandler+0x194>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	70da      	strb	r2, [r3, #3]
		DMA2_Stream1_Flag.Direct_Mode_Error_Flag = true;
 8000e92:	4b45      	ldr	r3, [pc, #276]	@ (8000fa8 <DMA2_Stream1_IRQHandler+0x198>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8000e98:	4b3b      	ldr	r3, [pc, #236]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	4a3a      	ldr	r2, [pc, #232]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000e9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ea2:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TEIF1)
 8000ea4:	4b38      	ldr	r3, [pc, #224]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d01d      	beq.n	8000eec <DMA2_Stream1_IRQHandler+0xdc>
	{
		ADC3_DMA_Flag.Transfer_Error_Flag = true;
 8000eb0:	4b36      	ldr	r3, [pc, #216]	@ (8000f8c <DMA2_Stream1_IRQHandler+0x17c>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	709a      	strb	r2, [r3, #2]
		TIM1_CH1_DMA_Flag.Transfer_Error_Flag = true;
 8000eb6:	4b36      	ldr	r3, [pc, #216]	@ (8000f90 <DMA2_Stream1_IRQHandler+0x180>)
 8000eb8:	2201      	movs	r2, #1
 8000eba:	709a      	strb	r2, [r3, #2]
		TIM8_UP_DMA_Flag.Transfer_Error_Flag = true;
 8000ebc:	4b35      	ldr	r3, [pc, #212]	@ (8000f94 <DMA2_Stream1_IRQHandler+0x184>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	709a      	strb	r2, [r3, #2]
		TIM8_TRIG_DMA_Flag.Transfer_Error_Flag = true;
 8000ec2:	4b35      	ldr	r3, [pc, #212]	@ (8000f98 <DMA2_Stream1_IRQHandler+0x188>)
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	709a      	strb	r2, [r3, #2]
		TIM8_COM_DMA_Flag.Transfer_Error_Flag = true;
 8000ec8:	4b34      	ldr	r3, [pc, #208]	@ (8000f9c <DMA2_Stream1_IRQHandler+0x18c>)
 8000eca:	2201      	movs	r2, #1
 8000ecc:	709a      	strb	r2, [r3, #2]
		DCMI_DMA_Flag.Transfer_Error_Flag = true;
 8000ece:	4b34      	ldr	r3, [pc, #208]	@ (8000fa0 <DMA2_Stream1_IRQHandler+0x190>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	709a      	strb	r2, [r3, #2]
		USART6_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000ed4:	4b33      	ldr	r3, [pc, #204]	@ (8000fa4 <DMA2_Stream1_IRQHandler+0x194>)
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	709a      	strb	r2, [r3, #2]
		DMA2_Stream1_Flag.Transfer_Error_Flag = true;
 8000eda:	4b33      	ldr	r3, [pc, #204]	@ (8000fa8 <DMA2_Stream1_IRQHandler+0x198>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8000ee0:	4b29      	ldr	r3, [pc, #164]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	4a28      	ldr	r2, [pc, #160]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000ee6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000eea:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_HTIF1)
 8000eec:	4b26      	ldr	r3, [pc, #152]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d01d      	beq.n	8000f34 <DMA2_Stream1_IRQHandler+0x124>
	{
		ADC3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000ef8:	4b24      	ldr	r3, [pc, #144]	@ (8000f8c <DMA2_Stream1_IRQHandler+0x17c>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	705a      	strb	r2, [r3, #1]
		TIM1_CH1_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000efe:	4b24      	ldr	r3, [pc, #144]	@ (8000f90 <DMA2_Stream1_IRQHandler+0x180>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	705a      	strb	r2, [r3, #1]
		TIM8_UP_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000f04:	4b23      	ldr	r3, [pc, #140]	@ (8000f94 <DMA2_Stream1_IRQHandler+0x184>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	705a      	strb	r2, [r3, #1]
		TIM8_TRIG_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000f0a:	4b23      	ldr	r3, [pc, #140]	@ (8000f98 <DMA2_Stream1_IRQHandler+0x188>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	705a      	strb	r2, [r3, #1]
		TIM8_COM_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000f10:	4b22      	ldr	r3, [pc, #136]	@ (8000f9c <DMA2_Stream1_IRQHandler+0x18c>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	705a      	strb	r2, [r3, #1]
		DCMI_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000f16:	4b22      	ldr	r3, [pc, #136]	@ (8000fa0 <DMA2_Stream1_IRQHandler+0x190>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	705a      	strb	r2, [r3, #1]
		USART6_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000f1c:	4b21      	ldr	r3, [pc, #132]	@ (8000fa4 <DMA2_Stream1_IRQHandler+0x194>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	705a      	strb	r2, [r3, #1]
		DMA2_Stream1_Flag.Half_Transfer_Complete_Flag = true;
 8000f22:	4b21      	ldr	r3, [pc, #132]	@ (8000fa8 <DMA2_Stream1_IRQHandler+0x198>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8000f28:	4b17      	ldr	r3, [pc, #92]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	4a16      	ldr	r2, [pc, #88]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000f2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f32:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TCIF1)
 8000f34:	4b14      	ldr	r3, [pc, #80]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d01d      	beq.n	8000f7c <DMA2_Stream1_IRQHandler+0x16c>
	{
		ADC3_DMA_Flag.Transfer_Complete_Flag = true;
 8000f40:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <DMA2_Stream1_IRQHandler+0x17c>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
		TIM1_CH1_DMA_Flag.Transfer_Complete_Flag = true;
 8000f46:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <DMA2_Stream1_IRQHandler+0x180>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	701a      	strb	r2, [r3, #0]
		TIM8_UP_DMA_Flag.Transfer_Complete_Flag = true;
 8000f4c:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <DMA2_Stream1_IRQHandler+0x184>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	701a      	strb	r2, [r3, #0]
		TIM8_TRIG_DMA_Flag.Transfer_Complete_Flag = true;
 8000f52:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <DMA2_Stream1_IRQHandler+0x188>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	701a      	strb	r2, [r3, #0]
		TIM8_COM_DMA_Flag.Transfer_Complete_Flag = true;
 8000f58:	4b10      	ldr	r3, [pc, #64]	@ (8000f9c <DMA2_Stream1_IRQHandler+0x18c>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
		DCMI_DMA_Flag.Transfer_Complete_Flag = true;
 8000f5e:	4b10      	ldr	r3, [pc, #64]	@ (8000fa0 <DMA2_Stream1_IRQHandler+0x190>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	701a      	strb	r2, [r3, #0]
		USART6_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000f64:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa4 <DMA2_Stream1_IRQHandler+0x194>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	701a      	strb	r2, [r3, #0]
		DMA2_Stream1_Flag.Transfer_Complete_Flag = true;
 8000f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa8 <DMA2_Stream1_IRQHandler+0x198>)
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	4a04      	ldr	r2, [pc, #16]	@ (8000f88 <DMA2_Stream1_IRQHandler+0x178>)
 8000f76:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f7a:	6093      	str	r3, [r2, #8]
	}
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	40026400 	.word	0x40026400
 8000f8c:	20000208 	.word	0x20000208
 8000f90:	200000f8 	.word	0x200000f8
 8000f94:	20000128 	.word	0x20000128
 8000f98:	20000150 	.word	0x20000150
 8000f9c:	20000158 	.word	0x20000158
 8000fa0:	200001f0 	.word	0x200001f0
 8000fa4:	200000d0 	.word	0x200000d0
 8000fa8:	20000258 	.word	0x20000258

08000fac <DMA2_Stream2_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream2_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream2_IRQHandler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF2)
 8000fb0:	4b3e      	ldr	r3, [pc, #248]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d011      	beq.n	8000fe0 <DMA2_Stream2_IRQHandler+0x34>
	{
		TIM8_CH1_DMA_Flag.Fifo_Error_Flag = true;
 8000fbc:	4b3c      	ldr	r3, [pc, #240]	@ (80010b0 <DMA2_Stream2_IRQHandler+0x104>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	711a      	strb	r2, [r3, #4]
		USART1_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000fc2:	4b3c      	ldr	r3, [pc, #240]	@ (80010b4 <DMA2_Stream2_IRQHandler+0x108>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	711a      	strb	r2, [r3, #4]
		ADC2_DMA_Flag.Fifo_Error_Flag = true;
 8000fc8:	4b3b      	ldr	r3, [pc, #236]	@ (80010b8 <DMA2_Stream2_IRQHandler+0x10c>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	711a      	strb	r2, [r3, #4]
		DMA2_Stream2_Flag.Fifo_Error_Flag = true;
 8000fce:	4b3b      	ldr	r3, [pc, #236]	@ (80010bc <DMA2_Stream2_IRQHandler+0x110>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8000fd4:	4b35      	ldr	r3, [pc, #212]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	4a34      	ldr	r2, [pc, #208]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8000fda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fde:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_DMEIF2)
 8000fe0:	4b32      	ldr	r3, [pc, #200]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d011      	beq.n	8001010 <DMA2_Stream2_IRQHandler+0x64>
	{
		TIM8_CH1_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000fec:	4b30      	ldr	r3, [pc, #192]	@ (80010b0 <DMA2_Stream2_IRQHandler+0x104>)
 8000fee:	2201      	movs	r2, #1
 8000ff0:	70da      	strb	r2, [r3, #3]
		USART1_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000ff2:	4b30      	ldr	r3, [pc, #192]	@ (80010b4 <DMA2_Stream2_IRQHandler+0x108>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	70da      	strb	r2, [r3, #3]
		ADC2_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000ff8:	4b2f      	ldr	r3, [pc, #188]	@ (80010b8 <DMA2_Stream2_IRQHandler+0x10c>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	70da      	strb	r2, [r3, #3]
		DMA2_Stream2_Flag.Direct_Mode_Error_Flag = true;
 8000ffe:	4b2f      	ldr	r3, [pc, #188]	@ (80010bc <DMA2_Stream2_IRQHandler+0x110>)
 8001000:	2201      	movs	r2, #1
 8001002:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 8001004:	4b29      	ldr	r3, [pc, #164]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8001006:	689b      	ldr	r3, [r3, #8]
 8001008:	4a28      	ldr	r2, [pc, #160]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 800100a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800100e:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TEIF2)
 8001010:	4b26      	ldr	r3, [pc, #152]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001018:	2b00      	cmp	r3, #0
 800101a:	d011      	beq.n	8001040 <DMA2_Stream2_IRQHandler+0x94>
	{
		TIM8_CH1_DMA_Flag.Transfer_Error_Flag = true;
 800101c:	4b24      	ldr	r3, [pc, #144]	@ (80010b0 <DMA2_Stream2_IRQHandler+0x104>)
 800101e:	2201      	movs	r2, #1
 8001020:	709a      	strb	r2, [r3, #2]
		USART1_RX_DMA_Flag.Transfer_Error_Flag = true;
 8001022:	4b24      	ldr	r3, [pc, #144]	@ (80010b4 <DMA2_Stream2_IRQHandler+0x108>)
 8001024:	2201      	movs	r2, #1
 8001026:	709a      	strb	r2, [r3, #2]
		ADC2_DMA_Flag.Transfer_Error_Flag = true;
 8001028:	4b23      	ldr	r3, [pc, #140]	@ (80010b8 <DMA2_Stream2_IRQHandler+0x10c>)
 800102a:	2201      	movs	r2, #1
 800102c:	709a      	strb	r2, [r3, #2]
		DMA2_Stream2_Flag.Transfer_Error_Flag = true;
 800102e:	4b23      	ldr	r3, [pc, #140]	@ (80010bc <DMA2_Stream2_IRQHandler+0x110>)
 8001030:	2201      	movs	r2, #1
 8001032:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8001034:	4b1d      	ldr	r3, [pc, #116]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	4a1c      	ldr	r2, [pc, #112]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 800103a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800103e:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_HTIF2)
 8001040:	4b1a      	ldr	r3, [pc, #104]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d011      	beq.n	8001070 <DMA2_Stream2_IRQHandler+0xc4>
	{
		TIM8_CH1_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800104c:	4b18      	ldr	r3, [pc, #96]	@ (80010b0 <DMA2_Stream2_IRQHandler+0x104>)
 800104e:	2201      	movs	r2, #1
 8001050:	705a      	strb	r2, [r3, #1]
		USART1_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001052:	4b18      	ldr	r3, [pc, #96]	@ (80010b4 <DMA2_Stream2_IRQHandler+0x108>)
 8001054:	2201      	movs	r2, #1
 8001056:	705a      	strb	r2, [r3, #1]
		ADC2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001058:	4b17      	ldr	r3, [pc, #92]	@ (80010b8 <DMA2_Stream2_IRQHandler+0x10c>)
 800105a:	2201      	movs	r2, #1
 800105c:	705a      	strb	r2, [r3, #1]
		DMA2_Stream2_Flag.Half_Transfer_Complete_Flag = true;
 800105e:	4b17      	ldr	r3, [pc, #92]	@ (80010bc <DMA2_Stream2_IRQHandler+0x110>)
 8001060:	2201      	movs	r2, #1
 8001062:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF2;
 8001064:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	4a10      	ldr	r2, [pc, #64]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 800106a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800106e:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TCIF2)
 8001070:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d011      	beq.n	80010a0 <DMA2_Stream2_IRQHandler+0xf4>
	{
		TIM8_CH1_DMA_Flag.Transfer_Complete_Flag = true;
 800107c:	4b0c      	ldr	r3, [pc, #48]	@ (80010b0 <DMA2_Stream2_IRQHandler+0x104>)
 800107e:	2201      	movs	r2, #1
 8001080:	701a      	strb	r2, [r3, #0]
		USART1_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8001082:	4b0c      	ldr	r3, [pc, #48]	@ (80010b4 <DMA2_Stream2_IRQHandler+0x108>)
 8001084:	2201      	movs	r2, #1
 8001086:	701a      	strb	r2, [r3, #0]
		ADC2_DMA_Flag.Transfer_Complete_Flag = true;
 8001088:	4b0b      	ldr	r3, [pc, #44]	@ (80010b8 <DMA2_Stream2_IRQHandler+0x10c>)
 800108a:	2201      	movs	r2, #1
 800108c:	701a      	strb	r2, [r3, #0]
		DMA2_Stream2_Flag.Transfer_Complete_Flag = true;
 800108e:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <DMA2_Stream2_IRQHandler+0x110>)
 8001090:	2201      	movs	r2, #1
 8001092:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8001094:	4b05      	ldr	r3, [pc, #20]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	4a04      	ldr	r2, [pc, #16]	@ (80010ac <DMA2_Stream2_IRQHandler+0x100>)
 800109a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800109e:	6093      	str	r3, [r2, #8]
	}
}
 80010a0:	bf00      	nop
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	40026400 	.word	0x40026400
 80010b0:	20000130 	.word	0x20000130
 80010b4:	20000088 	.word	0x20000088
 80010b8:	20000200 	.word	0x20000200
 80010bc:	20000260 	.word	0x20000260

080010c0 <DMA2_Stream3_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream3_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream3_IRQHandler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF3)
 80010c4:	4b36      	ldr	r3, [pc, #216]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d00e      	beq.n	80010ee <DMA2_Stream3_IRQHandler+0x2e>
	{
		SDIO_RXTX_DMA_Flag.Fifo_Error_Flag = true;
 80010d0:	4b34      	ldr	r3, [pc, #208]	@ (80011a4 <DMA2_Stream3_IRQHandler+0xe4>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	711a      	strb	r2, [r3, #4]
		SPI1_TX_DMA_Flag.Fifo_Error_Flag = true;
 80010d6:	4b34      	ldr	r3, [pc, #208]	@ (80011a8 <DMA2_Stream3_IRQHandler+0xe8>)
 80010d8:	2201      	movs	r2, #1
 80010da:	711a      	strb	r2, [r3, #4]
		DMA2_Stream3_Flag.Fifo_Error_Flag = true;
 80010dc:	4b33      	ldr	r3, [pc, #204]	@ (80011ac <DMA2_Stream3_IRQHandler+0xec>)
 80010de:	2201      	movs	r2, #1
 80010e0:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF3;
 80010e2:	4b2f      	ldr	r3, [pc, #188]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	4a2e      	ldr	r2, [pc, #184]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 80010e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010ec:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_DMEIF3)
 80010ee:	4b2c      	ldr	r3, [pc, #176]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d00e      	beq.n	8001118 <DMA2_Stream3_IRQHandler+0x58>
	{
		SDIO_RXTX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80010fa:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <DMA2_Stream3_IRQHandler+0xe4>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	70da      	strb	r2, [r3, #3]
		SPI1_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001100:	4b29      	ldr	r3, [pc, #164]	@ (80011a8 <DMA2_Stream3_IRQHandler+0xe8>)
 8001102:	2201      	movs	r2, #1
 8001104:	70da      	strb	r2, [r3, #3]
		DMA2_Stream3_Flag.Direct_Mode_Error_Flag = true;
 8001106:	4b29      	ldr	r3, [pc, #164]	@ (80011ac <DMA2_Stream3_IRQHandler+0xec>)
 8001108:	2201      	movs	r2, #1
 800110a:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 800110c:	4b24      	ldr	r3, [pc, #144]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	4a23      	ldr	r2, [pc, #140]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 8001112:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001116:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TEIF3)
 8001118:	4b21      	ldr	r3, [pc, #132]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d00e      	beq.n	8001142 <DMA2_Stream3_IRQHandler+0x82>
	{
		SDIO_RXTX_DMA_Flag.Transfer_Error_Flag = true;
 8001124:	4b1f      	ldr	r3, [pc, #124]	@ (80011a4 <DMA2_Stream3_IRQHandler+0xe4>)
 8001126:	2201      	movs	r2, #1
 8001128:	709a      	strb	r2, [r3, #2]
		SPI1_TX_DMA_Flag.Transfer_Error_Flag = true;
 800112a:	4b1f      	ldr	r3, [pc, #124]	@ (80011a8 <DMA2_Stream3_IRQHandler+0xe8>)
 800112c:	2201      	movs	r2, #1
 800112e:	709a      	strb	r2, [r3, #2]
		DMA2_Stream3_Flag.Transfer_Error_Flag = true;
 8001130:	4b1e      	ldr	r3, [pc, #120]	@ (80011ac <DMA2_Stream3_IRQHandler+0xec>)
 8001132:	2201      	movs	r2, #1
 8001134:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8001136:	4b1a      	ldr	r3, [pc, #104]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	4a19      	ldr	r2, [pc, #100]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 800113c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001140:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_HTIF3)
 8001142:	4b17      	ldr	r3, [pc, #92]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d00e      	beq.n	800116c <DMA2_Stream3_IRQHandler+0xac>
	{
		SDIO_RXTX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800114e:	4b15      	ldr	r3, [pc, #84]	@ (80011a4 <DMA2_Stream3_IRQHandler+0xe4>)
 8001150:	2201      	movs	r2, #1
 8001152:	705a      	strb	r2, [r3, #1]
		SPI1_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001154:	4b14      	ldr	r3, [pc, #80]	@ (80011a8 <DMA2_Stream3_IRQHandler+0xe8>)
 8001156:	2201      	movs	r2, #1
 8001158:	705a      	strb	r2, [r3, #1]
		DMA2_Stream3_Flag.Half_Transfer_Complete_Flag = true;
 800115a:	4b14      	ldr	r3, [pc, #80]	@ (80011ac <DMA2_Stream3_IRQHandler+0xec>)
 800115c:	2201      	movs	r2, #1
 800115e:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF3;
 8001160:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	4a0e      	ldr	r2, [pc, #56]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 8001166:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800116a:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TCIF3)
 800116c:	4b0c      	ldr	r3, [pc, #48]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d00e      	beq.n	8001196 <DMA2_Stream3_IRQHandler+0xd6>
	{
		SDIO_RXTX_DMA_Flag.Transfer_Complete_Flag = true;
 8001178:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <DMA2_Stream3_IRQHandler+0xe4>)
 800117a:	2201      	movs	r2, #1
 800117c:	701a      	strb	r2, [r3, #0]
		SPI1_TX_DMA_Flag.Transfer_Complete_Flag = true;
 800117e:	4b0a      	ldr	r3, [pc, #40]	@ (80011a8 <DMA2_Stream3_IRQHandler+0xe8>)
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
		DMA2_Stream3_Flag.Transfer_Complete_Flag = true;
 8001184:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <DMA2_Stream3_IRQHandler+0xec>)
 8001186:	2201      	movs	r2, #1
 8001188:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
 800118a:	4b05      	ldr	r3, [pc, #20]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	4a04      	ldr	r2, [pc, #16]	@ (80011a0 <DMA2_Stream3_IRQHandler+0xe0>)
 8001190:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001194:	6093      	str	r3, [r2, #8]
	}
}
 8001196:	bf00      	nop
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	40026400 	.word	0x40026400
 80011a4:	200001e8 	.word	0x200001e8
 80011a8:	20000070 	.word	0x20000070
 80011ac:	20000268 	.word	0x20000268

080011b0 <DMA2_Stream4_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream4_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream4_IRQHandler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF4)
 80011b4:	4b36      	ldr	r3, [pc, #216]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f003 0301 	and.w	r3, r3, #1
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d00e      	beq.n	80011de <DMA2_Stream4_IRQHandler+0x2e>
	{
		TIM1_CH4_DMA_Flag.Fifo_Error_Flag = true;
 80011c0:	4b34      	ldr	r3, [pc, #208]	@ (8001294 <DMA2_Stream4_IRQHandler+0xe4>)
 80011c2:	2201      	movs	r2, #1
 80011c4:	711a      	strb	r2, [r3, #4]
		TIM8_CH2_DMA_Flag.Fifo_Error_Flag = true;
 80011c6:	4b34      	ldr	r3, [pc, #208]	@ (8001298 <DMA2_Stream4_IRQHandler+0xe8>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	711a      	strb	r2, [r3, #4]
		DMA2_Stream4_Flag.Fifo_Error_Flag = true;
 80011cc:	4b33      	ldr	r3, [pc, #204]	@ (800129c <DMA2_Stream4_IRQHandler+0xec>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF4;
 80011d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	4a2e      	ldr	r2, [pc, #184]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_DMEIF4)
 80011de:	4b2c      	ldr	r3, [pc, #176]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d00e      	beq.n	8001208 <DMA2_Stream4_IRQHandler+0x58>
	{
		TIM1_CH4_DMA_Flag.Direct_Mode_Error_Flag = true;
 80011ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001294 <DMA2_Stream4_IRQHandler+0xe4>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	70da      	strb	r2, [r3, #3]
		TIM8_CH2_DMA_Flag.Direct_Mode_Error_Flag = true;
 80011f0:	4b29      	ldr	r3, [pc, #164]	@ (8001298 <DMA2_Stream4_IRQHandler+0xe8>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	70da      	strb	r2, [r3, #3]
		DMA2_Stream4_Flag.Direct_Mode_Error_Flag = true;
 80011f6:	4b29      	ldr	r3, [pc, #164]	@ (800129c <DMA2_Stream4_IRQHandler+0xec>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 80011fc:	4b24      	ldr	r3, [pc, #144]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	4a23      	ldr	r2, [pc, #140]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 8001202:	f043 0304 	orr.w	r3, r3, #4
 8001206:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TEIF4)
 8001208:	4b21      	ldr	r3, [pc, #132]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f003 0308 	and.w	r3, r3, #8
 8001210:	2b00      	cmp	r3, #0
 8001212:	d00e      	beq.n	8001232 <DMA2_Stream4_IRQHandler+0x82>
	{
		TIM1_CH4_DMA_Flag.Transfer_Error_Flag = true;
 8001214:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <DMA2_Stream4_IRQHandler+0xe4>)
 8001216:	2201      	movs	r2, #1
 8001218:	709a      	strb	r2, [r3, #2]
		TIM8_CH2_DMA_Flag.Transfer_Error_Flag = true;
 800121a:	4b1f      	ldr	r3, [pc, #124]	@ (8001298 <DMA2_Stream4_IRQHandler+0xe8>)
 800121c:	2201      	movs	r2, #1
 800121e:	709a      	strb	r2, [r3, #2]
		DMA2_Stream4_Flag.Transfer_Error_Flag = true;
 8001220:	4b1e      	ldr	r3, [pc, #120]	@ (800129c <DMA2_Stream4_IRQHandler+0xec>)
 8001222:	2201      	movs	r2, #1
 8001224:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF4;
 8001226:	4b1a      	ldr	r3, [pc, #104]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	4a19      	ldr	r2, [pc, #100]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 800122c:	f043 0308 	orr.w	r3, r3, #8
 8001230:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_HTIF4)
 8001232:	4b17      	ldr	r3, [pc, #92]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f003 0310 	and.w	r3, r3, #16
 800123a:	2b00      	cmp	r3, #0
 800123c:	d00e      	beq.n	800125c <DMA2_Stream4_IRQHandler+0xac>
	{
		TIM1_CH4_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <DMA2_Stream4_IRQHandler+0xe4>)
 8001240:	2201      	movs	r2, #1
 8001242:	705a      	strb	r2, [r3, #1]
		TIM8_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001244:	4b14      	ldr	r3, [pc, #80]	@ (8001298 <DMA2_Stream4_IRQHandler+0xe8>)
 8001246:	2201      	movs	r2, #1
 8001248:	705a      	strb	r2, [r3, #1]
		DMA2_Stream4_Flag.Half_Transfer_Complete_Flag = true;
 800124a:	4b14      	ldr	r3, [pc, #80]	@ (800129c <DMA2_Stream4_IRQHandler+0xec>)
 800124c:	2201      	movs	r2, #1
 800124e:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF4;
 8001250:	4b0f      	ldr	r3, [pc, #60]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	4a0e      	ldr	r2, [pc, #56]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 8001256:	f043 0310 	orr.w	r3, r3, #16
 800125a:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TCIF4)
 800125c:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f003 0320 	and.w	r3, r3, #32
 8001264:	2b00      	cmp	r3, #0
 8001266:	d00e      	beq.n	8001286 <DMA2_Stream4_IRQHandler+0xd6>
	{
		TIM1_CH4_DMA_Flag.Transfer_Complete_Flag = true;
 8001268:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <DMA2_Stream4_IRQHandler+0xe4>)
 800126a:	2201      	movs	r2, #1
 800126c:	701a      	strb	r2, [r3, #0]
		TIM8_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 800126e:	4b0a      	ldr	r3, [pc, #40]	@ (8001298 <DMA2_Stream4_IRQHandler+0xe8>)
 8001270:	2201      	movs	r2, #1
 8001272:	701a      	strb	r2, [r3, #0]
		DMA2_Stream4_Flag.Transfer_Complete_Flag = true;
 8001274:	4b09      	ldr	r3, [pc, #36]	@ (800129c <DMA2_Stream4_IRQHandler+0xec>)
 8001276:	2201      	movs	r2, #1
 8001278:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
 800127a:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 800127c:	68db      	ldr	r3, [r3, #12]
 800127e:	4a04      	ldr	r2, [pc, #16]	@ (8001290 <DMA2_Stream4_IRQHandler+0xe0>)
 8001280:	f043 0320 	orr.w	r3, r3, #32
 8001284:	60d3      	str	r3, [r2, #12]
	}
}
 8001286:	bf00      	nop
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	40026400 	.word	0x40026400
 8001294:	20000110 	.word	0x20000110
 8001298:	20000138 	.word	0x20000138
 800129c:	20000270 	.word	0x20000270

080012a0 <DMA2_Stream5_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream5_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream5_IRQHandler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF5)
 80012a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d00b      	beq.n	80012c8 <DMA2_Stream5_IRQHandler+0x28>
	{
		TIM1_UP_DMA_Flag.Fifo_Error_Flag = true;
 80012b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001368 <DMA2_Stream5_IRQHandler+0xc8>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	711a      	strb	r2, [r3, #4]
		DMA2_Stream5_Flag.Fifo_Error_Flag = true;
 80012b6:	4b2d      	ldr	r3, [pc, #180]	@ (800136c <DMA2_Stream5_IRQHandler+0xcc>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF5;
 80012bc:	4b29      	ldr	r3, [pc, #164]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	4a28      	ldr	r2, [pc, #160]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 80012c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012c6:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_DMEIF5)
 80012c8:	4b26      	ldr	r3, [pc, #152]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d00b      	beq.n	80012ec <DMA2_Stream5_IRQHandler+0x4c>
	{
		TIM1_UP_DMA_Flag.Direct_Mode_Error_Flag = true;
 80012d4:	4b24      	ldr	r3, [pc, #144]	@ (8001368 <DMA2_Stream5_IRQHandler+0xc8>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	70da      	strb	r2, [r3, #3]
		DMA2_Stream5_Flag.Direct_Mode_Error_Flag = true;
 80012da:	4b24      	ldr	r3, [pc, #144]	@ (800136c <DMA2_Stream5_IRQHandler+0xcc>)
 80012dc:	2201      	movs	r2, #1
 80012de:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 80012e0:	4b20      	ldr	r3, [pc, #128]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	4a1f      	ldr	r2, [pc, #124]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 80012e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012ea:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TEIF5)
 80012ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d00b      	beq.n	8001310 <DMA2_Stream5_IRQHandler+0x70>
	{
		TIM1_UP_DMA_Flag.Transfer_Error_Flag = true;
 80012f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001368 <DMA2_Stream5_IRQHandler+0xc8>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	709a      	strb	r2, [r3, #2]
		DMA2_Stream5_Flag.Transfer_Error_Flag = true;
 80012fe:	4b1b      	ldr	r3, [pc, #108]	@ (800136c <DMA2_Stream5_IRQHandler+0xcc>)
 8001300:	2201      	movs	r2, #1
 8001302:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF5;
 8001304:	4b17      	ldr	r3, [pc, #92]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	4a16      	ldr	r2, [pc, #88]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 800130a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800130e:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_HTIF5)
 8001310:	4b14      	ldr	r3, [pc, #80]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001318:	2b00      	cmp	r3, #0
 800131a:	d00b      	beq.n	8001334 <DMA2_Stream5_IRQHandler+0x94>
	{
		TIM1_UP_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800131c:	4b12      	ldr	r3, [pc, #72]	@ (8001368 <DMA2_Stream5_IRQHandler+0xc8>)
 800131e:	2201      	movs	r2, #1
 8001320:	705a      	strb	r2, [r3, #1]
		DMA2_Stream5_Flag.Half_Transfer_Complete_Flag = true;
 8001322:	4b12      	ldr	r3, [pc, #72]	@ (800136c <DMA2_Stream5_IRQHandler+0xcc>)
 8001324:	2201      	movs	r2, #1
 8001326:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8001328:	4b0e      	ldr	r3, [pc, #56]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	4a0d      	ldr	r2, [pc, #52]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 800132e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001332:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TCIF5)
 8001334:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800133c:	2b00      	cmp	r3, #0
 800133e:	d00b      	beq.n	8001358 <DMA2_Stream5_IRQHandler+0xb8>
	{
		TIM1_UP_DMA_Flag.Transfer_Complete_Flag = true;
 8001340:	4b09      	ldr	r3, [pc, #36]	@ (8001368 <DMA2_Stream5_IRQHandler+0xc8>)
 8001342:	2201      	movs	r2, #1
 8001344:	701a      	strb	r2, [r3, #0]
		DMA2_Stream5_Flag.Transfer_Complete_Flag = true;
 8001346:	4b09      	ldr	r3, [pc, #36]	@ (800136c <DMA2_Stream5_IRQHandler+0xcc>)
 8001348:	2201      	movs	r2, #1
 800134a:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	4a04      	ldr	r2, [pc, #16]	@ (8001364 <DMA2_Stream5_IRQHandler+0xc4>)
 8001352:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001356:	60d3      	str	r3, [r2, #12]
	}
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	40026400 	.word	0x40026400
 8001368:	200000f0 	.word	0x200000f0
 800136c:	20000278 	.word	0x20000278

08001370 <DMA2_Stream6_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream6_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream6_IRQHandler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF6)
 8001374:	4b45      	ldr	r3, [pc, #276]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d014      	beq.n	80013aa <DMA2_Stream6_IRQHandler+0x3a>
	{
		TIM1_CH2_DMA_Flag.Fifo_Error_Flag = true;
 8001380:	4b43      	ldr	r3, [pc, #268]	@ (8001490 <DMA2_Stream6_IRQHandler+0x120>)
 8001382:	2201      	movs	r2, #1
 8001384:	711a      	strb	r2, [r3, #4]
		TIM1_CH3_DMA_Flag.Fifo_Error_Flag = true;
 8001386:	4b43      	ldr	r3, [pc, #268]	@ (8001494 <DMA2_Stream6_IRQHandler+0x124>)
 8001388:	2201      	movs	r2, #1
 800138a:	711a      	strb	r2, [r3, #4]
		TIM8_CH3_DMA_Flag.Fifo_Error_Flag = true;
 800138c:	4b42      	ldr	r3, [pc, #264]	@ (8001498 <DMA2_Stream6_IRQHandler+0x128>)
 800138e:	2201      	movs	r2, #1
 8001390:	711a      	strb	r2, [r3, #4]
		USART6_TX_DMA_Flag.Fifo_Error_Flag = true;
 8001392:	4b42      	ldr	r3, [pc, #264]	@ (800149c <DMA2_Stream6_IRQHandler+0x12c>)
 8001394:	2201      	movs	r2, #1
 8001396:	711a      	strb	r2, [r3, #4]
		DMA2_Stream6_Flag.Fifo_Error_Flag = true;
 8001398:	4b41      	ldr	r3, [pc, #260]	@ (80014a0 <DMA2_Stream6_IRQHandler+0x130>)
 800139a:	2201      	movs	r2, #1
 800139c:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF6;
 800139e:	4b3b      	ldr	r3, [pc, #236]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	4a3a      	ldr	r2, [pc, #232]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 80013a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013a8:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_DMEIF6)
 80013aa:	4b38      	ldr	r3, [pc, #224]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d014      	beq.n	80013e0 <DMA2_Stream6_IRQHandler+0x70>
	{
		TIM1_CH2_DMA_Flag.Direct_Mode_Error_Flag= true;
 80013b6:	4b36      	ldr	r3, [pc, #216]	@ (8001490 <DMA2_Stream6_IRQHandler+0x120>)
 80013b8:	2201      	movs	r2, #1
 80013ba:	70da      	strb	r2, [r3, #3]
		TIM1_CH3_DMA_Flag.Direct_Mode_Error_Flag = true;
 80013bc:	4b35      	ldr	r3, [pc, #212]	@ (8001494 <DMA2_Stream6_IRQHandler+0x124>)
 80013be:	2201      	movs	r2, #1
 80013c0:	70da      	strb	r2, [r3, #3]
		TIM8_CH3_DMA_Flag.Direct_Mode_Error_Flag = true;
 80013c2:	4b35      	ldr	r3, [pc, #212]	@ (8001498 <DMA2_Stream6_IRQHandler+0x128>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	70da      	strb	r2, [r3, #3]
		USART6_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80013c8:	4b34      	ldr	r3, [pc, #208]	@ (800149c <DMA2_Stream6_IRQHandler+0x12c>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	70da      	strb	r2, [r3, #3]
		DMA2_Stream6_Flag.Direct_Mode_Error_Flag = true;
 80013ce:	4b34      	ldr	r3, [pc, #208]	@ (80014a0 <DMA2_Stream6_IRQHandler+0x130>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 80013d4:	4b2d      	ldr	r3, [pc, #180]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	4a2c      	ldr	r2, [pc, #176]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 80013da:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013de:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TEIF6)
 80013e0:	4b2a      	ldr	r3, [pc, #168]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d014      	beq.n	8001416 <DMA2_Stream6_IRQHandler+0xa6>
	{
		TIM1_CH2_DMA_Flag.Transfer_Error_Flag = true;
 80013ec:	4b28      	ldr	r3, [pc, #160]	@ (8001490 <DMA2_Stream6_IRQHandler+0x120>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	709a      	strb	r2, [r3, #2]
		TIM1_CH3_DMA_Flag.Transfer_Error_Flag = true;
 80013f2:	4b28      	ldr	r3, [pc, #160]	@ (8001494 <DMA2_Stream6_IRQHandler+0x124>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	709a      	strb	r2, [r3, #2]
		TIM8_CH3_DMA_Flag.Transfer_Error_Flag = true;
 80013f8:	4b27      	ldr	r3, [pc, #156]	@ (8001498 <DMA2_Stream6_IRQHandler+0x128>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	709a      	strb	r2, [r3, #2]
		USART6_TX_DMA_Flag.Transfer_Error_Flag = true;
 80013fe:	4b27      	ldr	r3, [pc, #156]	@ (800149c <DMA2_Stream6_IRQHandler+0x12c>)
 8001400:	2201      	movs	r2, #1
 8001402:	709a      	strb	r2, [r3, #2]
		DMA2_Stream6_Flag.Transfer_Error_Flag = true;
 8001404:	4b26      	ldr	r3, [pc, #152]	@ (80014a0 <DMA2_Stream6_IRQHandler+0x130>)
 8001406:	2201      	movs	r2, #1
 8001408:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF6;
 800140a:	4b20      	ldr	r3, [pc, #128]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 800140c:	68db      	ldr	r3, [r3, #12]
 800140e:	4a1f      	ldr	r2, [pc, #124]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 8001410:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001414:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_HTIF6)
 8001416:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d014      	beq.n	800144c <DMA2_Stream6_IRQHandler+0xdc>
	{
		TIM1_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001422:	4b1b      	ldr	r3, [pc, #108]	@ (8001490 <DMA2_Stream6_IRQHandler+0x120>)
 8001424:	2201      	movs	r2, #1
 8001426:	705a      	strb	r2, [r3, #1]
		TIM1_CH3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001428:	4b1a      	ldr	r3, [pc, #104]	@ (8001494 <DMA2_Stream6_IRQHandler+0x124>)
 800142a:	2201      	movs	r2, #1
 800142c:	705a      	strb	r2, [r3, #1]
		TIM8_CH3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800142e:	4b1a      	ldr	r3, [pc, #104]	@ (8001498 <DMA2_Stream6_IRQHandler+0x128>)
 8001430:	2201      	movs	r2, #1
 8001432:	705a      	strb	r2, [r3, #1]
		USART6_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001434:	4b19      	ldr	r3, [pc, #100]	@ (800149c <DMA2_Stream6_IRQHandler+0x12c>)
 8001436:	2201      	movs	r2, #1
 8001438:	705a      	strb	r2, [r3, #1]
		DMA2_Stream6_Flag.Half_Transfer_Complete_Flag = true;
 800143a:	4b19      	ldr	r3, [pc, #100]	@ (80014a0 <DMA2_Stream6_IRQHandler+0x130>)
 800143c:	2201      	movs	r2, #1
 800143e:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF6;
 8001440:	4b12      	ldr	r3, [pc, #72]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	4a11      	ldr	r2, [pc, #68]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 8001446:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800144a:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TCIF6)
 800144c:	4b0f      	ldr	r3, [pc, #60]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d014      	beq.n	8001482 <DMA2_Stream6_IRQHandler+0x112>
	{
		TIM1_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 8001458:	4b0d      	ldr	r3, [pc, #52]	@ (8001490 <DMA2_Stream6_IRQHandler+0x120>)
 800145a:	2201      	movs	r2, #1
 800145c:	701a      	strb	r2, [r3, #0]
		TIM1_CH3_DMA_Flag.Transfer_Complete_Flag = true;
 800145e:	4b0d      	ldr	r3, [pc, #52]	@ (8001494 <DMA2_Stream6_IRQHandler+0x124>)
 8001460:	2201      	movs	r2, #1
 8001462:	701a      	strb	r2, [r3, #0]
		TIM8_CH3_DMA_Flag.Transfer_Complete_Flag = true;
 8001464:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <DMA2_Stream6_IRQHandler+0x128>)
 8001466:	2201      	movs	r2, #1
 8001468:	701a      	strb	r2, [r3, #0]
		USART6_TX_DMA_Flag.Transfer_Complete_Flag = true;
 800146a:	4b0c      	ldr	r3, [pc, #48]	@ (800149c <DMA2_Stream6_IRQHandler+0x12c>)
 800146c:	2201      	movs	r2, #1
 800146e:	701a      	strb	r2, [r3, #0]
		DMA2_Stream6_Flag.Transfer_Complete_Flag = true;
 8001470:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <DMA2_Stream6_IRQHandler+0x130>)
 8001472:	2201      	movs	r2, #1
 8001474:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
 8001476:	4b05      	ldr	r3, [pc, #20]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 8001478:	68db      	ldr	r3, [r3, #12]
 800147a:	4a04      	ldr	r2, [pc, #16]	@ (800148c <DMA2_Stream6_IRQHandler+0x11c>)
 800147c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001480:	60d3      	str	r3, [r2, #12]
	}
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	40026400 	.word	0x40026400
 8001490:	20000100 	.word	0x20000100
 8001494:	20000108 	.word	0x20000108
 8001498:	20000140 	.word	0x20000140
 800149c:	200000d8 	.word	0x200000d8
 80014a0:	20000280 	.word	0x20000280

080014a4 <DMA2_Stream7_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream7_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream7_IRQHandler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF7)
 80014a8:	4b36      	ldr	r3, [pc, #216]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d00e      	beq.n	80014d2 <DMA2_Stream7_IRQHandler+0x2e>
	{
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF7;
 80014b4:	4b33      	ldr	r3, [pc, #204]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	4a32      	ldr	r2, [pc, #200]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 80014ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014be:	60d3      	str	r3, [r2, #12]
		TIM8_CH4_DMA_Flag.Fifo_Error_Flag = true;
 80014c0:	4b31      	ldr	r3, [pc, #196]	@ (8001588 <DMA2_Stream7_IRQHandler+0xe4>)
 80014c2:	2201      	movs	r2, #1
 80014c4:	711a      	strb	r2, [r3, #4]
		USART1_TX_DMA_Flag.Fifo_Error_Flag = true;
 80014c6:	4b31      	ldr	r3, [pc, #196]	@ (800158c <DMA2_Stream7_IRQHandler+0xe8>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	711a      	strb	r2, [r3, #4]
		DMA2_Stream7_Flag.Fifo_Error_Flag = true;
 80014cc:	4b30      	ldr	r3, [pc, #192]	@ (8001590 <DMA2_Stream7_IRQHandler+0xec>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	711a      	strb	r2, [r3, #4]

	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_DMEIF7)
 80014d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d00e      	beq.n	80014fc <DMA2_Stream7_IRQHandler+0x58>
	{
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 80014de:	4b29      	ldr	r3, [pc, #164]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	4a28      	ldr	r2, [pc, #160]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 80014e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014e8:	60d3      	str	r3, [r2, #12]
		TIM8_CH4_DMA_Flag.Direct_Mode_Error_Flag = true;
 80014ea:	4b27      	ldr	r3, [pc, #156]	@ (8001588 <DMA2_Stream7_IRQHandler+0xe4>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	70da      	strb	r2, [r3, #3]
		USART1_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80014f0:	4b26      	ldr	r3, [pc, #152]	@ (800158c <DMA2_Stream7_IRQHandler+0xe8>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	70da      	strb	r2, [r3, #3]
		DMA2_Stream7_Flag.Direct_Mode_Error_Flag = true;
 80014f6:	4b26      	ldr	r3, [pc, #152]	@ (8001590 <DMA2_Stream7_IRQHandler+0xec>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	70da      	strb	r2, [r3, #3]

	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TEIF7)
 80014fc:	4b21      	ldr	r3, [pc, #132]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d00e      	beq.n	8001526 <DMA2_Stream7_IRQHandler+0x82>
	{
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8001508:	4b1e      	ldr	r3, [pc, #120]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	4a1d      	ldr	r2, [pc, #116]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 800150e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001512:	60d3      	str	r3, [r2, #12]
		TIM8_CH4_DMA_Flag.Transfer_Error_Flag = true;
 8001514:	4b1c      	ldr	r3, [pc, #112]	@ (8001588 <DMA2_Stream7_IRQHandler+0xe4>)
 8001516:	2201      	movs	r2, #1
 8001518:	709a      	strb	r2, [r3, #2]
		USART1_TX_DMA_Flag.Transfer_Error_Flag = true;
 800151a:	4b1c      	ldr	r3, [pc, #112]	@ (800158c <DMA2_Stream7_IRQHandler+0xe8>)
 800151c:	2201      	movs	r2, #1
 800151e:	709a      	strb	r2, [r3, #2]
		DMA2_Stream7_Flag.Transfer_Error_Flag = true;
 8001520:	4b1b      	ldr	r3, [pc, #108]	@ (8001590 <DMA2_Stream7_IRQHandler+0xec>)
 8001522:	2201      	movs	r2, #1
 8001524:	709a      	strb	r2, [r3, #2]

	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_HTIF7)
 8001526:	4b17      	ldr	r3, [pc, #92]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d00e      	beq.n	8001550 <DMA2_Stream7_IRQHandler+0xac>
	{
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8001532:	4b14      	ldr	r3, [pc, #80]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	4a13      	ldr	r2, [pc, #76]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 8001538:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800153c:	60d3      	str	r3, [r2, #12]
		TIM8_CH4_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800153e:	4b12      	ldr	r3, [pc, #72]	@ (8001588 <DMA2_Stream7_IRQHandler+0xe4>)
 8001540:	2201      	movs	r2, #1
 8001542:	705a      	strb	r2, [r3, #1]
		USART1_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001544:	4b11      	ldr	r3, [pc, #68]	@ (800158c <DMA2_Stream7_IRQHandler+0xe8>)
 8001546:	2201      	movs	r2, #1
 8001548:	705a      	strb	r2, [r3, #1]
		DMA2_Stream7_Flag.Half_Transfer_Complete_Flag = true;
 800154a:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <DMA2_Stream7_IRQHandler+0xec>)
 800154c:	2201      	movs	r2, #1
 800154e:	705a      	strb	r2, [r3, #1]

	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TCIF7)
 8001550:	4b0c      	ldr	r3, [pc, #48]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d00e      	beq.n	800157a <DMA2_Stream7_IRQHandler+0xd6>
	{
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
 800155c:	4b09      	ldr	r3, [pc, #36]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	4a08      	ldr	r2, [pc, #32]	@ (8001584 <DMA2_Stream7_IRQHandler+0xe0>)
 8001562:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001566:	60d3      	str	r3, [r2, #12]
		TIM8_CH4_DMA_Flag.Transfer_Complete_Flag = true;
 8001568:	4b07      	ldr	r3, [pc, #28]	@ (8001588 <DMA2_Stream7_IRQHandler+0xe4>)
 800156a:	2201      	movs	r2, #1
 800156c:	701a      	strb	r2, [r3, #0]
		USART1_TX_DMA_Flag.Transfer_Complete_Flag = true;
 800156e:	4b07      	ldr	r3, [pc, #28]	@ (800158c <DMA2_Stream7_IRQHandler+0xe8>)
 8001570:	2201      	movs	r2, #1
 8001572:	701a      	strb	r2, [r3, #0]
		DMA2_Stream7_Flag.Transfer_Complete_Flag = true;
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <DMA2_Stream7_IRQHandler+0xec>)
 8001576:	2201      	movs	r2, #1
 8001578:	701a      	strb	r2, [r3, #0]

	}
}
 800157a:	bf00      	nop
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	40026400 	.word	0x40026400
 8001588:	20000148 	.word	0x20000148
 800158c:	20000090 	.word	0x20000090
 8001590:	20000288 	.word	0x20000288

08001594 <GPIO_Clock_Enable>:
 * @brief  Enables the clock for a specific GPIO port.
 * @param  PORT: Pointer to GPIO port base address.
 * @retval 0 on success, -1 on failure.
 */
int GPIO_Clock_Enable(GPIO_TypeDef *PORT)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	if(PORT == GPIOA)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	4a25      	ldr	r2, [pc, #148]	@ (8001634 <GPIO_Clock_Enable+0xa0>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d106      	bne.n	80015b2 <GPIO_Clock_Enable+0x1e>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOAEN;
 80015a4:	4b24      	ldr	r3, [pc, #144]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 80015a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a8:	4a23      	ldr	r2, [pc, #140]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 80015aa:	f043 0301 	orr.w	r3, r3, #1
 80015ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b0:	e039      	b.n	8001626 <GPIO_Clock_Enable+0x92>
	} else 	if(PORT == GPIOB)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a21      	ldr	r2, [pc, #132]	@ (800163c <GPIO_Clock_Enable+0xa8>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d106      	bne.n	80015c8 <GPIO_Clock_Enable+0x34>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOBEN;
 80015ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	4a1e      	ldr	r2, [pc, #120]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 80015c0:	f043 0302 	orr.w	r3, r3, #2
 80015c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c6:	e02e      	b.n	8001626 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOC)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001640 <GPIO_Clock_Enable+0xac>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d106      	bne.n	80015de <GPIO_Clock_Enable+0x4a>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOCEN;
 80015d0:	4b19      	ldr	r3, [pc, #100]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 80015d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d4:	4a18      	ldr	r2, [pc, #96]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 80015d6:	f043 0304 	orr.w	r3, r3, #4
 80015da:	6313      	str	r3, [r2, #48]	@ 0x30
 80015dc:	e023      	b.n	8001626 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOD)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a18      	ldr	r2, [pc, #96]	@ (8001644 <GPIO_Clock_Enable+0xb0>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d106      	bne.n	80015f4 <GPIO_Clock_Enable+0x60>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIODEN;
 80015e6:	4b14      	ldr	r3, [pc, #80]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	4a13      	ldr	r2, [pc, #76]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 80015ec:	f043 0308 	orr.w	r3, r3, #8
 80015f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f2:	e018      	b.n	8001626 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOE)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4a14      	ldr	r2, [pc, #80]	@ (8001648 <GPIO_Clock_Enable+0xb4>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d106      	bne.n	800160a <GPIO_Clock_Enable+0x76>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOEEN;
 80015fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 80015fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001600:	4a0d      	ldr	r2, [pc, #52]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 8001602:	f043 0310 	orr.w	r3, r3, #16
 8001606:	6313      	str	r3, [r2, #48]	@ 0x30
 8001608:	e00d      	b.n	8001626 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOH)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a0f      	ldr	r2, [pc, #60]	@ (800164c <GPIO_Clock_Enable+0xb8>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d106      	bne.n	8001620 <GPIO_Clock_Enable+0x8c>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOHEN;
 8001612:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	4a08      	ldr	r2, [pc, #32]	@ (8001638 <GPIO_Clock_Enable+0xa4>)
 8001618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800161c:	6313      	str	r3, [r2, #48]	@ 0x30
 800161e:	e002      	b.n	8001626 <GPIO_Clock_Enable+0x92>
	}else
	{
		return -1;
 8001620:	f04f 33ff 	mov.w	r3, #4294967295
 8001624:	e000      	b.n	8001628 <GPIO_Clock_Enable+0x94>
	}

	return 1;
 8001626:	2301      	movs	r3, #1
}
 8001628:	4618      	mov	r0, r3
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	40020000 	.word	0x40020000
 8001638:	40023800 	.word	0x40023800
 800163c:	40020400 	.word	0x40020400
 8001640:	40020800 	.word	0x40020800
 8001644:	40020c00 	.word	0x40020c00
 8001648:	40021000 	.word	0x40021000
 800164c:	40021c00 	.word	0x40021c00

08001650 <GPIO_Pin_Init>:
 * @param  speed: Speed level (low, medium, high, very high).
 * @param  pull: Pull-up/pull-down configuration (none, pull-up, pull-down).
 * @param  alternate_function: Alternate function selection (0-15).
 */
void GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	4608      	mov	r0, r1
 800165a:	4611      	mov	r1, r2
 800165c:	461a      	mov	r2, r3
 800165e:	4603      	mov	r3, r0
 8001660:	70fb      	strb	r3, [r7, #3]
 8001662:	460b      	mov	r3, r1
 8001664:	70bb      	strb	r3, [r7, #2]
 8001666:	4613      	mov	r3, r2
 8001668:	707b      	strb	r3, [r7, #1]
	GPIO_Clock_Enable(Port);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7ff ff92 	bl	8001594 <GPIO_Clock_Enable>
	Port -> MODER |= mode << (pin*2);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	78b9      	ldrb	r1, [r7, #2]
 8001676:	78fa      	ldrb	r2, [r7, #3]
 8001678:	0052      	lsls	r2, r2, #1
 800167a:	fa01 f202 	lsl.w	r2, r1, r2
 800167e:	431a      	orrs	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	601a      	str	r2, [r3, #0]

	if(output_type != GPIO_Configuration.Output_Type.None) Port -> OTYPER |= output_type << pin;
 8001684:	2202      	movs	r2, #2
 8001686:	787b      	ldrb	r3, [r7, #1]
 8001688:	4293      	cmp	r3, r2
 800168a:	d008      	beq.n	800169e <GPIO_Pin_Init+0x4e>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	7879      	ldrb	r1, [r7, #1]
 8001692:	78fa      	ldrb	r2, [r7, #3]
 8001694:	fa01 f202 	lsl.w	r2, r1, r2
 8001698:	431a      	orrs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	605a      	str	r2, [r3, #4]
	if(speed != GPIO_Configuration.Speed.None) Port -> OSPEEDR |= speed << (pin*2);
 800169e:	2204      	movs	r2, #4
 80016a0:	7c3b      	ldrb	r3, [r7, #16]
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d009      	beq.n	80016ba <GPIO_Pin_Init+0x6a>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	7c39      	ldrb	r1, [r7, #16]
 80016ac:	78fa      	ldrb	r2, [r7, #3]
 80016ae:	0052      	lsls	r2, r2, #1
 80016b0:	fa01 f202 	lsl.w	r2, r1, r2
 80016b4:	431a      	orrs	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	609a      	str	r2, [r3, #8]
	if(pull != GPIO_Configuration.Pull.None) Port -> PUPDR |= pull << (pin*2);
 80016ba:	2204      	movs	r2, #4
 80016bc:	7d3b      	ldrb	r3, [r7, #20]
 80016be:	4293      	cmp	r3, r2
 80016c0:	d009      	beq.n	80016d6 <GPIO_Pin_Init+0x86>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	7d39      	ldrb	r1, [r7, #20]
 80016c8:	78fa      	ldrb	r2, [r7, #3]
 80016ca:	0052      	lsls	r2, r2, #1
 80016cc:	fa01 f202 	lsl.w	r2, r1, r2
 80016d0:	431a      	orrs	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	60da      	str	r2, [r3, #12]
	if(pin < 8) Port -> AFR[0] |= alternate_function << (pin*4);
 80016d6:	78fb      	ldrb	r3, [r7, #3]
 80016d8:	2b07      	cmp	r3, #7
 80016da:	d80a      	bhi.n	80016f2 <GPIO_Pin_Init+0xa2>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a1b      	ldr	r3, [r3, #32]
 80016e0:	7e39      	ldrb	r1, [r7, #24]
 80016e2:	78fa      	ldrb	r2, [r7, #3]
 80016e4:	0092      	lsls	r2, r2, #2
 80016e6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ea:	431a      	orrs	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	621a      	str	r2, [r3, #32]
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
}
 80016f0:	e00a      	b.n	8001708 <GPIO_Pin_Init+0xb8>
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f6:	7e39      	ldrb	r1, [r7, #24]
 80016f8:	78fa      	ldrb	r2, [r7, #3]
 80016fa:	3a08      	subs	r2, #8
 80016fc:	0092      	lsls	r2, r2, #2
 80016fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001702:	431a      	orrs	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001708:	bf00      	nop
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}

08001710 <pin_setup>:

DMA_Config xI2C_TX;
DMA_Config xI2C_RX;

static void pin_setup(I2C_Config *config)
{
 8001710:	b590      	push	{r4, r7, lr}
 8001712:	b087      	sub	sp, #28
 8001714:	af04      	add	r7, sp, #16
 8001716:	6078      	str	r0, [r7, #4]
	if(config->Port == I2C1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a5a      	ldr	r2, [pc, #360]	@ (8001888 <pin_setup+0x178>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d152      	bne.n	80017c8 <pin_setup+0xb8>
	{
		if(config->SCL_Pin == I2C_Configuration.Pin.__I2C1__.SCL.PB6) GPIO_Pin_Init(GPIOB, 6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Open_Drain, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.I2C_1);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	791b      	ldrb	r3, [r3, #4]
 8001726:	461a      	mov	r2, r3
 8001728:	23ce      	movs	r3, #206	@ 0xce
 800172a:	429a      	cmp	r2, r3
 800172c:	d10e      	bne.n	800174c <pin_setup+0x3c>
 800172e:	2002      	movs	r0, #2
 8001730:	2401      	movs	r4, #1
 8001732:	2303      	movs	r3, #3
 8001734:	2201      	movs	r2, #1
 8001736:	2104      	movs	r1, #4
 8001738:	9102      	str	r1, [sp, #8]
 800173a:	9201      	str	r2, [sp, #4]
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	4623      	mov	r3, r4
 8001740:	4602      	mov	r2, r0
 8001742:	2106      	movs	r1, #6
 8001744:	4851      	ldr	r0, [pc, #324]	@ (800188c <pin_setup+0x17c>)
 8001746:	f7ff ff83 	bl	8001650 <GPIO_Pin_Init>
 800174a:	e013      	b.n	8001774 <pin_setup+0x64>
		else if(config->SCL_Pin == I2C_Configuration.Pin.__I2C1__.SCL.PB8) GPIO_Pin_Init(GPIOB, 8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Open_Drain, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.I2C_1);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	791b      	ldrb	r3, [r3, #4]
 8001750:	461a      	mov	r2, r3
 8001752:	23d0      	movs	r3, #208	@ 0xd0
 8001754:	429a      	cmp	r2, r3
 8001756:	d10d      	bne.n	8001774 <pin_setup+0x64>
 8001758:	2002      	movs	r0, #2
 800175a:	2401      	movs	r4, #1
 800175c:	2303      	movs	r3, #3
 800175e:	2201      	movs	r2, #1
 8001760:	2104      	movs	r1, #4
 8001762:	9102      	str	r1, [sp, #8]
 8001764:	9201      	str	r2, [sp, #4]
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	4623      	mov	r3, r4
 800176a:	4602      	mov	r2, r0
 800176c:	2108      	movs	r1, #8
 800176e:	4847      	ldr	r0, [pc, #284]	@ (800188c <pin_setup+0x17c>)
 8001770:	f7ff ff6e 	bl	8001650 <GPIO_Pin_Init>

		if(config->SDA_Pin == I2C_Configuration.Pin.__I2C1__.SDA.PB7) GPIO_Pin_Init(GPIOB, 7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Open_Drain, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.I2C_1);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	795b      	ldrb	r3, [r3, #5]
 8001778:	461a      	mov	r2, r3
 800177a:	23cf      	movs	r3, #207	@ 0xcf
 800177c:	429a      	cmp	r2, r3
 800177e:	d10e      	bne.n	800179e <pin_setup+0x8e>
 8001780:	2002      	movs	r0, #2
 8001782:	2401      	movs	r4, #1
 8001784:	2303      	movs	r3, #3
 8001786:	2201      	movs	r2, #1
 8001788:	2104      	movs	r1, #4
 800178a:	9102      	str	r1, [sp, #8]
 800178c:	9201      	str	r2, [sp, #4]
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	4623      	mov	r3, r4
 8001792:	4602      	mov	r2, r0
 8001794:	2107      	movs	r1, #7
 8001796:	483d      	ldr	r0, [pc, #244]	@ (800188c <pin_setup+0x17c>)
 8001798:	f7ff ff5a 	bl	8001650 <GPIO_Pin_Init>
	else if(config->Port == I2C3)
	{
		if(config->SCL_Pin == I2C_Configuration.Pin.__I2C3__.SCL.PA8) GPIO_Pin_Init(GPIOA, 8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Open_Drain, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.I2C_3);
		if(config->SDA_Pin == I2C_Configuration.Pin.__I2C3__.SDA.PC9) GPIO_Pin_Init(GPIOC, 9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Open_Drain, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.I2C_3);
	}
}
 800179c:	e070      	b.n	8001880 <pin_setup+0x170>
		else if(config->SDA_Pin == I2C_Configuration.Pin.__I2C1__.SDA.PB9) GPIO_Pin_Init(GPIOB, 9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Open_Drain, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.I2C_1);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	795b      	ldrb	r3, [r3, #5]
 80017a2:	461a      	mov	r2, r3
 80017a4:	23d1      	movs	r3, #209	@ 0xd1
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d16a      	bne.n	8001880 <pin_setup+0x170>
 80017aa:	2002      	movs	r0, #2
 80017ac:	2401      	movs	r4, #1
 80017ae:	2303      	movs	r3, #3
 80017b0:	2201      	movs	r2, #1
 80017b2:	2104      	movs	r1, #4
 80017b4:	9102      	str	r1, [sp, #8]
 80017b6:	9201      	str	r2, [sp, #4]
 80017b8:	9300      	str	r3, [sp, #0]
 80017ba:	4623      	mov	r3, r4
 80017bc:	4602      	mov	r2, r0
 80017be:	2109      	movs	r1, #9
 80017c0:	4832      	ldr	r0, [pc, #200]	@ (800188c <pin_setup+0x17c>)
 80017c2:	f7ff ff45 	bl	8001650 <GPIO_Pin_Init>
}
 80017c6:	e05b      	b.n	8001880 <pin_setup+0x170>
	else if(config->Port == I2C2)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a30      	ldr	r2, [pc, #192]	@ (8001890 <pin_setup+0x180>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d128      	bne.n	8001824 <pin_setup+0x114>
		if(config->SCL_Pin == I2C_Configuration.Pin.__I2C2__.SCL.PB10) GPIO_Pin_Init(GPIOB, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Open_Drain, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.I2C_2);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	791b      	ldrb	r3, [r3, #4]
 80017d6:	461a      	mov	r2, r3
 80017d8:	23d3      	movs	r3, #211	@ 0xd3
 80017da:	429a      	cmp	r2, r3
 80017dc:	d10d      	bne.n	80017fa <pin_setup+0xea>
 80017de:	2002      	movs	r0, #2
 80017e0:	2401      	movs	r4, #1
 80017e2:	2303      	movs	r3, #3
 80017e4:	2201      	movs	r2, #1
 80017e6:	2104      	movs	r1, #4
 80017e8:	9102      	str	r1, [sp, #8]
 80017ea:	9201      	str	r2, [sp, #4]
 80017ec:	9300      	str	r3, [sp, #0]
 80017ee:	4623      	mov	r3, r4
 80017f0:	4602      	mov	r2, r0
 80017f2:	210a      	movs	r1, #10
 80017f4:	4825      	ldr	r0, [pc, #148]	@ (800188c <pin_setup+0x17c>)
 80017f6:	f7ff ff2b 	bl	8001650 <GPIO_Pin_Init>
		if(config->SDA_Pin == I2C_Configuration.Pin.__I2C2__.SDA.PB11) GPIO_Pin_Init(GPIOB, 11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Open_Drain, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.I2C_2);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	795b      	ldrb	r3, [r3, #5]
 80017fe:	461a      	mov	r2, r3
 8001800:	23d2      	movs	r3, #210	@ 0xd2
 8001802:	429a      	cmp	r2, r3
 8001804:	d13c      	bne.n	8001880 <pin_setup+0x170>
 8001806:	2002      	movs	r0, #2
 8001808:	2401      	movs	r4, #1
 800180a:	2303      	movs	r3, #3
 800180c:	2201      	movs	r2, #1
 800180e:	2104      	movs	r1, #4
 8001810:	9102      	str	r1, [sp, #8]
 8001812:	9201      	str	r2, [sp, #4]
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	4623      	mov	r3, r4
 8001818:	4602      	mov	r2, r0
 800181a:	210b      	movs	r1, #11
 800181c:	481b      	ldr	r0, [pc, #108]	@ (800188c <pin_setup+0x17c>)
 800181e:	f7ff ff17 	bl	8001650 <GPIO_Pin_Init>
}
 8001822:	e02d      	b.n	8001880 <pin_setup+0x170>
	else if(config->Port == I2C3)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a1a      	ldr	r2, [pc, #104]	@ (8001894 <pin_setup+0x184>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d128      	bne.n	8001880 <pin_setup+0x170>
		if(config->SCL_Pin == I2C_Configuration.Pin.__I2C3__.SCL.PA8) GPIO_Pin_Init(GPIOA, 8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Open_Drain, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.I2C_3);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	791b      	ldrb	r3, [r3, #4]
 8001832:	461a      	mov	r2, r3
 8001834:	236c      	movs	r3, #108	@ 0x6c
 8001836:	429a      	cmp	r2, r3
 8001838:	d10d      	bne.n	8001856 <pin_setup+0x146>
 800183a:	2002      	movs	r0, #2
 800183c:	2401      	movs	r4, #1
 800183e:	2303      	movs	r3, #3
 8001840:	2201      	movs	r2, #1
 8001842:	2104      	movs	r1, #4
 8001844:	9102      	str	r1, [sp, #8]
 8001846:	9201      	str	r2, [sp, #4]
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	4623      	mov	r3, r4
 800184c:	4602      	mov	r2, r0
 800184e:	2108      	movs	r1, #8
 8001850:	4811      	ldr	r0, [pc, #68]	@ (8001898 <pin_setup+0x188>)
 8001852:	f7ff fefd 	bl	8001650 <GPIO_Pin_Init>
		if(config->SDA_Pin == I2C_Configuration.Pin.__I2C3__.SDA.PC9) GPIO_Pin_Init(GPIOC, 9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Open_Drain, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.I2C_3);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	795b      	ldrb	r3, [r3, #5]
 800185a:	461a      	mov	r2, r3
 800185c:	f240 1335 	movw	r3, #309	@ 0x135
 8001860:	429a      	cmp	r2, r3
 8001862:	d10d      	bne.n	8001880 <pin_setup+0x170>
 8001864:	2002      	movs	r0, #2
 8001866:	2401      	movs	r4, #1
 8001868:	2303      	movs	r3, #3
 800186a:	2201      	movs	r2, #1
 800186c:	2104      	movs	r1, #4
 800186e:	9102      	str	r1, [sp, #8]
 8001870:	9201      	str	r2, [sp, #4]
 8001872:	9300      	str	r3, [sp, #0]
 8001874:	4623      	mov	r3, r4
 8001876:	4602      	mov	r2, r0
 8001878:	2109      	movs	r1, #9
 800187a:	4808      	ldr	r0, [pc, #32]	@ (800189c <pin_setup+0x18c>)
 800187c:	f7ff fee8 	bl	8001650 <GPIO_Pin_Init>
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	bd90      	pop	{r4, r7, pc}
 8001888:	40005400 	.word	0x40005400
 800188c:	40020400 	.word	0x40020400
 8001890:	40005800 	.word	0x40005800
 8001894:	40005c00 	.word	0x40005c00
 8001898:	40020000 	.word	0x40020000
 800189c:	40020800 	.word	0x40020800

080018a0 <I2C_Clock_Enable>:

void I2C_Clock_Enable(I2C_Config *config)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
	if(config->Port == I2C1)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a13      	ldr	r2, [pc, #76]	@ (80018fc <I2C_Clock_Enable+0x5c>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d106      	bne.n	80018c0 <I2C_Clock_Enable+0x20>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_I2C1EN;
 80018b2:	4b13      	ldr	r3, [pc, #76]	@ (8001900 <I2C_Clock_Enable+0x60>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b6:	4a12      	ldr	r2, [pc, #72]	@ (8001900 <I2C_Clock_Enable+0x60>)
 80018b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018bc:	6413      	str	r3, [r2, #64]	@ 0x40
	}
	else if(config->Port == I2C3)
	{
		RCC -> APB1ENR |= RCC_APB1ENR_I2C3EN;
	}
}
 80018be:	e016      	b.n	80018ee <I2C_Clock_Enable+0x4e>
	else if(config->Port == I2C2)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a0f      	ldr	r2, [pc, #60]	@ (8001904 <I2C_Clock_Enable+0x64>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d106      	bne.n	80018d8 <I2C_Clock_Enable+0x38>
		RCC -> APB1ENR |= RCC_APB1ENR_I2C2EN;
 80018ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001900 <I2C_Clock_Enable+0x60>)
 80018cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001900 <I2C_Clock_Enable+0x60>)
 80018d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018d4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80018d6:	e00a      	b.n	80018ee <I2C_Clock_Enable+0x4e>
	else if(config->Port == I2C3)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001908 <I2C_Clock_Enable+0x68>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d105      	bne.n	80018ee <I2C_Clock_Enable+0x4e>
		RCC -> APB1ENR |= RCC_APB1ENR_I2C3EN;
 80018e2:	4b07      	ldr	r3, [pc, #28]	@ (8001900 <I2C_Clock_Enable+0x60>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e6:	4a06      	ldr	r2, [pc, #24]	@ (8001900 <I2C_Clock_Enable+0x60>)
 80018e8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80018ec:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	40005400 	.word	0x40005400
 8001900:	40023800 	.word	0x40023800
 8001904:	40005800 	.word	0x40005800
 8001908:	40005c00 	.word	0x40005c00

0800190c <I2C_Init>:
	config->Mode = I2C_Configuration.Mode.Master;
	I2C_Clock_Disable(config);
}

void I2C_Init(I2C_Config *config)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
	pin_setup(config);
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f7ff fefb 	bl	8001710 <pin_setup>
	I2C_Clock_Enable(config);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f7ff ffc0 	bl	80018a0 <I2C_Clock_Enable>

	config->Port -> CR1 &= ~I2C_CR1_PE;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f022 0201 	bic.w	r2, r2, #1
 800192e:	601a      	str	r2, [r3, #0]
	config->Port -> CR1 |= I2C_CR1_SWRST | I2C_CR1_NOSTRETCH;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6812      	ldr	r2, [r2, #0]
 800193a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800193e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001942:	6013      	str	r3, [r2, #0]
	config->Port -> CR1 &= ~I2C_CR1_SWRST;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001952:	601a      	str	r2, [r3, #0]

	if(config -> Interrupts == I2C_Configuration.Interrupts.Disable)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	7b5b      	ldrb	r3, [r3, #13]
 8001958:	461a      	mov	r2, r3
 800195a:	2300      	movs	r3, #0
 800195c:	429a      	cmp	r2, r3
 800195e:	d108      	bne.n	8001972 <I2C_Init+0x66>
	{
		config -> Port -> CR2 &= ~(I2C_CR2_ITBUFEN | I2C_CR2_ITERREN | I2C_CR2_ITEVTEN);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	685a      	ldr	r2, [r3, #4]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800196e:	605a      	str	r2, [r3, #4]
 8001970:	e029      	b.n	80019c6 <I2C_Init+0xba>
	}
	else
	{
		if(config->Interrupts == I2C_Configuration.Interrupts.Buffer)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	7b5b      	ldrb	r3, [r3, #13]
 8001976:	461a      	mov	r2, r3
 8001978:	2303      	movs	r3, #3
 800197a:	429a      	cmp	r2, r3
 800197c:	d107      	bne.n	800198e <I2C_Init+0x82>
		{
			config -> Port -> CR2 |= I2C_CR2_ITBUFEN;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	685a      	ldr	r2, [r3, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800198c:	605a      	str	r2, [r3, #4]
		}
		if(config->Interrupts == I2C_Configuration.Interrupts.Error)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	7b5b      	ldrb	r3, [r3, #13]
 8001992:	461a      	mov	r2, r3
 8001994:	2301      	movs	r3, #1
 8001996:	429a      	cmp	r2, r3
 8001998:	d107      	bne.n	80019aa <I2C_Init+0x9e>
		{
			config -> Port -> CR2 |= I2C_CR2_ITERREN;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	685a      	ldr	r2, [r3, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80019a8:	605a      	str	r2, [r3, #4]
		}
		if(config->Interrupts == I2C_Configuration.Interrupts.Event)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	7b5b      	ldrb	r3, [r3, #13]
 80019ae:	461a      	mov	r2, r3
 80019b0:	2302      	movs	r3, #2
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d107      	bne.n	80019c6 <I2C_Init+0xba>
		{
			config -> Port -> CR2 |= I2C_CR2_ITEVTEN;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	685a      	ldr	r2, [r3, #4]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019c4:	605a      	str	r2, [r3, #4]


	//CCR ==> [Tr + Tw]/(1/48000000)
	//TRISE ==> [Tr/(1/48000000)]

	if(config->Speed_Mode == I2C_Configuration.Speed_Mode.FM_Mode)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	2201      	movs	r2, #1
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d111      	bne.n	80019f4 <I2C_Init+0xe8>
	{
		config->Port -> CR2 |= 0x2A; //42MHz
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f042 022a 	orr.w	r2, r2, #42	@ 0x2a
 80019de:	605a      	str	r2, [r3, #4]
		config->Port -> CCR = (1<<15) | 35;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f248 0223 	movw	r2, #32803	@ 0x8023
 80019e8:	61da      	str	r2, [r3, #28]
		config->Port -> TRISE = 30;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	221e      	movs	r2, #30
 80019f0:	621a      	str	r2, [r3, #32]
 80019f2:	e00b      	b.n	8001a0c <I2C_Init+0x100>
	}
	else
	{
		config-> Port  -> CR2 = 25;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2219      	movs	r2, #25
 80019fa:	605a      	str	r2, [r3, #4]
		config->Port  -> CCR = 0x28;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2228      	movs	r2, #40	@ 0x28
 8001a02:	61da      	str	r2, [r3, #28]
		config->Port  -> TRISE = 0x8;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2208      	movs	r2, #8
 8001a0a:	621a      	str	r2, [r3, #32]
	}

	config -> Port -> CR1 |= I2C_CR1_NOSTRETCH;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001a1a:	601a      	str	r2, [r3, #0]
	config -> Port -> CR1 |= I2C_CR1_PE;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f042 0201 	orr.w	r2, r2, #1
 8001a2a:	601a      	str	r2, [r3, #0]

}
 8001a2c:	bf00      	nop
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <I2C_Master_Start>:


int8_t I2C_Master_Start(I2C_Config *config)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
	int time_out = 1000;
 8001a3c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a40:	60fb      	str	r3, [r7, #12]
	config -> Port -> CR1 |= I2C_CR1_START;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a50:	601a      	str	r2, [r3, #0]
	config -> Port -> CR1 |= I2C_CR1_START;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a60:	601a      	str	r2, [r3, #0]
	while( !(config -> Port -> SR1 & I2C_SR1_SB))
 8001a62:	e008      	b.n	8001a76 <I2C_Master_Start+0x42>
	{
		if(time_out == 0)
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d102      	bne.n	8001a70 <I2C_Master_Start+0x3c>
		{
			return -1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6e:	e00a      	b.n	8001a86 <I2C_Master_Start+0x52>
		}
		time_out--;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	60fb      	str	r3, [r7, #12]
	while( !(config -> Port -> SR1 & I2C_SR1_SB))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	695b      	ldr	r3, [r3, #20]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d0ef      	beq.n	8001a64 <I2C_Master_Start+0x30>
	}
	return 0;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <I2C_Master_Address>:

void I2C_Master_Address(I2C_Config *config, uint8_t address, uint8_t read_write)
{
 8001a92:	b480      	push	{r7}
 8001a94:	b085      	sub	sp, #20
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	70fb      	strb	r3, [r7, #3]
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	70bb      	strb	r3, [r7, #2]
	volatile int temp;
	config -> Port -> DR = address << 1  | read_write;
 8001aa2:	78fb      	ldrb	r3, [r7, #3]
 8001aa4:	005a      	lsls	r2, r3, #1
 8001aa6:	78bb      	ldrb	r3, [r7, #2]
 8001aa8:	431a      	orrs	r2, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	611a      	str	r2, [r3, #16]
	while((config -> Port -> SR1 & 2) == 0){}
 8001ab0:	bf00      	nop
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	695b      	ldr	r3, [r3, #20]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f8      	beq.n	8001ab2 <I2C_Master_Address+0x20>
	while((config -> Port -> SR1 & 2))
 8001ac0:	e00e      	b.n	8001ae0 <I2C_Master_Address+0x4e>
	{
		temp = config -> Port -> SR1;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	695b      	ldr	r3, [r3, #20]
 8001ac8:	60fb      	str	r3, [r7, #12]
		temp = config -> Port -> SR2;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	60fb      	str	r3, [r7, #12]
		if((config -> Port -> SR1 & 2) == 0)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	695b      	ldr	r3, [r3, #20]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d007      	beq.n	8001af0 <I2C_Master_Address+0x5e>
	while((config -> Port -> SR1 & 2))
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1e9      	bne.n	8001ac2 <I2C_Master_Address+0x30>
		{
			break;
		}
	}
}
 8001aee:	e000      	b.n	8001af2 <I2C_Master_Address+0x60>
			break;
 8001af0:	bf00      	nop
}
 8001af2:	bf00      	nop
 8001af4:	3714      	adds	r7, #20
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <I2C_Master_Send_Byte>:


void I2C_Master_Send_Byte(I2C_Config *config, uint8_t data)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
 8001b06:	460b      	mov	r3, r1
 8001b08:	70fb      	strb	r3, [r7, #3]
	while((config -> Port-> SR1 & 0x80) == 0){}
 8001b0a:	bf00      	nop
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	695b      	ldr	r3, [r3, #20]
 8001b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d0f8      	beq.n	8001b0c <I2C_Master_Send_Byte+0xe>
	config -> Port -> DR = data;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	78fa      	ldrb	r2, [r7, #3]
 8001b20:	611a      	str	r2, [r3, #16]
	while((config -> Port -> SR1 & 0x80) == 0){}
 8001b22:	bf00      	nop
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d0f8      	beq.n	8001b24 <I2C_Master_Send_Byte+0x26>
}
 8001b32:	bf00      	nop
 8001b34:	bf00      	nop
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <I2C_Master_Stop>:
{
	config -> Port -> CR1 |= I2C_CR1_ACK;
}

void I2C_Master_Stop(I2C_Config *config)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	config -> Port -> CR1 |= I2C_CR1_STOP;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b56:	601a      	str	r2, [r3, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <I2C_Master_Write_Register>:


void I2C_Master_Write_Register(I2C_Config *config, uint8_t device_address, uint8_t reg_address, uint8_t data)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	4608      	mov	r0, r1
 8001b6e:	4611      	mov	r1, r2
 8001b70:	461a      	mov	r2, r3
 8001b72:	4603      	mov	r3, r0
 8001b74:	70fb      	strb	r3, [r7, #3]
 8001b76:	460b      	mov	r3, r1
 8001b78:	70bb      	strb	r3, [r7, #2]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	707b      	strb	r3, [r7, #1]
	I2C_Master_Start(config);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f7ff ff58 	bl	8001a34 <I2C_Master_Start>
	I2C_Master_Address(config, device_address,0);
 8001b84:	78fb      	ldrb	r3, [r7, #3]
 8001b86:	2200      	movs	r2, #0
 8001b88:	4619      	mov	r1, r3
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7ff ff81 	bl	8001a92 <I2C_Master_Address>
	I2C_Master_Send_Byte(config, reg_address);
 8001b90:	78bb      	ldrb	r3, [r7, #2]
 8001b92:	4619      	mov	r1, r3
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f7ff ffb2 	bl	8001afe <I2C_Master_Send_Byte>
	I2C_Master_Send_Byte(config, data);
 8001b9a:	787b      	ldrb	r3, [r7, #1]
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff ffad 	bl	8001afe <I2C_Master_Send_Byte>
	I2C_Master_Stop(config);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f7ff ffcb 	bl	8001b40 <I2C_Master_Stop>
}
 8001baa:	bf00      	nop
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
	...

08001bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	6039      	str	r1, [r7, #0]
 8001bbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	db0a      	blt.n	8001bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	490c      	ldr	r1, [pc, #48]	@ (8001c00 <__NVIC_SetPriority+0x4c>)
 8001bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd2:	0112      	lsls	r2, r2, #4
 8001bd4:	b2d2      	uxtb	r2, r2
 8001bd6:	440b      	add	r3, r1
 8001bd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bdc:	e00a      	b.n	8001bf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4908      	ldr	r1, [pc, #32]	@ (8001c04 <__NVIC_SetPriority+0x50>)
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	3b04      	subs	r3, #4
 8001bec:	0112      	lsls	r2, r2, #4
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	761a      	strb	r2, [r3, #24]
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	e000e100 	.word	0xe000e100
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3b01      	subs	r3, #1
 8001c14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c18:	d301      	bcc.n	8001c1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e00f      	b.n	8001c3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c48 <SysTick_Config+0x40>)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c26:	210f      	movs	r1, #15
 8001c28:	f04f 30ff 	mov.w	r0, #4294967295
 8001c2c:	f7ff ffc2 	bl	8001bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c30:	4b05      	ldr	r3, [pc, #20]	@ (8001c48 <SysTick_Config+0x40>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c36:	4b04      	ldr	r3, [pc, #16]	@ (8001c48 <SysTick_Config+0x40>)
 8001c38:	2207      	movs	r2, #7
 8001c3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	e000e010 	.word	0xe000e010

08001c4c <MCU_Clock_Setup>:
{
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
}

__STATIC_INLINE void MCU_Clock_Setup(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
//	uint8_t pll_m = 4;
//	uint8_t pll_n = 168; //192
//	uint8_t pll_p = 0;
//	uint8_t pll_q = 7;

	SystemInit();
 8001c52:	f000 f8cd 	bl	8001df0 <SystemInit>

	uint8_t pll_m = 8;
 8001c56:	2308      	movs	r3, #8
 8001c58:	71fb      	strb	r3, [r7, #7]
	uint16_t pll_n = 336; //192
 8001c5a:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001c5e:	80bb      	strh	r3, [r7, #4]
	uint8_t pll_p = 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	70fb      	strb	r3, [r7, #3]
	uint8_t pll_q = 7;
 8001c64:	2307      	movs	r3, #7
 8001c66:	70bb      	strb	r3, [r7, #2]

	RCC->PLLCFGR = 0x00000000;
 8001c68:	4b3c      	ldr	r3, [pc, #240]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 8001c6e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a3a      	ldr	r2, [pc, #232]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001c74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c78:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 8001c7a:	bf00      	nop
 8001c7c:	4b37      	ldr	r3, [pc, #220]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d0f9      	beq.n	8001c7c <MCU_Clock_Setup+0x30>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 8001c88:	4b34      	ldr	r3, [pc, #208]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8c:	4a33      	ldr	r2, [pc, #204]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c92:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 8001c94:	4b32      	ldr	r3, [pc, #200]	@ (8001d60 <MCU_Clock_Setup+0x114>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a31      	ldr	r2, [pc, #196]	@ (8001d60 <MCU_Clock_Setup+0x114>)
 8001c9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c9e:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 8001ca0:	4b30      	ldr	r3, [pc, #192]	@ (8001d64 <MCU_Clock_Setup+0x118>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a2f      	ldr	r2, [pc, #188]	@ (8001d64 <MCU_Clock_Setup+0x118>)
 8001ca6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001caa:	f043 0305 	orr.w	r3, r3, #5
 8001cae:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	78ba      	ldrb	r2, [r7, #2]
 8001cb6:	0611      	lsls	r1, r2, #24
 8001cb8:	78fa      	ldrb	r2, [r7, #3]
 8001cba:	0412      	lsls	r2, r2, #16
 8001cbc:	4311      	orrs	r1, r2
 8001cbe:	88ba      	ldrh	r2, [r7, #4]
 8001cc0:	0192      	lsls	r2, r2, #6
 8001cc2:	4311      	orrs	r1, r2
 8001cc4:	79fa      	ldrb	r2, [r7, #7]
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	4611      	mov	r1, r2
 8001cca:	4a24      	ldr	r2, [pc, #144]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001ccc:	430b      	orrs	r3, r1
 8001cce:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 8001cd0:	4b22      	ldr	r3, [pc, #136]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	4a21      	ldr	r2, [pc, #132]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001cd6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cda:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 8001cdc:	4b1f      	ldr	r3, [pc, #124]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001cde:	4a1f      	ldr	r2, [pc, #124]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001ce4:	4b1d      	ldr	r3, [pc, #116]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	4a1c      	ldr	r2, [pc, #112]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001cea:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8001cee:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	4a19      	ldr	r2, [pc, #100]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001cf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cfa:	6093      	str	r3, [r2, #8]




	RCC -> CR |= RCC_CR_PLLON;
 8001cfc:	4b17      	ldr	r3, [pc, #92]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a16      	ldr	r2, [pc, #88]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001d02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d06:	6013      	str	r3, [r2, #0]



	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 8001d08:	bf00      	nop
 8001d0a:	4b14      	ldr	r3, [pc, #80]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d0f9      	beq.n	8001d0a <MCU_Clock_Setup+0xbe>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 8001d16:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	4a10      	ldr	r2, [pc, #64]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 8001d22:	bf00      	nop
 8001d24:	4b0d      	ldr	r3, [pc, #52]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f003 0308 	and.w	r3, r3, #8
 8001d2c:	2b08      	cmp	r3, #8
 8001d2e:	d1f9      	bne.n	8001d24 <MCU_Clock_Setup+0xd8>
	SystemCoreClockUpdate();
 8001d30:	f000 f870 	bl	8001e14 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 8001d34:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <MCU_Clock_Setup+0x11c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	08db      	lsrs	r3, r3, #3
 8001d3a:	4a0c      	ldr	r2, [pc, #48]	@ (8001d6c <MCU_Clock_Setup+0x120>)
 8001d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d40:	085b      	lsrs	r3, r3, #1
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff ff60 	bl	8001c08 <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8001d48:	4b04      	ldr	r3, [pc, #16]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4c:	4a03      	ldr	r2, [pc, #12]	@ (8001d5c <MCU_Clock_Setup+0x110>)
 8001d4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d52:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	40007000 	.word	0x40007000
 8001d64:	40023c00 	.word	0x40023c00
 8001d68:	20000000 	.word	0x20000000
 8001d6c:	18618619 	.word	0x18618619

08001d70 <Delay_Config>:
}



__STATIC_INLINE uint32_t Delay_Config(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0

	SysTick->CTRL = 0;
 8001d74:	4b09      	ldr	r3, [pc, #36]	@ (8001d9c <Delay_Config+0x2c>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0x00FFFFFF;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	@ (8001d9c <Delay_Config+0x2c>)
 8001d7c:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8001d80:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8001d82:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <Delay_Config+0x2c>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 8001d88:	4b04      	ldr	r3, [pc, #16]	@ (8001d9c <Delay_Config+0x2c>)
 8001d8a:	2205      	movs	r2, #5
 8001d8c:	601a      	str	r2, [r3, #0]
	return (0UL);                                                     /* Function successful */
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	e000e010 	.word	0xe000e010

08001da0 <main>:

CS43L22_Config driver;


int main(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
	MCU_Clock_Setup();
 8001da4:	f7ff ff52 	bl	8001c4c <MCU_Clock_Setup>
	Delay_Config();
 8001da8:	f7ff ffe2 	bl	8001d70 <Delay_Config>




	driver.hardware_i2c.Port = I2C1;
 8001dac:	4b0e      	ldr	r3, [pc, #56]	@ (8001de8 <main+0x48>)
 8001dae:	4a0f      	ldr	r2, [pc, #60]	@ (8001dec <main+0x4c>)
 8001db0:	601a      	str	r2, [r3, #0]
	driver.hardware_i2c.SCL_Pin = I2C_Configuration.Pin.__I2C1__.SCL.PB6;
 8001db2:	23ce      	movs	r3, #206	@ 0xce
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	4b0c      	ldr	r3, [pc, #48]	@ (8001de8 <main+0x48>)
 8001db8:	711a      	strb	r2, [r3, #4]
	driver.hardware_i2c.SDA_Pin = I2C_Configuration.Pin.__I2C1__.SDA.PB9;
 8001dba:	23d1      	movs	r3, #209	@ 0xd1
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001de8 <main+0x48>)
 8001dc0:	715a      	strb	r2, [r3, #5]
	driver.hardware_i2c.DMA_Control = I2C_Configuration.DMA_Control.Disable;
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	4b08      	ldr	r3, [pc, #32]	@ (8001de8 <main+0x48>)
 8001dc6:	739a      	strb	r2, [r3, #14]
	driver.hardware_i2c.Interrupts = I2C_Configuration.Interrupts.Disable;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <main+0x48>)
 8001dce:	735a      	strb	r2, [r3, #13]
	driver.hardware_i2c.Mode = I2C_Configuration.Mode.Master;
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	4b05      	ldr	r3, [pc, #20]	@ (8001de8 <main+0x48>)
 8001dd4:	731a      	strb	r2, [r3, #12]
	driver.hardware_i2c.Speed_Mode = I2C_Configuration.Speed_Mode.FM_Mode;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4b03      	ldr	r3, [pc, #12]	@ (8001de8 <main+0x48>)
 8001ddc:	609a      	str	r2, [r3, #8]
	CS43L22_Init(&driver);
 8001dde:	4802      	ldr	r0, [pc, #8]	@ (8001de8 <main+0x48>)
 8001de0:	f7fe fa06 	bl	80001f0 <CS43L22_Init>





	for(;;);
 8001de4:	bf00      	nop
 8001de6:	e7fd      	b.n	8001de4 <main+0x44>
 8001de8:	20000290 	.word	0x20000290
 8001dec:	40005400 	.word	0x40005400

08001df0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001df4:	4b06      	ldr	r3, [pc, #24]	@ (8001e10 <SystemInit+0x20>)
 8001df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dfa:	4a05      	ldr	r2, [pc, #20]	@ (8001e10 <SystemInit+0x20>)
 8001dfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	e000ed00 	.word	0xe000ed00

08001e14 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b087      	sub	sp, #28
 8001e18:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	613b      	str	r3, [r7, #16]
 8001e1e:	2300      	movs	r3, #0
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	2302      	movs	r3, #2
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	2300      	movs	r3, #0
 8001e28:	60bb      	str	r3, [r7, #8]
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001e2e:	4b34      	ldr	r3, [pc, #208]	@ (8001f00 <SystemCoreClockUpdate+0xec>)
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	f003 030c 	and.w	r3, r3, #12
 8001e36:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	2b08      	cmp	r3, #8
 8001e3c:	d011      	beq.n	8001e62 <SystemCoreClockUpdate+0x4e>
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	2b08      	cmp	r3, #8
 8001e42:	d844      	bhi.n	8001ece <SystemCoreClockUpdate+0xba>
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d003      	beq.n	8001e52 <SystemCoreClockUpdate+0x3e>
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	2b04      	cmp	r3, #4
 8001e4e:	d004      	beq.n	8001e5a <SystemCoreClockUpdate+0x46>
 8001e50:	e03d      	b.n	8001ece <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001e52:	4b2c      	ldr	r3, [pc, #176]	@ (8001f04 <SystemCoreClockUpdate+0xf0>)
 8001e54:	4a2c      	ldr	r2, [pc, #176]	@ (8001f08 <SystemCoreClockUpdate+0xf4>)
 8001e56:	601a      	str	r2, [r3, #0]
      break;
 8001e58:	e03d      	b.n	8001ed6 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f04 <SystemCoreClockUpdate+0xf0>)
 8001e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8001f0c <SystemCoreClockUpdate+0xf8>)
 8001e5e:	601a      	str	r2, [r3, #0]
      break;
 8001e60:	e039      	b.n	8001ed6 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001e62:	4b27      	ldr	r3, [pc, #156]	@ (8001f00 <SystemCoreClockUpdate+0xec>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	0d9b      	lsrs	r3, r3, #22
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e6e:	4b24      	ldr	r3, [pc, #144]	@ (8001f00 <SystemCoreClockUpdate+0xec>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e76:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d00c      	beq.n	8001e98 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001e7e:	4a23      	ldr	r2, [pc, #140]	@ (8001f0c <SystemCoreClockUpdate+0xf8>)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e86:	4a1e      	ldr	r2, [pc, #120]	@ (8001f00 <SystemCoreClockUpdate+0xec>)
 8001e88:	6852      	ldr	r2, [r2, #4]
 8001e8a:	0992      	lsrs	r2, r2, #6
 8001e8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e90:	fb02 f303 	mul.w	r3, r2, r3
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	e00b      	b.n	8001eb0 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001e98:	4a1b      	ldr	r2, [pc, #108]	@ (8001f08 <SystemCoreClockUpdate+0xf4>)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea0:	4a17      	ldr	r2, [pc, #92]	@ (8001f00 <SystemCoreClockUpdate+0xec>)
 8001ea2:	6852      	ldr	r2, [r2, #4]
 8001ea4:	0992      	lsrs	r2, r2, #6
 8001ea6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001eaa:	fb02 f303 	mul.w	r3, r2, r3
 8001eae:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001eb0:	4b13      	ldr	r3, [pc, #76]	@ (8001f00 <SystemCoreClockUpdate+0xec>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	0c1b      	lsrs	r3, r3, #16
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	3301      	adds	r3, #1
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8001ec0:	697a      	ldr	r2, [r7, #20]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec8:	4a0e      	ldr	r2, [pc, #56]	@ (8001f04 <SystemCoreClockUpdate+0xf0>)
 8001eca:	6013      	str	r3, [r2, #0]
      break;
 8001ecc:	e003      	b.n	8001ed6 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8001ece:	4b0d      	ldr	r3, [pc, #52]	@ (8001f04 <SystemCoreClockUpdate+0xf0>)
 8001ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f08 <SystemCoreClockUpdate+0xf4>)
 8001ed2:	601a      	str	r2, [r3, #0]
      break;
 8001ed4:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f00 <SystemCoreClockUpdate+0xec>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	091b      	lsrs	r3, r3, #4
 8001edc:	f003 030f 	and.w	r3, r3, #15
 8001ee0:	4a0b      	ldr	r2, [pc, #44]	@ (8001f10 <SystemCoreClockUpdate+0xfc>)
 8001ee2:	5cd3      	ldrb	r3, [r2, r3]
 8001ee4:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8001ee6:	4b07      	ldr	r3, [pc, #28]	@ (8001f04 <SystemCoreClockUpdate+0xf0>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef0:	4a04      	ldr	r2, [pc, #16]	@ (8001f04 <SystemCoreClockUpdate+0xf0>)
 8001ef2:	6013      	str	r3, [r2, #0]
}
 8001ef4:	bf00      	nop
 8001ef6:	371c      	adds	r7, #28
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	40023800 	.word	0x40023800
 8001f04:	20000000 	.word	0x20000000
 8001f08:	00f42400 	.word	0x00f42400
 8001f0c:	017d7840 	.word	0x017d7840
 8001f10:	08001fc8 	.word	0x08001fc8

08001f14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f14:	480d      	ldr	r0, [pc, #52]	@ (8001f4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f16:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f18:	f7ff ff6a 	bl	8001df0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f1c:	480c      	ldr	r0, [pc, #48]	@ (8001f50 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f1e:	490d      	ldr	r1, [pc, #52]	@ (8001f54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f20:	4a0d      	ldr	r2, [pc, #52]	@ (8001f58 <LoopForever+0xe>)
  movs r3, #0
 8001f22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f24:	e002      	b.n	8001f2c <LoopCopyDataInit>

08001f26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f2a:	3304      	adds	r3, #4

08001f2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f30:	d3f9      	bcc.n	8001f26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f32:	4a0a      	ldr	r2, [pc, #40]	@ (8001f5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f34:	4c0a      	ldr	r4, [pc, #40]	@ (8001f60 <LoopForever+0x16>)
  movs r3, #0
 8001f36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f38:	e001      	b.n	8001f3e <LoopFillZerobss>

08001f3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f3c:	3204      	adds	r2, #4

08001f3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f40:	d3fb      	bcc.n	8001f3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001f42:	f000 f811 	bl	8001f68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f46:	f7ff ff2b 	bl	8001da0 <main>

08001f4a <LoopForever>:

LoopForever:
  b LoopForever
 8001f4a:	e7fe      	b.n	8001f4a <LoopForever>
  ldr   r0, =_estack
 8001f4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f54:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001f58:	08001fe0 	.word	0x08001fe0
  ldr r2, =_sbss
 8001f5c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001f60:	200002a0 	.word	0x200002a0

08001f64 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f64:	e7fe      	b.n	8001f64 <ADC_IRQHandler>
	...

08001f68 <__libc_init_array>:
 8001f68:	b570      	push	{r4, r5, r6, lr}
 8001f6a:	4d0d      	ldr	r5, [pc, #52]	@ (8001fa0 <__libc_init_array+0x38>)
 8001f6c:	4c0d      	ldr	r4, [pc, #52]	@ (8001fa4 <__libc_init_array+0x3c>)
 8001f6e:	1b64      	subs	r4, r4, r5
 8001f70:	10a4      	asrs	r4, r4, #2
 8001f72:	2600      	movs	r6, #0
 8001f74:	42a6      	cmp	r6, r4
 8001f76:	d109      	bne.n	8001f8c <__libc_init_array+0x24>
 8001f78:	4d0b      	ldr	r5, [pc, #44]	@ (8001fa8 <__libc_init_array+0x40>)
 8001f7a:	4c0c      	ldr	r4, [pc, #48]	@ (8001fac <__libc_init_array+0x44>)
 8001f7c:	f000 f818 	bl	8001fb0 <_init>
 8001f80:	1b64      	subs	r4, r4, r5
 8001f82:	10a4      	asrs	r4, r4, #2
 8001f84:	2600      	movs	r6, #0
 8001f86:	42a6      	cmp	r6, r4
 8001f88:	d105      	bne.n	8001f96 <__libc_init_array+0x2e>
 8001f8a:	bd70      	pop	{r4, r5, r6, pc}
 8001f8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f90:	4798      	blx	r3
 8001f92:	3601      	adds	r6, #1
 8001f94:	e7ee      	b.n	8001f74 <__libc_init_array+0xc>
 8001f96:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f9a:	4798      	blx	r3
 8001f9c:	3601      	adds	r6, #1
 8001f9e:	e7f2      	b.n	8001f86 <__libc_init_array+0x1e>
 8001fa0:	08001fd8 	.word	0x08001fd8
 8001fa4:	08001fd8 	.word	0x08001fd8
 8001fa8:	08001fd8 	.word	0x08001fd8
 8001fac:	08001fdc 	.word	0x08001fdc

08001fb0 <_init>:
 8001fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fb2:	bf00      	nop
 8001fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fb6:	bc08      	pop	{r3}
 8001fb8:	469e      	mov	lr, r3
 8001fba:	4770      	bx	lr

08001fbc <_fini>:
 8001fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fbe:	bf00      	nop
 8001fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fc2:	bc08      	pop	{r3}
 8001fc4:	469e      	mov	lr, r3
 8001fc6:	4770      	bx	lr
