Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : top
Version: Q-2019.12-SP5-2
Date   : Sun Jun 27 20:45:17 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: B2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B2[1] (in)                                              0.00       0.00 f
  U305/Y (INVXL)                                          0.60       0.60 r
  U263/S (ADDFX1)                                         0.58       1.19 r
  U242/S (ADDFX1)                                         0.57       1.76 f
  U1515/S (ADDFX1)                                        0.36       2.12 r
  U1513/S (ADDFHX1)                                       0.39       2.51 f
  U1498/Y (NOR2X1)                                        0.21       2.72 r
  U1612/Y (NOR2X1)                                        0.14       2.86 f
  U720/Y (AOI21X2)                                        0.19       3.05 r
  U1615/Y (OAI21X2)                                       0.14       3.18 f
  U1625/Y (AOI21X1)                                       0.18       3.37 r
  U1626/Y (XOR2X1)                                        0.23       3.60 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: B2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B2[1] (in)                                              0.00       0.00 f
  U305/Y (INVXL)                                          0.60       0.60 r
  U263/S (ADDFX1)                                         0.58       1.19 r
  U242/S (ADDFX1)                                         0.57       1.76 f
  U1515/S (ADDFX1)                                        0.36       2.12 r
  U1513/S (ADDFHX1)                                       0.39       2.51 f
  U1498/Y (NOR2X1)                                        0.21       2.72 r
  U1612/Y (NOR2X1)                                        0.14       2.86 f
  U720/Y (AOI21X2)                                        0.19       3.05 r
  U1615/Y (OAI21X2)                                       0.14       3.18 f
  U1628/Y (AOI21X1)                                       0.18       3.37 r
  U1630/Y (XOR2X1)                                        0.23       3.60 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: B2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B2[1] (in)                                              0.00       0.00 f
  U305/Y (INVXL)                                          0.60       0.60 r
  U263/S (ADDFX1)                                         0.58       1.19 r
  U242/S (ADDFX1)                                         0.57       1.76 f
  U1515/S (ADDFX1)                                        0.36       2.12 r
  U1513/S (ADDFHX1)                                       0.39       2.51 f
  U1498/Y (NOR2X1)                                        0.21       2.72 r
  U1612/Y (NOR2X1)                                        0.14       2.86 f
  U720/Y (AOI21X2)                                        0.19       3.05 r
  U1615/Y (OAI21X2)                                       0.14       3.18 f
  U1621/Y (AOI21X1)                                       0.18       3.37 r
  U1624/Y (XOR2X1)                                        0.23       3.60 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U326/Y (AND3X2)                                         0.50       0.51 f
  U277/Y (BUFX2)                                          0.25       0.76 f
  U835/Y (MXI2XL)                                         0.28       1.04 r
  UFIRROOT/DP_OP_37J14_126_8590/U285/Y (MXI2XL)           0.28       1.32 f
  U1714/CO (ADDFHX1)                                      0.30       1.61 f
  U719/CO (ADDFHX1)                                       0.28       1.89 f
  U1718/S (ADDFX1)                                        0.58       2.47 f
  U337/Y (NOR2X1)                                         0.21       2.69 r
  U559/Y (OAI21X1)                                        0.14       2.83 f
  U968/Y (AOI21X1)                                        0.20       3.03 r
  U1748/Y (OAI21X2)                                       0.15       3.18 f
  U1761/Y (AOI21X1)                                       0.21       3.39 r
  U1763/Y (XOR2X1)                                        0.24       3.63 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX4)                  0.00       3.63 f
  data arrival time                                                  3.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX4)                 0.00       4.00 r
  library setup time                                     -0.36       3.64
  data required time                                                 3.64
  --------------------------------------------------------------------------
  data required time                                                 3.64
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U326/Y (AND3X2)                                         0.50       0.51 f
  U277/Y (BUFX2)                                          0.25       0.76 f
  U835/Y (MXI2XL)                                         0.28       1.04 r
  UFIRROOT/DP_OP_37J14_126_8590/U285/Y (MXI2XL)           0.28       1.32 f
  U1714/CO (ADDFHX1)                                      0.30       1.61 f
  U719/CO (ADDFHX1)                                       0.28       1.89 f
  U1718/S (ADDFX1)                                        0.58       2.47 f
  U337/Y (NOR2X1)                                         0.21       2.69 r
  U559/Y (OAI21X1)                                        0.14       2.83 f
  U968/Y (AOI21X1)                                        0.20       3.03 r
  U1748/Y (OAI21X2)                                       0.15       3.18 f
  U1753/Y (AOI21X1)                                       0.19       3.37 r
  U1755/Y (XOR2X1)                                        0.23       3.60 f
  UFIRROOT/UFIR/Reg4_reg[14]/D (DFFHQX1)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg4_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U326/Y (AND3X2)                                         0.50       0.51 f
  U277/Y (BUFX2)                                          0.25       0.76 f
  U835/Y (MXI2XL)                                         0.28       1.04 r
  UFIRROOT/DP_OP_37J14_126_8590/U285/Y (MXI2XL)           0.28       1.32 f
  U1714/CO (ADDFHX1)                                      0.30       1.61 f
  U719/CO (ADDFHX1)                                       0.28       1.89 f
  U1718/S (ADDFX1)                                        0.58       2.47 f
  U337/Y (NOR2X1)                                         0.21       2.69 r
  U559/Y (OAI21X1)                                        0.14       2.83 f
  U968/Y (AOI21X1)                                        0.20       3.03 r
  U1748/Y (OAI21X2)                                       0.15       3.18 f
  U1757/Y (AOI21X1)                                       0.19       3.37 r
  U1759/Y (XOR2X1)                                        0.23       3.60 f
  UFIRROOT/UFIR/Reg4_reg[13]/D (DFFHQX1)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg4_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: bcd_fir/bin_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FIR_out0_7[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  bcd_fir/bin_reg_reg[7]/CK (DFFRHQX1)                    0.00       0.00 r
  bcd_fir/bin_reg_reg[7]/Q (DFFRHQX1)                     0.43       0.43 r
  U1631/Y (OAI21X1)                                       0.19       0.62 f
  U328/Y (INVXL)                                          0.12       0.74 r
  U1207/Y (NAND2XL)                                       0.08       0.82 f
  U1206/Y (NAND2X1)                                       0.13       0.95 r
  U769/Y (NAND2X1)                                        0.13       1.08 f
  U426/Y (OAI21X1)                                        0.15       1.23 r
  U417/Y (INVXL)                                          0.08       1.31 f
  U1098/Y (NAND2X1)                                       0.11       1.42 r
  U1176/Y (OAI21X1)                                       0.12       1.54 f
  U1208/Y (OAI21X1)                                       0.22       1.76 r
  U768/Y (NAND2X1)                                        0.11       1.87 f
  U1638/Y (NAND2X1)                                       0.16       2.03 r
  U383/Y (NAND2X1)                                        0.10       2.13 f
  U520/Y (NOR2X1)                                         0.10       2.23 r
  U1102/Y (OAI2BB1X2)                                     0.24       2.47 r
  U1641/Y (NOR2X2)                                        0.08       2.55 f
  U1177/Y (NOR2X1)                                        0.19       2.74 r
  U1643/Y (NAND2X2)                                       0.13       2.87 f
  U1646/Y (NAND2X2)                                       0.13       3.00 r
  U1647/Y (NAND2X4)                                       0.11       3.11 f
  U232/Y (OAI21X2)                                        0.24       3.34 r
  U1649/Y (INVX2)                                         0.07       3.41 f
  U219/Y (NOR2X1)                                         0.20       3.61 r
  U501/Y (NOR2X1)                                         0.10       3.71 f
  U500/Y (OAI2BB1XL)                                      0.21       3.93 f
  U1651/Y (NAND2XL)                                       0.07       4.00 r
  FIR_out0_7[6] (out)                                     0.00       4.00 r
  data arrival time                                                  4.00

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                   0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U774/Y (MXI2XL)                                         0.23       1.00 r
  UFIRROOT/DP_OP_38J14_127_8590/U233/Y (NOR2X1)           0.10       1.10 f
  U1469/CO (ADDFX1)                                       0.34       1.44 f
  U1484/S (ADDFX1)                                        0.37       1.82 r
  U1486/CO (ADDFX1)                                       0.30       2.11 r
  U412/S (ADDFHX1)                                        0.38       2.50 f
  U1487/Y (NOR2X1)                                        0.20       2.69 r
  U1826/Y (NOR2X1)                                        0.12       2.81 f
  U535/Y (AOI21X1)                                        0.22       3.03 r
  U1828/Y (OAI21X2)                                       0.15       3.18 f
  U1840/Y (AOI21X1)                                       0.19       3.36 r
  U317/Y (XOR2XL)                                         0.26       3.62 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX4)                  0.00       3.62 f
  data arrival time                                                  3.62

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX4)                 0.00       4.00 r
  library setup time                                     -0.37       3.63
  data required time                                                 3.63
  --------------------------------------------------------------------------
  data required time                                                 3.63
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U301/Y (AND3X4)                                         0.44       0.45 f
  U283/Y (BUFX2)                                          0.24       0.68 f
  U343/Y (NAND2BXL)                                       0.13       0.81 r
  UFIRROOT/DP_OP_35J14_124_8590/U237/Y (NOR2X1)           0.08       0.89 f
  U258/S (ADDHXL)                                         0.28       1.17 f
  U1452/CO (ADDFHX1)                                      0.41       1.57 f
  U416/CO (ADDFHX1)                                       0.28       1.85 f
  U1573/S (ADDFX1)                                        0.58       2.43 f
  U811/Y (NOR2X1)                                         0.19       2.62 r
  U808/Y (OAI21XL)                                        0.16       2.77 f
  U1593/Y (AOI21XL)                                       0.25       3.02 r
  U1594/Y (OAI21X2)                                       0.16       3.18 f
  U1804/Y (AOI21X1)                                       0.19       3.36 r
  U1805/Y (XOR2X1)                                        0.23       3.60 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U301/Y (AND3X4)                                         0.44       0.45 f
  U283/Y (BUFX2)                                          0.24       0.68 f
  U343/Y (NAND2BXL)                                       0.13       0.81 r
  UFIRROOT/DP_OP_35J14_124_8590/U237/Y (NOR2X1)           0.08       0.89 f
  U258/S (ADDHXL)                                         0.28       1.17 f
  U1452/CO (ADDFHX1)                                      0.41       1.57 f
  U416/CO (ADDFHX1)                                       0.28       1.85 f
  U1573/S (ADDFX1)                                        0.58       2.43 f
  U811/Y (NOR2X1)                                         0.19       2.62 r
  U808/Y (OAI21XL)                                        0.16       2.77 f
  U1593/Y (AOI21XL)                                       0.25       3.02 r
  U1594/Y (OAI21X2)                                       0.16       3.18 f
  U1603/Y (AOI21X1)                                       0.19       3.36 r
  U1605/Y (XOR2X1)                                        0.23       3.60 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U301/Y (AND3X4)                                         0.44       0.45 f
  U283/Y (BUFX2)                                          0.24       0.68 f
  U343/Y (NAND2BXL)                                       0.13       0.81 r
  UFIRROOT/DP_OP_35J14_124_8590/U237/Y (NOR2X1)           0.08       0.89 f
  U258/S (ADDHXL)                                         0.28       1.17 f
  U1452/CO (ADDFHX1)                                      0.41       1.57 f
  U416/CO (ADDFHX1)                                       0.28       1.85 f
  U1573/S (ADDFX1)                                        0.58       2.43 f
  U811/Y (NOR2X1)                                         0.19       2.62 r
  U808/Y (OAI21XL)                                        0.16       2.77 f
  U1593/Y (AOI21XL)                                       0.25       3.02 r
  U1594/Y (OAI21X2)                                       0.16       3.18 f
  U1599/Y (AOI21X1)                                       0.19       3.36 r
  U1601/Y (XOR2X1)                                        0.23       3.60 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U324/Y (AND3X4)                                         0.58       0.58 f
  U782/Y (MXI2XL)                                         0.33       0.92 r
  UFIRROOT/DP_OP_37J14_126_8590/U309/Y (MXI2XL)           0.30       1.21 f
  U1726/CO (ADDFX1)                                       0.36       1.57 f
  U1725/S (ADDFX1)                                        0.57       2.14 f
  U1229/Y (NAND2XL)                                       0.14       2.28 r
  U1228/Y (INVXL)                                         0.09       2.37 f
  U796/Y (AOI21XL)                                        0.20       2.57 r
  U313/Y (OAI21X1)                                        0.13       2.70 f
  U216/Y (AOI21X1)                                        0.30       3.00 r
  U1748/Y (OAI21X2)                                       0.17       3.17 f
  U1761/Y (AOI21X1)                                       0.21       3.38 r
  U1763/Y (XOR2X1)                                        0.24       3.63 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX4)                  0.00       3.63 f
  data arrival time                                                  3.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX4)                 0.00       4.00 r
  library setup time                                     -0.36       3.64
  data required time                                                 3.64
  --------------------------------------------------------------------------
  data required time                                                 3.64
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U324/Y (AND3X4)                                         0.58       0.58 f
  U782/Y (MXI2XL)                                         0.33       0.92 r
  UFIRROOT/DP_OP_37J14_126_8590/U309/Y (MXI2XL)           0.30       1.21 f
  U1726/CO (ADDFX1)                                       0.36       1.57 f
  U1725/S (ADDFX1)                                        0.57       2.14 f
  U1229/Y (NAND2XL)                                       0.14       2.28 r
  U1228/Y (INVXL)                                         0.09       2.37 f
  U796/Y (AOI21XL)                                        0.20       2.57 r
  U313/Y (OAI21X1)                                        0.13       2.70 f
  U216/Y (AOI21X1)                                        0.30       3.00 r
  U1748/Y (OAI21X2)                                       0.17       3.17 f
  U1753/Y (AOI21X1)                                       0.19       3.36 r
  U1755/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg4_reg[14]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg4_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U324/Y (AND3X4)                                         0.58       0.58 f
  U782/Y (MXI2XL)                                         0.33       0.92 r
  UFIRROOT/DP_OP_37J14_126_8590/U309/Y (MXI2XL)           0.30       1.21 f
  U1726/CO (ADDFX1)                                       0.36       1.57 f
  U1725/S (ADDFX1)                                        0.57       2.14 f
  U1229/Y (NAND2XL)                                       0.14       2.28 r
  U1228/Y (INVXL)                                         0.09       2.37 f
  U796/Y (AOI21XL)                                        0.20       2.57 r
  U313/Y (OAI21X1)                                        0.13       2.70 f
  U216/Y (AOI21X1)                                        0.30       3.00 r
  U1748/Y (OAI21X2)                                       0.17       3.17 f
  U1757/Y (AOI21X1)                                       0.19       3.36 r
  U1759/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg4_reg[13]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg4_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B1[7] (in)                                              0.00       0.00 f
  U291/Y (INVX2)                                          0.54       0.54 r
  U889/Y (MXI2X1)                                         0.31       0.85 f
  UFIRROOT/DP_OP_35J14_124_8590/U229/Y (NOR2X1)           0.15       1.01 r
  U249/S (ADDFX1)                                         0.59       1.59 f
  U1596/S (ADDFX1)                                        0.44       2.03 r
  U1595/S (ADDFHX1)                                       0.42       2.45 f
  U588/Y (NOR2X1)                                         0.20       2.65 r
  U550/Y (NOR2X1)                                         0.11       2.76 f
  U1593/Y (AOI21XL)                                       0.26       3.02 r
  U1594/Y (OAI21X2)                                       0.16       3.17 f
  U1804/Y (AOI21X1)                                       0.19       3.36 r
  U1805/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B1[7] (in)                                              0.00       0.00 f
  U291/Y (INVX2)                                          0.54       0.54 r
  U889/Y (MXI2X1)                                         0.31       0.85 f
  UFIRROOT/DP_OP_35J14_124_8590/U229/Y (NOR2X1)           0.15       1.01 r
  U249/S (ADDFX1)                                         0.59       1.59 f
  U1596/S (ADDFX1)                                        0.44       2.03 r
  U1595/S (ADDFHX1)                                       0.42       2.45 f
  U588/Y (NOR2X1)                                         0.20       2.65 r
  U550/Y (NOR2X1)                                         0.11       2.76 f
  U1593/Y (AOI21XL)                                       0.26       3.02 r
  U1594/Y (OAI21X2)                                       0.16       3.17 f
  U1603/Y (AOI21X1)                                       0.19       3.36 r
  U1605/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B1[7] (in)                                              0.00       0.00 f
  U291/Y (INVX2)                                          0.54       0.54 r
  U889/Y (MXI2X1)                                         0.31       0.85 f
  UFIRROOT/DP_OP_35J14_124_8590/U229/Y (NOR2X1)           0.15       1.01 r
  U249/S (ADDFX1)                                         0.59       1.59 f
  U1596/S (ADDFX1)                                        0.44       2.03 r
  U1595/S (ADDFHX1)                                       0.42       2.45 f
  U588/Y (NOR2X1)                                         0.20       2.65 r
  U550/Y (NOR2X1)                                         0.11       2.76 f
  U1593/Y (AOI21XL)                                       0.26       3.02 r
  U1594/Y (OAI21X2)                                       0.16       3.17 f
  U1599/Y (AOI21X1)                                       0.19       3.36 r
  U1601/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U774/Y (MXI2XL)                                         0.23       1.00 r
  UFIRROOT/DP_OP_38J14_127_8590/U233/Y (NOR2X1)           0.10       1.10 f
  U1469/CO (ADDFX1)                                       0.34       1.44 f
  U1484/S (ADDFX1)                                        0.37       1.82 r
  U1486/CO (ADDFX1)                                       0.30       2.11 r
  U412/S (ADDFHX1)                                        0.38       2.50 f
  U1487/Y (NOR2X1)                                        0.20       2.69 r
  U1826/Y (NOR2X1)                                        0.12       2.81 f
  U535/Y (AOI21X1)                                        0.22       3.03 r
  U1828/Y (OAI21X2)                                       0.15       3.18 f
  U1832/Y (AOI21X1)                                       0.18       3.36 r
  U1835/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg3_reg[14]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg3_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U774/Y (MXI2XL)                                         0.23       1.00 r
  UFIRROOT/DP_OP_38J14_127_8590/U233/Y (NOR2X1)           0.10       1.10 f
  U1469/CO (ADDFX1)                                       0.34       1.44 f
  U1484/S (ADDFX1)                                        0.37       1.82 r
  U1486/CO (ADDFX1)                                       0.30       2.11 r
  U412/S (ADDFHX1)                                        0.38       2.50 f
  U1487/Y (NOR2X1)                                        0.20       2.69 r
  U1826/Y (NOR2X1)                                        0.12       2.81 f
  U535/Y (AOI21X1)                                        0.22       3.03 r
  U1828/Y (OAI21X2)                                       0.15       3.18 f
  U1837/Y (AOI21X1)                                       0.18       3.36 r
  U1839/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg3_reg[13]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg3_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U286/Y (BUFX4)                                          0.26       0.66 f
  U1081/Y (MXI2XL)                                        0.30       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U283/Y (MXI2XL)           0.34       1.30 f
  U1110/CO (ADDFHX1)                                      0.42       1.71 f
  U1103/CO (ADDFHX1)                                      0.33       2.04 f
  U1575/S (ADDFHX1)                                       0.41       2.45 f
  U1574/Y (NOR2X1)                                        0.21       2.66 r
  U550/Y (NOR2X1)                                         0.10       2.76 f
  U1593/Y (AOI21XL)                                       0.26       3.02 r
  U1594/Y (OAI21X2)                                       0.16       3.17 f
  U1804/Y (AOI21X1)                                       0.19       3.36 r
  U1805/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U286/Y (BUFX4)                                          0.26       0.66 f
  U1081/Y (MXI2XL)                                        0.30       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U283/Y (MXI2XL)           0.34       1.30 f
  U1110/CO (ADDFHX1)                                      0.42       1.71 f
  U1103/CO (ADDFHX1)                                      0.33       2.04 f
  U1575/S (ADDFHX1)                                       0.41       2.45 f
  U1574/Y (NOR2X1)                                        0.21       2.66 r
  U550/Y (NOR2X1)                                         0.10       2.76 f
  U1593/Y (AOI21XL)                                       0.26       3.02 r
  U1594/Y (OAI21X2)                                       0.16       3.17 f
  U1603/Y (AOI21X1)                                       0.19       3.36 r
  U1605/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U286/Y (BUFX4)                                          0.26       0.66 f
  U1081/Y (MXI2XL)                                        0.30       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U283/Y (MXI2XL)           0.34       1.30 f
  U1110/CO (ADDFHX1)                                      0.42       1.71 f
  U1103/CO (ADDFHX1)                                      0.33       2.04 f
  U1575/S (ADDFHX1)                                       0.41       2.45 f
  U1574/Y (NOR2X1)                                        0.21       2.66 r
  U550/Y (NOR2X1)                                         0.10       2.76 f
  U1593/Y (AOI21XL)                                       0.26       3.02 r
  U1594/Y (OAI21X2)                                       0.16       3.17 f
  U1599/Y (AOI21X1)                                       0.19       3.36 r
  U1601/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B2[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B2[7] (in)                                              0.00       0.00 r
  U327/Y (INVX2)                                          0.42       0.42 f
  U455/Y (NAND2BXL)                                       0.31       0.73 f
  UFIRROOT/DP_OP_36J14_125_8590/U237/Y (NOR2X1)           0.14       0.87 r
  U1492/S (ADDHXL)                                        0.22       1.09 r
  U638/CO (ADDFX1)                                        0.63       1.72 r
  U626/CO (ADDFX2)                                        0.37       2.08 r
  U1497/S (ADDFHX1)                                       0.40       2.49 f
  U228/Y (NOR2X1)                                         0.20       2.68 r
  U1511/Y (OAI21X1)                                       0.18       2.86 f
  U720/Y (AOI21X2)                                        0.18       3.04 r
  U1615/Y (OAI21X2)                                       0.14       3.18 f
  U1625/Y (AOI21X1)                                       0.18       3.36 r
  U1626/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B2[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B2[7] (in)                                              0.00       0.00 r
  U327/Y (INVX2)                                          0.42       0.42 f
  U455/Y (NAND2BXL)                                       0.31       0.73 f
  UFIRROOT/DP_OP_36J14_125_8590/U237/Y (NOR2X1)           0.14       0.87 r
  U1492/S (ADDHXL)                                        0.22       1.09 r
  U638/CO (ADDFX1)                                        0.63       1.72 r
  U626/CO (ADDFX2)                                        0.37       2.08 r
  U1497/S (ADDFHX1)                                       0.40       2.49 f
  U228/Y (NOR2X1)                                         0.20       2.68 r
  U1511/Y (OAI21X1)                                       0.18       2.86 f
  U720/Y (AOI21X2)                                        0.18       3.04 r
  U1615/Y (OAI21X2)                                       0.14       3.18 f
  U1628/Y (AOI21X1)                                       0.18       3.36 r
  U1630/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B2[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B2[7] (in)                                              0.00       0.00 r
  U327/Y (INVX2)                                          0.42       0.42 f
  U455/Y (NAND2BXL)                                       0.31       0.73 f
  UFIRROOT/DP_OP_36J14_125_8590/U237/Y (NOR2X1)           0.14       0.87 r
  U1492/S (ADDHXL)                                        0.22       1.09 r
  U638/CO (ADDFX1)                                        0.63       1.72 r
  U626/CO (ADDFX2)                                        0.37       2.08 r
  U1497/S (ADDFHX1)                                       0.40       2.49 f
  U228/Y (NOR2X1)                                         0.20       2.68 r
  U1511/Y (OAI21X1)                                       0.18       2.86 f
  U720/Y (AOI21X2)                                        0.18       3.04 r
  U1615/Y (OAI21X2)                                       0.14       3.18 f
  U1621/Y (AOI21X1)                                       0.18       3.36 r
  U1624/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U303/Y (BUFX2)                                          0.32       0.72 f
  U1151/Y (MXI2X1)                                        0.21       0.93 r
  UFIRROOT/DP_OP_33J14_122_8590/U303/Y (MXI2X1)           0.23       1.16 f
  U266/CO (ADDFX1)                                        0.34       1.50 f
  U1861/CO (ADDFX1)                                       0.34       1.84 f
  U1860/S (ADDFX1)                                        0.59       2.43 f
  U226/Y (NOR2X1)                                         0.21       2.64 r
  U1874/Y (OAI21X1)                                       0.11       2.75 f
  U215/Y (AOI21X1)                                        0.26       3.00 r
  U1880/Y (OAI21X2)                                       0.17       3.17 f
  U1912/Y (AOI21X1)                                       0.19       3.36 r
  U1913/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg2_reg[14]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U303/Y (BUFX2)                                          0.32       0.72 f
  U1151/Y (MXI2X1)                                        0.21       0.93 r
  UFIRROOT/DP_OP_33J14_122_8590/U303/Y (MXI2X1)           0.23       1.16 f
  U266/CO (ADDFX1)                                        0.34       1.50 f
  U1861/CO (ADDFX1)                                       0.34       1.84 f
  U1860/S (ADDFX1)                                        0.59       2.43 f
  U226/Y (NOR2X1)                                         0.21       2.64 r
  U1874/Y (OAI21X1)                                       0.11       2.75 f
  U215/Y (AOI21X1)                                        0.26       3.00 r
  U1880/Y (OAI21X2)                                       0.17       3.17 f
  U1884/Y (AOI21X1)                                       0.19       3.36 r
  U1889/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg2_reg[13]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U303/Y (BUFX2)                                          0.32       0.72 f
  U1151/Y (MXI2X1)                                        0.21       0.93 r
  UFIRROOT/DP_OP_33J14_122_8590/U303/Y (MXI2X1)           0.23       1.16 f
  U266/CO (ADDFX1)                                        0.34       1.50 f
  U1861/CO (ADDFX1)                                       0.34       1.84 f
  U1860/S (ADDFX1)                                        0.59       2.43 f
  U226/Y (NOR2X1)                                         0.21       2.64 r
  U1874/Y (OAI21X1)                                       0.11       2.75 f
  U215/Y (AOI21X1)                                        0.26       3.00 r
  U1880/Y (OAI21X2)                                       0.17       3.17 f
  U1893/Y (AOI21X1)                                       0.19       3.36 r
  U1894/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg2_reg[15]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B1[7] (in)                                              0.00       0.00 r
  U291/Y (INVX2)                                          0.42       0.42 f
  U343/Y (NAND2BXL)                                       0.31       0.74 f
  UFIRROOT/DP_OP_35J14_124_8590/U237/Y (NOR2X1)           0.14       0.87 r
  U258/S (ADDHXL)                                         0.29       1.16 f
  U1452/CO (ADDFHX1)                                      0.41       1.57 f
  U416/CO (ADDFHX1)                                       0.28       1.85 f
  U1573/S (ADDFX1)                                        0.58       2.42 f
  U811/Y (NOR2X1)                                         0.19       2.61 r
  U808/Y (OAI21XL)                                        0.16       2.77 f
  U1593/Y (AOI21XL)                                       0.25       3.01 r
  U1594/Y (OAI21X2)                                       0.16       3.17 f
  U1804/Y (AOI21X1)                                       0.19       3.36 r
  U1805/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B1[7] (in)                                              0.00       0.00 r
  U291/Y (INVX2)                                          0.42       0.42 f
  U343/Y (NAND2BXL)                                       0.31       0.74 f
  UFIRROOT/DP_OP_35J14_124_8590/U237/Y (NOR2X1)           0.14       0.87 r
  U258/S (ADDHXL)                                         0.29       1.16 f
  U1452/CO (ADDFHX1)                                      0.41       1.57 f
  U416/CO (ADDFHX1)                                       0.28       1.85 f
  U1573/S (ADDFX1)                                        0.58       2.42 f
  U811/Y (NOR2X1)                                         0.19       2.61 r
  U808/Y (OAI21XL)                                        0.16       2.77 f
  U1593/Y (AOI21XL)                                       0.25       3.01 r
  U1594/Y (OAI21X2)                                       0.16       3.17 f
  U1603/Y (AOI21X1)                                       0.19       3.36 r
  U1605/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B1[7] (in)                                              0.00       0.00 r
  U291/Y (INVX2)                                          0.42       0.42 f
  U343/Y (NAND2BXL)                                       0.31       0.74 f
  UFIRROOT/DP_OP_35J14_124_8590/U237/Y (NOR2X1)           0.14       0.87 r
  U258/S (ADDHXL)                                         0.29       1.16 f
  U1452/CO (ADDFHX1)                                      0.41       1.57 f
  U416/CO (ADDFHX1)                                       0.28       1.85 f
  U1573/S (ADDFX1)                                        0.58       2.42 f
  U811/Y (NOR2X1)                                         0.19       2.61 r
  U808/Y (OAI21XL)                                        0.16       2.77 f
  U1593/Y (AOI21XL)                                       0.25       3.01 r
  U1594/Y (OAI21X2)                                       0.16       3.17 f
  U1599/Y (AOI21X1)                                       0.19       3.36 r
  U1601/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U323/Y (AND3X2)                                         0.44       0.45 f
  U458/Y (INVX2)                                          0.22       0.67 r
  U272/Y (NOR2X1)                                         0.14       0.81 f
  U1453/S (ADDFHX1)                                       0.44       1.25 f
  U738/ICO (CMPR42X2)                                     0.25       1.50 f
  UFIRROOT/mult_x_4/U131/ICO (CMPR42X1)                   0.29       1.79 f
  UFIRROOT/mult_x_4/U128/S (CMPR42X1)                     0.87       2.66 f
  U613/Y (NOR2X1)                                         0.19       2.85 r
  U1073/Y (OAI21X1)                                       0.18       3.03 f
  U715/Y (AOI21X4)                                        0.19       3.22 r
  U1289/Y (OAI21XL)                                       0.13       3.35 f
  U1287/Y (XNOR2XL)                                       0.24       3.58 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U323/Y (AND3X2)                                         0.44       0.45 f
  U458/Y (INVX2)                                          0.22       0.67 r
  U272/Y (NOR2X1)                                         0.14       0.81 f
  U1453/S (ADDFHX1)                                       0.44       1.25 f
  U738/ICO (CMPR42X2)                                     0.25       1.50 f
  UFIRROOT/mult_x_4/U131/ICO (CMPR42X1)                   0.29       1.79 f
  UFIRROOT/mult_x_4/U128/S (CMPR42X1)                     0.87       2.66 f
  U613/Y (NOR2X1)                                         0.19       2.85 r
  U1073/Y (OAI21X1)                                       0.18       3.03 f
  U715/Y (AOI21X4)                                        0.19       3.22 r
  U1289/Y (OAI21XL)                                       0.13       3.35 f
  U1287/Y (XNOR2XL)                                       0.24       3.58 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U1653/Y (INVX2)                                         0.19       0.77 r
  U341/Y (NOR2X1)                                         0.08       0.85 f
  U1668/S (ADDHXL)                                        0.31       1.16 r
  U1654/S (ADDFX1)                                        0.45       1.61 r
  U1233/Y (OR2XL)                                         0.19       1.80 r
  U976/Y (AOI21XL)                                        0.10       1.91 f
  U975/Y (INVXL)                                          0.11       2.02 r
  U985/Y (AOI21XL)                                        0.16       2.18 f
  U1004/Y (OAI21XL)                                       0.22       2.40 r
  U991/Y (AOI21XL)                                        0.16       2.56 f
  U931/Y (OAI21X1)                                        0.36       2.93 r
  U972/Y (INVXL)                                          0.15       3.07 f
  U1306/Y (OAI21XL)                                       0.24       3.31 r
  U1304/Y (XNOR2XL)                                       0.27       3.58 f
  UFIRROOT/UFIR/Reg1_reg[8]/D (DFFHQX1)                   0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[8]/CK (DFFHQX1)                  0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B5[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B5[2] (in)                                              0.00       0.00 r
  U296/Y (XNOR2X2)                                        0.70       0.70 r
  U734/Y (MXI2X1)                                         0.25       0.95 f
  UFIRROOT/DP_OP_33J14_122_8590/U281/Y (MXI2XL)           0.32       1.26 r
  U1131/CO (ADDFHX1)                                      0.42       1.68 r
  U637/CO (ADDFX1)                                        0.37       2.05 r
  U1855/S (ADDFHX1)                                       0.43       2.47 f
  U1854/Y (NOR2X1)                                        0.22       2.70 r
  U1858/Y (NOR2X1)                                        0.11       2.80 f
  U217/Y (AOI21X1)                                        0.22       3.02 r
  U1880/Y (OAI21X2)                                       0.15       3.17 f
  U1912/Y (AOI21X1)                                       0.19       3.35 r
  U1913/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg2_reg[14]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B5[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B5[2] (in)                                              0.00       0.00 r
  U296/Y (XNOR2X2)                                        0.70       0.70 r
  U734/Y (MXI2X1)                                         0.25       0.95 f
  UFIRROOT/DP_OP_33J14_122_8590/U281/Y (MXI2XL)           0.32       1.26 r
  U1131/CO (ADDFHX1)                                      0.42       1.68 r
  U637/CO (ADDFX1)                                        0.37       2.05 r
  U1855/S (ADDFHX1)                                       0.43       2.47 f
  U1854/Y (NOR2X1)                                        0.22       2.70 r
  U1858/Y (NOR2X1)                                        0.11       2.80 f
  U217/Y (AOI21X1)                                        0.22       3.02 r
  U1880/Y (OAI21X2)                                       0.15       3.17 f
  U1884/Y (AOI21X1)                                       0.19       3.35 r
  U1889/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg2_reg[13]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B5[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B5[2] (in)                                              0.00       0.00 r
  U296/Y (XNOR2X2)                                        0.70       0.70 r
  U734/Y (MXI2X1)                                         0.25       0.95 f
  UFIRROOT/DP_OP_33J14_122_8590/U281/Y (MXI2XL)           0.32       1.26 r
  U1131/CO (ADDFHX1)                                      0.42       1.68 r
  U637/CO (ADDFX1)                                        0.37       2.05 r
  U1855/S (ADDFHX1)                                       0.43       2.47 f
  U1854/Y (NOR2X1)                                        0.22       2.70 r
  U1858/Y (NOR2X1)                                        0.11       2.80 f
  U217/Y (AOI21X1)                                        0.22       3.02 r
  U1880/Y (OAI21X2)                                       0.15       3.17 f
  U1893/Y (AOI21X1)                                       0.19       3.35 r
  U1894/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg2_reg[15]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U303/Y (BUFX2)                                          0.32       0.72 f
  U1151/Y (MXI2X1)                                        0.21       0.93 r
  UFIRROOT/DP_OP_33J14_122_8590/U303/Y (MXI2X1)           0.23       1.16 f
  U266/CO (ADDFX1)                                        0.34       1.50 f
  U1861/CO (ADDFX1)                                       0.34       1.84 f
  U1860/S (ADDFX1)                                        0.59       2.43 f
  U226/Y (NOR2X1)                                         0.21       2.64 r
  U1863/Y (NOR2X1)                                        0.08       2.72 f
  U215/Y (AOI21X1)                                        0.27       3.00 r
  U1880/Y (OAI21X2)                                       0.17       3.17 f
  U1912/Y (AOI21X1)                                       0.19       3.35 r
  U1913/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg2_reg[14]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U303/Y (BUFX2)                                          0.32       0.72 f
  U1151/Y (MXI2X1)                                        0.21       0.93 r
  UFIRROOT/DP_OP_33J14_122_8590/U303/Y (MXI2X1)           0.23       1.16 f
  U266/CO (ADDFX1)                                        0.34       1.50 f
  U1861/CO (ADDFX1)                                       0.34       1.84 f
  U1860/S (ADDFX1)                                        0.59       2.43 f
  U226/Y (NOR2X1)                                         0.21       2.64 r
  U1863/Y (NOR2X1)                                        0.08       2.72 f
  U215/Y (AOI21X1)                                        0.27       3.00 r
  U1880/Y (OAI21X2)                                       0.17       3.17 f
  U1884/Y (AOI21X1)                                       0.19       3.35 r
  U1889/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg2_reg[13]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U303/Y (BUFX2)                                          0.32       0.72 f
  U1151/Y (MXI2X1)                                        0.21       0.93 r
  UFIRROOT/DP_OP_33J14_122_8590/U303/Y (MXI2X1)           0.23       1.16 f
  U266/CO (ADDFX1)                                        0.34       1.50 f
  U1861/CO (ADDFX1)                                       0.34       1.84 f
  U1860/S (ADDFX1)                                        0.59       2.43 f
  U226/Y (NOR2X1)                                         0.21       2.64 r
  U1863/Y (NOR2X1)                                        0.08       2.72 f
  U215/Y (AOI21X1)                                        0.27       3.00 r
  U1880/Y (OAI21X2)                                       0.17       3.17 f
  U1893/Y (AOI21X1)                                       0.19       3.35 r
  U1894/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg2_reg[15]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B4[2] (in)                                              0.00       0.00 r
  U1823/Y (XNOR2X2)                                       0.70       0.70 r
  U723/Y (MXI2X1)                                         0.25       0.95 f
  UFIRROOT/DP_OP_38J14_127_8590/U283/Y (MXI2XL)           0.31       1.26 r
  U1126/CO (ADDFHX1)                                      0.40       1.66 r
  U1122/CO (ADDFHX1)                                      0.26       1.92 r
  U1483/S (ADDFX1)                                        0.62       2.53 f
  U712/Y (NOR2X2)                                         0.17       2.71 r
  U1826/Y (NOR2X1)                                        0.10       2.80 f
  U535/Y (AOI21X1)                                        0.22       3.02 r
  U1828/Y (OAI21X2)                                       0.15       3.16 f
  U1840/Y (AOI21X1)                                       0.19       3.35 r
  U317/Y (XOR2XL)                                         0.26       3.61 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX4)                  0.00       3.61 f
  data arrival time                                                  3.61

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX4)                 0.00       4.00 r
  library setup time                                     -0.37       3.63
  data required time                                                 3.63
  --------------------------------------------------------------------------
  data required time                                                 3.63
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U1653/Y (INVX2)                                         0.19       0.77 r
  U660/Y (NOR2X1)                                         0.11       0.88 f
  U728/CO (ADDHX1)                                        0.25       1.14 f
  UFIRROOT/mult_x_4/U140/S (CMPR42X1)                     0.71       1.85 f
  U1992/S (CMPR42X1)                                      0.40       2.25 f
  U1003/Y (OR2XL)                                         0.26       2.51 f
  U991/Y (AOI21XL)                                        0.25       2.76 r
  U931/Y (OAI21X1)                                        0.22       2.98 f
  U715/Y (AOI21X4)                                        0.23       3.21 r
  U1289/Y (OAI21XL)                                       0.13       3.34 f
  U1287/Y (XNOR2XL)                                       0.24       3.58 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U1653/Y (INVX2)                                         0.19       0.77 r
  U660/Y (NOR2X1)                                         0.11       0.88 f
  U728/CO (ADDHX1)                                        0.25       1.14 f
  UFIRROOT/mult_x_4/U140/S (CMPR42X1)                     0.71       1.85 f
  U1992/S (CMPR42X1)                                      0.40       2.25 f
  U1003/Y (OR2XL)                                         0.26       2.51 f
  U991/Y (AOI21XL)                                        0.25       2.76 r
  U931/Y (OAI21X1)                                        0.22       2.98 f
  U715/Y (AOI21X4)                                        0.23       3.21 r
  U1289/Y (OAI21XL)                                       0.13       3.34 f
  U1287/Y (XNOR2XL)                                       0.24       3.58 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U1653/Y (INVX2)                                         0.19       0.77 r
  U660/Y (NOR2X1)                                         0.11       0.88 f
  U728/CO (ADDHX1)                                        0.25       1.14 f
  UFIRROOT/mult_x_4/U140/S (CMPR42X1)                     0.71       1.85 f
  U1992/S (CMPR42X1)                                      0.38       2.23 r
  U1003/Y (OR2XL)                                         0.19       2.42 r
  U991/Y (AOI21XL)                                        0.14       2.56 f
  U931/Y (OAI21X1)                                        0.36       2.92 r
  U972/Y (INVXL)                                          0.15       3.07 f
  U1306/Y (OAI21XL)                                       0.24       3.31 r
  U1304/Y (XNOR2XL)                                       0.27       3.58 f
  UFIRROOT/UFIR/Reg1_reg[8]/D (DFFHQX1)                   0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[8]/CK (DFFHQX1)                  0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U1653/Y (INVX2)                                         0.19       0.77 r
  U341/Y (NOR2X1)                                         0.08       0.85 f
  U1668/S (ADDHXL)                                        0.31       1.16 r
  U1654/S (ADDFX1)                                        0.45       1.61 r
  U1233/Y (OR2XL)                                         0.19       1.80 r
  U976/Y (AOI21XL)                                        0.10       1.91 f
  U975/Y (INVXL)                                          0.11       2.02 r
  U985/Y (AOI21XL)                                        0.16       2.18 f
  U1004/Y (OAI21XL)                                       0.22       2.40 r
  U991/Y (AOI21XL)                                        0.16       2.56 f
  U931/Y (OAI21X1)                                        0.36       2.93 r
  U715/Y (AOI21X4)                                        0.15       3.08 f
  U1289/Y (OAI21XL)                                       0.23       3.31 r
  U1287/Y (XNOR2XL)                                       0.27       3.58 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U323/Y (AND3X2)                                         0.44       0.45 f
  U458/Y (INVX2)                                          0.22       0.67 r
  U666/Y (INVX3)                                          0.10       0.77 f
  U1688/Y (NAND2XL)                                       0.13       0.90 r
  UFIRROOT/DP_OP_34J14_123_8590/U301/Y (MXI2XL)           0.22       1.12 f
  U1520/CO (ADDFHX1)                                      0.52       1.65 f
  U620/CO (ADDFHX2)                                       0.24       1.88 f
  U1523/S (ADDFX1)                                        0.57       2.45 f
  U584/Y (NOR2X1)                                         0.21       2.66 r
  U1554/Y (OAI21X1)                                       0.15       2.81 f
  U1557/Y (AOI21X1)                                       0.20       3.02 r
  U1558/Y (OAI21X2)                                       0.15       3.17 f
  U1692/Y (AOI21X1)                                       0.19       3.35 r
  U1693/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg7_reg[14]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg7_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U323/Y (AND3X2)                                         0.44       0.45 f
  U458/Y (INVX2)                                          0.22       0.67 r
  U666/Y (INVX3)                                          0.10       0.77 f
  U1688/Y (NAND2XL)                                       0.13       0.90 r
  UFIRROOT/DP_OP_34J14_123_8590/U301/Y (MXI2XL)           0.22       1.12 f
  U1520/CO (ADDFHX1)                                      0.52       1.65 f
  U620/CO (ADDFHX2)                                       0.24       1.88 f
  U1523/S (ADDFX1)                                        0.57       2.45 f
  U584/Y (NOR2X1)                                         0.21       2.66 r
  U1554/Y (OAI21X1)                                       0.15       2.81 f
  U1557/Y (AOI21X1)                                       0.20       3.02 r
  U1558/Y (OAI21X2)                                       0.15       3.17 f
  U1563/Y (AOI21X1)                                       0.19       3.35 r
  U1568/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg7_reg[13]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg7_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U323/Y (AND3X2)                                         0.44       0.45 f
  U458/Y (INVX2)                                          0.22       0.67 r
  U666/Y (INVX3)                                          0.10       0.77 f
  U1688/Y (NAND2XL)                                       0.13       0.90 r
  UFIRROOT/DP_OP_34J14_123_8590/U301/Y (MXI2XL)           0.22       1.12 f
  U1520/CO (ADDFHX1)                                      0.52       1.65 f
  U620/CO (ADDFHX2)                                       0.24       1.88 f
  U1523/S (ADDFX1)                                        0.57       2.45 f
  U584/Y (NOR2X1)                                         0.21       2.66 r
  U1554/Y (OAI21X1)                                       0.15       2.81 f
  U1557/Y (AOI21X1)                                       0.20       3.02 r
  U1558/Y (OAI21X2)                                       0.15       3.17 f
  U1609/Y (AOI21X1)                                       0.19       3.35 r
  U1611/Y (XOR2X1)                                        0.23       3.59 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U840/Y (MXI2XL)                                         0.27       1.04 r
  UFIRROOT/DP_OP_36J14_125_8590/U273/Y (MXI2X1)           0.23       1.28 r
  U261/CO (ADDFX1)                                        0.62       1.89 r
  U1499/S (ADDFX1)                                        0.59       2.48 f
  U569/Y (NOR2X1)                                         0.19       2.67 r
  U220/Y (NOR2X1)                                         0.13       2.80 f
  U523/Y (AOI21X2)                                        0.21       3.01 r
  U1615/Y (OAI21X2)                                       0.16       3.17 f
  U1625/Y (AOI21X1)                                       0.18       3.35 r
  U1626/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U840/Y (MXI2XL)                                         0.27       1.04 r
  UFIRROOT/DP_OP_36J14_125_8590/U273/Y (MXI2X1)           0.23       1.28 r
  U261/CO (ADDFX1)                                        0.62       1.89 r
  U1499/S (ADDFX1)                                        0.59       2.48 f
  U569/Y (NOR2X1)                                         0.19       2.67 r
  U220/Y (NOR2X1)                                         0.13       2.80 f
  U523/Y (AOI21X2)                                        0.21       3.01 r
  U1615/Y (OAI21X2)                                       0.16       3.17 f
  U1628/Y (AOI21X1)                                       0.18       3.35 r
  U1630/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U840/Y (MXI2XL)                                         0.27       1.04 r
  UFIRROOT/DP_OP_36J14_125_8590/U273/Y (MXI2X1)           0.23       1.28 r
  U261/CO (ADDFX1)                                        0.62       1.89 r
  U1499/S (ADDFX1)                                        0.59       2.48 f
  U569/Y (NOR2X1)                                         0.19       2.67 r
  U220/Y (NOR2X1)                                         0.13       2.80 f
  U523/Y (AOI21X2)                                        0.21       3.01 r
  U1615/Y (OAI21X2)                                       0.16       3.17 f
  U1621/Y (AOI21X1)                                       0.18       3.35 r
  U1624/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U840/Y (MXI2XL)                                         0.27       1.04 r
  UFIRROOT/DP_OP_36J14_125_8590/U273/Y (MXI2X1)           0.23       1.28 r
  U261/CO (ADDFX1)                                        0.62       1.89 r
  U1499/S (ADDFX1)                                        0.59       2.48 f
  U989/Y (NAND2XL)                                        0.19       2.67 r
  U929/Y (OAI21X1)                                        0.15       2.82 f
  U523/Y (AOI21X2)                                        0.19       3.01 r
  U1615/Y (OAI21X2)                                       0.16       3.17 f
  U1625/Y (AOI21X1)                                       0.18       3.35 r
  U1626/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U840/Y (MXI2XL)                                         0.27       1.04 r
  UFIRROOT/DP_OP_36J14_125_8590/U273/Y (MXI2X1)           0.23       1.28 r
  U261/CO (ADDFX1)                                        0.62       1.89 r
  U1499/S (ADDFX1)                                        0.59       2.48 f
  U989/Y (NAND2XL)                                        0.19       2.67 r
  U929/Y (OAI21X1)                                        0.15       2.82 f
  U523/Y (AOI21X2)                                        0.19       3.01 r
  U1615/Y (OAI21X2)                                       0.16       3.17 f
  U1628/Y (AOI21X1)                                       0.18       3.35 r
  U1630/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U840/Y (MXI2XL)                                         0.27       1.04 r
  UFIRROOT/DP_OP_36J14_125_8590/U273/Y (MXI2X1)           0.23       1.28 r
  U261/CO (ADDFX1)                                        0.62       1.89 r
  U1499/S (ADDFX1)                                        0.59       2.48 f
  U989/Y (NAND2XL)                                        0.19       2.67 r
  U929/Y (OAI21X1)                                        0.15       2.82 f
  U523/Y (AOI21X2)                                        0.19       3.01 r
  U1615/Y (OAI21X2)                                       0.16       3.17 f
  U1621/Y (AOI21X1)                                       0.18       3.35 r
  U1624/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U301/Y (AND3X4)                                         0.44       0.45 f
  U283/Y (BUFX2)                                          0.24       0.68 f
  U343/Y (NAND2BXL)                                       0.13       0.81 r
  UFIRROOT/DP_OP_35J14_124_8590/U237/Y (NOR2X1)           0.08       0.89 f
  U258/S (ADDHXL)                                         0.29       1.19 r
  U1452/CO (ADDFHX1)                                      0.39       1.58 r
  U416/CO (ADDFHX1)                                       0.26       1.84 r
  U1573/S (ADDFX1)                                        0.58       2.41 f
  U811/Y (NOR2X1)                                         0.19       2.60 r
  U808/Y (OAI21XL)                                        0.16       2.76 f
  U1593/Y (AOI21XL)                                       0.25       3.01 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1804/Y (AOI21X1)                                       0.19       3.35 r
  U1805/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U301/Y (AND3X4)                                         0.44       0.45 f
  U283/Y (BUFX2)                                          0.24       0.68 f
  U343/Y (NAND2BXL)                                       0.13       0.81 r
  UFIRROOT/DP_OP_35J14_124_8590/U237/Y (NOR2X1)           0.08       0.89 f
  U258/S (ADDHXL)                                         0.29       1.19 r
  U1452/CO (ADDFHX1)                                      0.39       1.58 r
  U416/CO (ADDFHX1)                                       0.26       1.84 r
  U1573/S (ADDFX1)                                        0.58       2.41 f
  U811/Y (NOR2X1)                                         0.19       2.60 r
  U808/Y (OAI21XL)                                        0.16       2.76 f
  U1593/Y (AOI21XL)                                       0.25       3.01 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1603/Y (AOI21X1)                                       0.19       3.35 r
  U1605/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U301/Y (AND3X4)                                         0.44       0.45 f
  U283/Y (BUFX2)                                          0.24       0.68 f
  U343/Y (NAND2BXL)                                       0.13       0.81 r
  UFIRROOT/DP_OP_35J14_124_8590/U237/Y (NOR2X1)           0.08       0.89 f
  U258/S (ADDHXL)                                         0.29       1.19 r
  U1452/CO (ADDFHX1)                                      0.39       1.58 r
  U416/CO (ADDFHX1)                                       0.26       1.84 r
  U1573/S (ADDFX1)                                        0.58       2.41 f
  U811/Y (NOR2X1)                                         0.19       2.60 r
  U808/Y (OAI21XL)                                        0.16       2.76 f
  U1593/Y (AOI21XL)                                       0.25       3.01 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1599/Y (AOI21X1)                                       0.19       3.35 r
  U1601/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U303/Y (BUFX2)                                          0.32       0.72 f
  U734/Y (MXI2X1)                                         0.21       0.93 r
  UFIRROOT/DP_OP_33J14_122_8590/U281/Y (MXI2XL)           0.33       1.26 r
  U1131/CO (ADDFHX1)                                      0.42       1.67 r
  U637/CO (ADDFX1)                                        0.37       2.04 r
  U1855/S (ADDFHX1)                                       0.43       2.47 f
  U1854/Y (NOR2X1)                                        0.22       2.69 r
  U1858/Y (NOR2X1)                                        0.11       2.80 f
  U217/Y (AOI21X1)                                        0.22       3.02 r
  U1880/Y (OAI21X2)                                       0.15       3.16 f
  U1912/Y (AOI21X1)                                       0.19       3.35 r
  U1913/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg2_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U303/Y (BUFX2)                                          0.32       0.72 f
  U734/Y (MXI2X1)                                         0.21       0.93 r
  UFIRROOT/DP_OP_33J14_122_8590/U281/Y (MXI2XL)           0.33       1.26 r
  U1131/CO (ADDFHX1)                                      0.42       1.67 r
  U637/CO (ADDFX1)                                        0.37       2.04 r
  U1855/S (ADDFHX1)                                       0.43       2.47 f
  U1854/Y (NOR2X1)                                        0.22       2.69 r
  U1858/Y (NOR2X1)                                        0.11       2.80 f
  U217/Y (AOI21X1)                                        0.22       3.02 r
  U1880/Y (OAI21X2)                                       0.15       3.16 f
  U1884/Y (AOI21X1)                                       0.19       3.35 r
  U1889/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg2_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U303/Y (BUFX2)                                          0.32       0.72 f
  U734/Y (MXI2X1)                                         0.21       0.93 r
  UFIRROOT/DP_OP_33J14_122_8590/U281/Y (MXI2XL)           0.33       1.26 r
  U1131/CO (ADDFHX1)                                      0.42       1.67 r
  U637/CO (ADDFX1)                                        0.37       2.04 r
  U1855/S (ADDFHX1)                                       0.43       2.47 f
  U1854/Y (NOR2X1)                                        0.22       2.69 r
  U1858/Y (NOR2X1)                                        0.11       2.80 f
  U217/Y (AOI21X1)                                        0.22       3.02 r
  U1880/Y (OAI21X2)                                       0.15       3.16 f
  U1893/Y (AOI21X1)                                       0.19       3.35 r
  U1894/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg2_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U1653/Y (INVX2)                                         0.19       0.77 r
  U341/Y (NOR2X1)                                         0.08       0.85 f
  U1668/S (ADDHXL)                                        0.31       1.16 r
  U1654/S (ADDFX1)                                        0.45       1.61 r
  U1233/Y (OR2XL)                                         0.19       1.80 r
  U976/Y (AOI21XL)                                        0.10       1.91 f
  U975/Y (INVXL)                                          0.11       2.02 r
  U985/Y (AOI21XL)                                        0.16       2.18 f
  U1004/Y (OAI21XL)                                       0.22       2.40 r
  U991/Y (AOI21XL)                                        0.16       2.56 f
  U931/Y (OAI21X1)                                        0.36       2.93 r
  U972/Y (INVXL)                                          0.15       3.07 f
  U1306/Y (OAI21XL)                                       0.24       3.31 r
  U1304/Y (XNOR2XL)                                       0.27       3.58 f
  UFIRROOT/UFIR/Reg1_reg[8]/D (DFFHQX1)                   0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[8]/CK (DFFHQX1)                  0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U1653/Y (INVX2)                                         0.19       0.77 r
  U660/Y (NOR2X1)                                         0.11       0.88 f
  U728/CO (ADDHX1)                                        0.25       1.14 f
  UFIRROOT/mult_x_4/U140/S (CMPR42X1)                     0.71       1.85 f
  U1992/S (CMPR42X1)                                      0.38       2.23 r
  U1003/Y (OR2XL)                                         0.19       2.42 r
  U991/Y (AOI21XL)                                        0.14       2.56 f
  U931/Y (OAI21X1)                                        0.36       2.92 r
  U715/Y (AOI21X4)                                        0.15       3.07 f
  U1289/Y (OAI21XL)                                       0.23       3.30 r
  U1287/Y (XNOR2XL)                                       0.27       3.58 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B2[1] (in)                                              0.00       0.00 f
  U305/Y (INVXL)                                          0.60       0.60 r
  U263/S (ADDFX1)                                         0.56       1.16 f
  U242/S (ADDFX1)                                         0.58       1.74 f
  U1515/S (ADDFX1)                                        0.36       2.10 r
  U1513/S (ADDFHX1)                                       0.39       2.49 f
  U1498/Y (NOR2X1)                                        0.21       2.70 r
  U1612/Y (NOR2X1)                                        0.14       2.84 f
  U720/Y (AOI21X2)                                        0.19       3.03 r
  U1615/Y (OAI21X2)                                       0.14       3.17 f
  U1625/Y (AOI21X1)                                       0.18       3.35 r
  U1626/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B2[1] (in)                                              0.00       0.00 f
  U305/Y (INVXL)                                          0.60       0.60 r
  U263/S (ADDFX1)                                         0.56       1.16 f
  U242/S (ADDFX1)                                         0.58       1.74 f
  U1515/S (ADDFX1)                                        0.36       2.10 r
  U1513/S (ADDFHX1)                                       0.39       2.49 f
  U1498/Y (NOR2X1)                                        0.21       2.70 r
  U1612/Y (NOR2X1)                                        0.14       2.84 f
  U720/Y (AOI21X2)                                        0.19       3.03 r
  U1615/Y (OAI21X2)                                       0.14       3.17 f
  U1628/Y (AOI21X1)                                       0.18       3.35 r
  U1630/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B2[1] (in)                                              0.00       0.00 f
  U305/Y (INVXL)                                          0.60       0.60 r
  U263/S (ADDFX1)                                         0.56       1.16 f
  U242/S (ADDFX1)                                         0.58       1.74 f
  U1515/S (ADDFX1)                                        0.36       2.10 r
  U1513/S (ADDFHX1)                                       0.39       2.49 f
  U1498/Y (NOR2X1)                                        0.21       2.70 r
  U1612/Y (NOR2X1)                                        0.14       2.84 f
  U720/Y (AOI21X2)                                        0.19       3.03 r
  U1615/Y (OAI21X2)                                       0.14       3.17 f
  U1621/Y (AOI21X1)                                       0.18       3.35 r
  U1624/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U323/Y (AND3X2)                                         0.44       0.45 f
  U458/Y (INVX2)                                          0.22       0.67 r
  U666/Y (INVX3)                                          0.10       0.77 f
  U1688/Y (NAND2XL)                                       0.13       0.90 r
  UFIRROOT/DP_OP_34J14_123_8590/U301/Y (MXI2XL)           0.22       1.12 f
  U1520/CO (ADDFHX1)                                      0.52       1.64 f
  U620/CO (ADDFHX2)                                       0.24       1.88 f
  U1523/S (ADDFX1)                                        0.57       2.45 f
  U584/Y (NOR2X1)                                         0.21       2.66 r
  U1554/Y (OAI21X1)                                       0.15       2.81 f
  U1557/Y (AOI21X1)                                       0.20       3.01 r
  U1558/Y (OAI21X2)                                       0.15       3.16 f
  U1692/Y (AOI21X1)                                       0.19       3.35 r
  U1693/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg7_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg7_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U323/Y (AND3X2)                                         0.44       0.45 f
  U458/Y (INVX2)                                          0.22       0.67 r
  U666/Y (INVX3)                                          0.10       0.77 f
  U1688/Y (NAND2XL)                                       0.13       0.90 r
  UFIRROOT/DP_OP_34J14_123_8590/U301/Y (MXI2XL)           0.22       1.12 f
  U1520/CO (ADDFHX1)                                      0.52       1.64 f
  U620/CO (ADDFHX2)                                       0.24       1.88 f
  U1523/S (ADDFX1)                                        0.57       2.45 f
  U584/Y (NOR2X1)                                         0.21       2.66 r
  U1554/Y (OAI21X1)                                       0.15       2.81 f
  U1557/Y (AOI21X1)                                       0.20       3.01 r
  U1558/Y (OAI21X2)                                       0.15       3.16 f
  U1563/Y (AOI21X1)                                       0.19       3.35 r
  U1568/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg7_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg7_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U323/Y (AND3X2)                                         0.44       0.45 f
  U458/Y (INVX2)                                          0.22       0.67 r
  U666/Y (INVX3)                                          0.10       0.77 f
  U1688/Y (NAND2XL)                                       0.13       0.90 r
  UFIRROOT/DP_OP_34J14_123_8590/U301/Y (MXI2XL)           0.22       1.12 f
  U1520/CO (ADDFHX1)                                      0.52       1.64 f
  U620/CO (ADDFHX2)                                       0.24       1.88 f
  U1523/S (ADDFX1)                                        0.57       2.45 f
  U584/Y (NOR2X1)                                         0.21       2.66 r
  U1554/Y (OAI21X1)                                       0.15       2.81 f
  U1557/Y (AOI21X1)                                       0.20       3.01 r
  U1558/Y (OAI21X2)                                       0.15       3.16 f
  U1609/Y (AOI21X1)                                       0.19       3.35 r
  U1611/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B4[2] (in)                                              0.00       0.00 r
  U1823/Y (XNOR2X2)                                       0.70       0.70 r
  U723/Y (MXI2X1)                                         0.25       0.95 f
  UFIRROOT/DP_OP_38J14_127_8590/U283/Y (MXI2XL)           0.31       1.26 r
  U1126/CO (ADDFHX1)                                      0.40       1.66 r
  U1122/CO (ADDFHX1)                                      0.26       1.92 r
  U1483/S (ADDFX1)                                        0.62       2.53 f
  U712/Y (NOR2X2)                                         0.17       2.71 r
  U1826/Y (NOR2X1)                                        0.10       2.80 f
  U535/Y (AOI21X1)                                        0.22       3.02 r
  U1828/Y (OAI21X2)                                       0.15       3.16 f
  U1832/Y (AOI21X1)                                       0.18       3.35 r
  U1835/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg3_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg3_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B4[2] (in)                                              0.00       0.00 r
  U1823/Y (XNOR2X2)                                       0.70       0.70 r
  U723/Y (MXI2X1)                                         0.25       0.95 f
  UFIRROOT/DP_OP_38J14_127_8590/U283/Y (MXI2XL)           0.31       1.26 r
  U1126/CO (ADDFHX1)                                      0.40       1.66 r
  U1122/CO (ADDFHX1)                                      0.26       1.92 r
  U1483/S (ADDFX1)                                        0.62       2.53 f
  U712/Y (NOR2X2)                                         0.17       2.71 r
  U1826/Y (NOR2X1)                                        0.10       2.80 f
  U535/Y (AOI21X1)                                        0.22       3.02 r
  U1828/Y (OAI21X2)                                       0.15       3.16 f
  U1837/Y (AOI21X1)                                       0.18       3.35 r
  U1839/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg3_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg3_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B5[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B5[2] (in)                                              0.00       0.00 r
  U296/Y (XNOR2X2)                                        0.70       0.70 r
  U734/Y (MXI2X1)                                         0.25       0.95 f
  UFIRROOT/DP_OP_33J14_122_8590/U281/Y (MXI2XL)           0.32       1.26 r
  U1131/CO (ADDFHX1)                                      0.41       1.67 r
  U637/CO (ADDFX1)                                        0.37       2.04 r
  U1855/S (ADDFHX1)                                       0.43       2.47 f
  U1854/Y (NOR2X1)                                        0.22       2.69 r
  U1858/Y (NOR2X1)                                        0.11       2.80 f
  U217/Y (AOI21X1)                                        0.22       3.01 r
  U1880/Y (OAI21X2)                                       0.15       3.16 f
  U1912/Y (AOI21X1)                                       0.19       3.35 r
  U1913/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg2_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B5[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B5[2] (in)                                              0.00       0.00 r
  U296/Y (XNOR2X2)                                        0.70       0.70 r
  U734/Y (MXI2X1)                                         0.25       0.95 f
  UFIRROOT/DP_OP_33J14_122_8590/U281/Y (MXI2XL)           0.32       1.26 r
  U1131/CO (ADDFHX1)                                      0.41       1.67 r
  U637/CO (ADDFX1)                                        0.37       2.04 r
  U1855/S (ADDFHX1)                                       0.43       2.47 f
  U1854/Y (NOR2X1)                                        0.22       2.69 r
  U1858/Y (NOR2X1)                                        0.11       2.80 f
  U217/Y (AOI21X1)                                        0.22       3.01 r
  U1880/Y (OAI21X2)                                       0.15       3.16 f
  U1884/Y (AOI21X1)                                       0.19       3.35 r
  U1889/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg2_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B5[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B5[2] (in)                                              0.00       0.00 r
  U296/Y (XNOR2X2)                                        0.70       0.70 r
  U734/Y (MXI2X1)                                         0.25       0.95 f
  UFIRROOT/DP_OP_33J14_122_8590/U281/Y (MXI2XL)           0.32       1.26 r
  U1131/CO (ADDFHX1)                                      0.41       1.67 r
  U637/CO (ADDFX1)                                        0.37       2.04 r
  U1855/S (ADDFHX1)                                       0.43       2.47 f
  U1854/Y (NOR2X1)                                        0.22       2.69 r
  U1858/Y (NOR2X1)                                        0.11       2.80 f
  U217/Y (AOI21X1)                                        0.22       3.01 r
  U1880/Y (OAI21X2)                                       0.15       3.16 f
  U1893/Y (AOI21X1)                                       0.19       3.35 r
  U1894/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg2_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  data_2[1] (in)                                          0.00       0.00 r
  U325/Y (NAND3X1)                                        0.25       0.25 f
  U300/Y (INVX2)                                          0.29       0.54 r
  U1653/Y (INVX2)                                         0.15       0.69 f
  U660/Y (NOR2X1)                                         0.20       0.89 r
  U728/CO (ADDHX1)                                        0.24       1.12 r
  UFIRROOT/mult_x_4/U140/S (CMPR42X1)                     0.72       1.84 f
  U1992/S (CMPR42X1)                                      0.40       2.24 f
  U1003/Y (OR2XL)                                         0.26       2.50 f
  U991/Y (AOI21XL)                                        0.25       2.75 r
  U931/Y (OAI21X1)                                        0.22       2.97 f
  U715/Y (AOI21X4)                                        0.23       3.21 r
  U1289/Y (OAI21XL)                                       0.13       3.34 f
  U1287/Y (XNOR2XL)                                       0.24       3.57 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B1[7] (in)                                              0.00       0.00 f
  U291/Y (INVX2)                                          0.54       0.54 r
  U743/Y (MXI2X1)                                         0.31       0.85 f
  UFIRROOT/DP_OP_35J14_124_8590/U233/Y (NOR2X1)           0.15       1.00 r
  U264/CO (ADDFX1)                                        0.33       1.33 r
  U245/S (ADDFX1)                                         0.37       1.71 r
  U1577/S (ADDFX1)                                        0.35       2.06 r
  U1575/S (ADDFHX1)                                       0.38       2.44 f
  U1574/Y (NOR2X1)                                        0.21       2.65 r
  U550/Y (NOR2X1)                                         0.10       2.75 f
  U1593/Y (AOI21XL)                                       0.26       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1804/Y (AOI21X1)                                       0.19       3.35 r
  U1805/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B1[7] (in)                                              0.00       0.00 f
  U291/Y (INVX2)                                          0.54       0.54 r
  U743/Y (MXI2X1)                                         0.31       0.85 f
  UFIRROOT/DP_OP_35J14_124_8590/U233/Y (NOR2X1)           0.15       1.00 r
  U264/CO (ADDFX1)                                        0.33       1.33 r
  U245/S (ADDFX1)                                         0.37       1.71 r
  U1577/S (ADDFX1)                                        0.35       2.06 r
  U1575/S (ADDFHX1)                                       0.38       2.44 f
  U1574/Y (NOR2X1)                                        0.21       2.65 r
  U550/Y (NOR2X1)                                         0.10       2.75 f
  U1593/Y (AOI21XL)                                       0.26       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1603/Y (AOI21X1)                                       0.19       3.35 r
  U1605/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  B1[7] (in)                                              0.00       0.00 f
  U291/Y (INVX2)                                          0.54       0.54 r
  U743/Y (MXI2X1)                                         0.31       0.85 f
  UFIRROOT/DP_OP_35J14_124_8590/U233/Y (NOR2X1)           0.15       1.00 r
  U264/CO (ADDFX1)                                        0.33       1.33 r
  U245/S (ADDFX1)                                         0.37       1.71 r
  U1577/S (ADDFX1)                                        0.35       2.06 r
  U1575/S (ADDFHX1)                                       0.38       2.44 f
  U1574/Y (NOR2X1)                                        0.21       2.65 r
  U550/Y (NOR2X1)                                         0.10       2.75 f
  U1593/Y (AOI21XL)                                       0.26       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1599/Y (AOI21X1)                                       0.19       3.35 r
  U1601/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U286/Y (BUFX4)                                          0.26       0.66 f
  U1081/Y (MXI2XL)                                        0.30       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U283/Y (MXI2XL)           0.36       1.31 r
  U1110/CO (ADDFHX1)                                      0.40       1.71 r
  U1103/CO (ADDFHX1)                                      0.31       2.02 r
  U1575/S (ADDFHX1)                                       0.42       2.44 f
  U1574/Y (NOR2X1)                                        0.21       2.65 r
  U550/Y (NOR2X1)                                         0.10       2.75 f
  U1593/Y (AOI21XL)                                       0.26       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1804/Y (AOI21X1)                                       0.19       3.35 r
  U1805/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U286/Y (BUFX4)                                          0.26       0.66 f
  U1081/Y (MXI2XL)                                        0.30       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U283/Y (MXI2XL)           0.36       1.31 r
  U1110/CO (ADDFHX1)                                      0.40       1.71 r
  U1103/CO (ADDFHX1)                                      0.31       2.02 r
  U1575/S (ADDFHX1)                                       0.42       2.44 f
  U1574/Y (NOR2X1)                                        0.21       2.65 r
  U550/Y (NOR2X1)                                         0.10       2.75 f
  U1593/Y (AOI21XL)                                       0.26       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1603/Y (AOI21X1)                                       0.19       3.35 r
  U1605/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U286/Y (BUFX4)                                          0.26       0.66 f
  U1081/Y (MXI2XL)                                        0.30       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U283/Y (MXI2XL)           0.36       1.31 r
  U1110/CO (ADDFHX1)                                      0.40       1.71 r
  U1103/CO (ADDFHX1)                                      0.31       2.02 r
  U1575/S (ADDFHX1)                                       0.42       2.44 f
  U1574/Y (NOR2X1)                                        0.21       2.65 r
  U550/Y (NOR2X1)                                         0.10       2.75 f
  U1593/Y (AOI21XL)                                       0.26       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1599/Y (AOI21X1)                                       0.19       3.35 r
  U1601/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  data_2[1] (in)                                          0.00       0.00 r
  U325/Y (NAND3X1)                                        0.25       0.25 f
  U300/Y (INVX2)                                          0.29       0.54 r
  U1653/Y (INVX2)                                         0.15       0.69 f
  U660/Y (NOR2X1)                                         0.20       0.89 r
  U728/CO (ADDHX1)                                        0.24       1.12 r
  UFIRROOT/mult_x_4/U140/S (CMPR42X1)                     0.72       1.84 f
  U1992/S (CMPR42X1)                                      0.40       2.24 f
  U1003/Y (OR2XL)                                         0.26       2.50 f
  U991/Y (AOI21XL)                                        0.25       2.75 r
  U931/Y (OAI21X1)                                        0.22       2.97 f
  U715/Y (AOI21X4)                                        0.23       3.21 r
  U1289/Y (OAI21XL)                                       0.13       3.34 f
  U1287/Y (XNOR2XL)                                       0.24       3.57 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U303/Y (BUFX2)                                          0.32       0.72 f
  U1151/Y (MXI2X1)                                        0.21       0.93 r
  UFIRROOT/DP_OP_33J14_122_8590/U303/Y (MXI2X1)           0.23       1.16 f
  U266/CO (ADDFX1)                                        0.34       1.50 f
  U1861/CO (ADDFX1)                                       0.34       1.84 f
  U1860/S (ADDFX1)                                        0.59       2.43 f
  U226/Y (NOR2X1)                                         0.21       2.64 r
  U1874/Y (OAI21X1)                                       0.11       2.75 f
  U215/Y (AOI21X1)                                        0.26       3.00 r
  U971/Y (INVX2)                                          0.10       3.10 f
  U1295/Y (AOI21XL)                                       0.23       3.33 r
  U362/Y (XOR2X1)                                         0.25       3.58 f
  UFIRROOT/UFIR/Reg2_reg[11]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg2_reg[11]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U763/Y (AND3X4)                                         0.39       0.40 f
  U288/Y (BUFX2)                                          0.31       0.70 f
  U788/Y (MXI2XL)                                         0.24       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U309/Y (MXI2XL)           0.30       1.24 f
  U1586/CO (ADDFX1)                                       0.36       1.60 f
  U1585/S (ADDFX1)                                        0.57       2.17 f
  U1237/Y (NAND2XL)                                       0.14       2.31 r
  U1236/Y (INVXL)                                         0.09       2.40 f
  U771/Y (AOI21XL)                                        0.20       2.60 r
  U311/Y (OAI21X1)                                        0.16       2.76 f
  U334/Y (AOI21X2)                                        0.24       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1804/Y (AOI21X1)                                       0.19       3.35 r
  U1805/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U763/Y (AND3X4)                                         0.39       0.40 f
  U288/Y (BUFX2)                                          0.31       0.70 f
  U788/Y (MXI2XL)                                         0.24       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U309/Y (MXI2XL)           0.30       1.24 f
  U1586/CO (ADDFX1)                                       0.36       1.60 f
  U1585/S (ADDFX1)                                        0.57       2.17 f
  U1237/Y (NAND2XL)                                       0.14       2.31 r
  U1236/Y (INVXL)                                         0.09       2.40 f
  U771/Y (AOI21XL)                                        0.20       2.60 r
  U311/Y (OAI21X1)                                        0.16       2.76 f
  U334/Y (AOI21X2)                                        0.24       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1603/Y (AOI21X1)                                       0.19       3.35 r
  U1605/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U763/Y (AND3X4)                                         0.39       0.40 f
  U288/Y (BUFX2)                                          0.31       0.70 f
  U788/Y (MXI2XL)                                         0.24       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U309/Y (MXI2XL)           0.30       1.24 f
  U1586/CO (ADDFX1)                                       0.36       1.60 f
  U1585/S (ADDFX1)                                        0.57       2.17 f
  U1237/Y (NAND2XL)                                       0.14       2.31 r
  U1236/Y (INVXL)                                         0.09       2.40 f
  U771/Y (AOI21XL)                                        0.20       2.60 r
  U311/Y (OAI21X1)                                        0.16       2.76 f
  U334/Y (AOI21X2)                                        0.24       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1599/Y (AOI21X1)                                       0.19       3.35 r
  U1601/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B2[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B2[7] (in)                                              0.00       0.00 r
  U327/Y (INVX2)                                          0.42       0.42 f
  U455/Y (NAND2BXL)                                       0.31       0.73 f
  UFIRROOT/DP_OP_36J14_125_8590/U237/Y (NOR2X1)           0.14       0.87 r
  U1492/S (ADDHXL)                                        0.22       1.09 r
  U638/CO (ADDFX1)                                        0.63       1.72 r
  U626/S (ADDFX2)                                         0.38       2.10 r
  U604/S (ADDFHX1)                                        0.41       2.51 r
  U1509/Y (NAND2XL)                                       0.13       2.64 f
  U1511/Y (OAI21X1)                                       0.31       2.95 r
  U720/Y (AOI21X2)                                        0.13       3.08 f
  U1615/Y (OAI21X2)                                       0.14       3.22 r
  U1625/Y (AOI21X1)                                       0.14       3.36 f
  U1626/Y (XOR2X1)                                        0.22       3.58 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B2[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B2[7] (in)                                              0.00       0.00 r
  U327/Y (INVX2)                                          0.42       0.42 f
  U455/Y (NAND2BXL)                                       0.31       0.73 f
  UFIRROOT/DP_OP_36J14_125_8590/U237/Y (NOR2X1)           0.14       0.87 r
  U1492/S (ADDHXL)                                        0.22       1.09 r
  U638/CO (ADDFX1)                                        0.63       1.72 r
  U626/S (ADDFX2)                                         0.38       2.10 r
  U604/S (ADDFHX1)                                        0.41       2.51 r
  U1509/Y (NAND2XL)                                       0.13       2.64 f
  U1511/Y (OAI21X1)                                       0.31       2.95 r
  U720/Y (AOI21X2)                                        0.13       3.08 f
  U1615/Y (OAI21X2)                                       0.14       3.22 r
  U1628/Y (AOI21X1)                                       0.14       3.36 f
  U1630/Y (XOR2X1)                                        0.22       3.58 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B2[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B2[7] (in)                                              0.00       0.00 r
  U327/Y (INVX2)                                          0.42       0.42 f
  U455/Y (NAND2BXL)                                       0.31       0.73 f
  UFIRROOT/DP_OP_36J14_125_8590/U237/Y (NOR2X1)           0.14       0.87 r
  U1492/S (ADDHXL)                                        0.22       1.09 r
  U638/CO (ADDFX1)                                        0.63       1.72 r
  U626/S (ADDFX2)                                         0.38       2.10 r
  U604/S (ADDFHX1)                                        0.41       2.51 r
  U1509/Y (NAND2XL)                                       0.13       2.64 f
  U1511/Y (OAI21X1)                                       0.31       2.95 r
  U720/Y (AOI21X2)                                        0.13       3.08 f
  U1615/Y (OAI21X2)                                       0.14       3.22 r
  U1621/Y (AOI21X1)                                       0.14       3.36 f
  U1624/Y (XOR2X1)                                        0.22       3.58 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  B4[2] (in)                                              0.00       0.00 r
  U1823/Y (XNOR2X2)                                       0.70       0.70 r
  U723/Y (MXI2X1)                                         0.25       0.95 f
  UFIRROOT/DP_OP_38J14_127_8590/U283/Y (MXI2XL)           0.31       1.26 r
  U1126/CO (ADDFHX1)                                      0.39       1.65 r
  U1122/CO (ADDFHX1)                                      0.26       1.91 r
  U1483/S (ADDFX1)                                        0.62       2.53 f
  U712/Y (NOR2X2)                                         0.17       2.70 r
  U1826/Y (NOR2X1)                                        0.10       2.79 f
  U535/Y (AOI21X1)                                        0.22       3.01 r
  U1828/Y (OAI21X2)                                       0.15       3.16 f
  U1840/Y (AOI21X1)                                       0.19       3.34 r
  U317/Y (XOR2XL)                                         0.26       3.60 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX4)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX4)                 0.00       4.00 r
  library setup time                                     -0.37       3.63
  data required time                                                 3.63
  --------------------------------------------------------------------------
  data required time                                                 3.63
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U1653/Y (INVX2)                                         0.19       0.77 r
  U660/Y (NOR2X1)                                         0.11       0.88 f
  U728/CO (ADDHX1)                                        0.25       1.14 f
  UFIRROOT/mult_x_4/U140/S (CMPR42X1)                     0.71       1.85 f
  U1992/S (CMPR42X1)                                      0.38       2.23 r
  U1003/Y (OR2XL)                                         0.19       2.42 r
  U991/Y (AOI21XL)                                        0.14       2.56 f
  U931/Y (OAI21X1)                                        0.36       2.92 r
  U972/Y (INVXL)                                          0.15       3.07 f
  U1306/Y (OAI21XL)                                       0.24       3.31 r
  U1304/Y (XNOR2XL)                                       0.27       3.57 f
  UFIRROOT/UFIR/Reg1_reg[8]/D (DFFHQX1)                   0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[8]/CK (DFFHQX1)                  0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U1653/Y (INVX2)                                         0.19       0.77 r
  U341/Y (NOR2X1)                                         0.08       0.85 f
  U1668/S (ADDHXL)                                        0.31       1.16 r
  U1654/S (ADDFX1)                                        0.45       1.61 r
  U1233/Y (OR2XL)                                         0.19       1.80 r
  U976/Y (AOI21XL)                                        0.10       1.91 f
  U975/Y (INVXL)                                          0.11       2.02 r
  U985/Y (AOI21XL)                                        0.16       2.18 f
  U1004/Y (OAI21XL)                                       0.22       2.40 r
  U991/Y (AOI21XL)                                        0.16       2.56 f
  U931/Y (OAI21X1)                                        0.36       2.93 r
  U715/Y (AOI21X4)                                        0.15       3.08 f
  U1289/Y (OAI21XL)                                       0.23       3.31 r
  U1287/Y (XNOR2XL)                                       0.27       3.57 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  data_2[1] (in)                                          0.00       0.00 r
  U325/Y (NAND3X1)                                        0.25       0.25 f
  U300/Y (INVX2)                                          0.29       0.54 r
  U1653/Y (INVX2)                                         0.15       0.69 f
  U660/Y (NOR2X1)                                         0.20       0.89 r
  U728/CO (ADDHX1)                                        0.24       1.12 r
  UFIRROOT/mult_x_4/U140/S (CMPR42X1)                     0.72       1.84 f
  U1992/S (CMPR42X1)                                      0.38       2.22 r
  U1003/Y (OR2XL)                                         0.19       2.41 r
  U991/Y (AOI21XL)                                        0.14       2.55 f
  U931/Y (OAI21X1)                                        0.36       2.92 r
  U972/Y (INVXL)                                          0.15       3.06 f
  U1306/Y (OAI21XL)                                       0.24       3.30 r
  U1304/Y (XNOR2XL)                                       0.27       3.57 f
  UFIRROOT/UFIR/Reg1_reg[8]/D (DFFHQX1)                   0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[8]/CK (DFFHQX1)                  0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U286/Y (BUFX4)                                          0.26       0.66 f
  U1081/Y (MXI2XL)                                        0.30       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U283/Y (MXI2XL)           0.34       1.30 f
  U1110/CO (ADDFHX1)                                      0.42       1.71 f
  U1103/S (ADDFHX1)                                       0.37       2.08 f
  U1573/CO (ADDFX1)                                       0.33       2.41 f
  U1574/Y (NOR2X1)                                        0.24       2.65 r
  U550/Y (NOR2X1)                                         0.10       2.75 f
  U1593/Y (AOI21XL)                                       0.26       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1804/Y (AOI21X1)                                       0.19       3.35 r
  U1805/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U286/Y (BUFX4)                                          0.26       0.66 f
  U1081/Y (MXI2XL)                                        0.30       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U283/Y (MXI2XL)           0.34       1.30 f
  U1110/CO (ADDFHX1)                                      0.42       1.71 f
  U1103/S (ADDFHX1)                                       0.37       2.08 f
  U1573/CO (ADDFX1)                                       0.33       2.41 f
  U1574/Y (NOR2X1)                                        0.24       2.65 r
  U550/Y (NOR2X1)                                         0.10       2.75 f
  U1593/Y (AOI21XL)                                       0.26       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1603/Y (AOI21X1)                                       0.19       3.35 r
  U1605/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U764/Y (AND3X4)                                         0.39       0.40 f
  U286/Y (BUFX4)                                          0.26       0.66 f
  U1081/Y (MXI2XL)                                        0.30       0.95 r
  UFIRROOT/DP_OP_35J14_124_8590/U283/Y (MXI2XL)           0.34       1.30 f
  U1110/CO (ADDFHX1)                                      0.42       1.71 f
  U1103/S (ADDFHX1)                                       0.37       2.08 f
  U1573/CO (ADDFX1)                                       0.33       2.41 f
  U1574/Y (NOR2X1)                                        0.24       2.65 r
  U550/Y (NOR2X1)                                         0.10       2.75 f
  U1593/Y (AOI21XL)                                       0.26       3.00 r
  U1594/Y (OAI21X2)                                       0.16       3.16 f
  U1599/Y (AOI21X1)                                       0.19       3.35 r
  U1601/Y (XOR2X1)                                        0.23       3.58 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U323/Y (AND3X2)                                         0.44       0.45 f
  U458/Y (INVX2)                                          0.22       0.67 r
  U272/Y (NOR2X1)                                         0.14       0.81 f
  U1453/S (ADDFHX1)                                       0.44       1.25 f
  U738/ICO (CMPR42X2)                                     0.25       1.50 f
  UFIRROOT/mult_x_4/U131/ICO (CMPR42X1)                   0.29       1.79 f
  UFIRROOT/mult_x_4/U128/S (CMPR42X1)                     0.87       2.66 f
  U613/Y (NOR2X1)                                         0.19       2.85 r
  U716/Y (NOR2X1)                                         0.16       3.01 f
  U715/Y (AOI21X4)                                        0.19       3.20 r
  U1289/Y (OAI21XL)                                       0.13       3.34 f
  U1287/Y (XNOR2XL)                                       0.24       3.57 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U323/Y (AND3X2)                                         0.44       0.45 f
  U458/Y (INVX2)                                          0.22       0.67 r
  U272/Y (NOR2X1)                                         0.14       0.81 f
  U1453/S (ADDFHX1)                                       0.44       1.25 f
  U738/ICO (CMPR42X2)                                     0.25       1.50 f
  UFIRROOT/mult_x_4/U131/ICO (CMPR42X1)                   0.29       1.79 f
  UFIRROOT/mult_x_4/U128/S (CMPR42X1)                     0.87       2.66 f
  U613/Y (NOR2X1)                                         0.19       2.85 r
  U716/Y (NOR2X1)                                         0.16       3.01 f
  U715/Y (AOI21X4)                                        0.19       3.20 r
  U1289/Y (OAI21XL)                                       0.13       3.34 f
  U1287/Y (XNOR2XL)                                       0.24       3.57 f
  UFIRROOT/UFIR/Reg1_reg[10]/D (DFFHQX1)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg1_reg[10]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U840/Y (MXI2XL)                                         0.27       1.04 r
  UFIRROOT/DP_OP_36J14_125_8590/U273/Y (MXI2X1)           0.29       1.33 f
  U261/S (ADDFX1)                                         0.58       1.92 f
  U1500/S (ADDFX1)                                        0.39       2.31 r
  U601/Y (NOR2X1)                                         0.07       2.37 f
  U582/Y (INVX1)                                          0.12       2.50 r
  U1504/Y (NAND2X1)                                       0.08       2.58 f
  U388/Y (OAI21X1)                                        0.24       2.82 r
  U523/Y (AOI21X2)                                        0.15       2.97 f
  U1615/Y (OAI21X2)                                       0.25       3.22 r
  U1625/Y (AOI21X1)                                       0.14       3.36 f
  U1626/Y (XOR2X1)                                        0.22       3.58 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U840/Y (MXI2XL)                                         0.27       1.04 r
  UFIRROOT/DP_OP_36J14_125_8590/U273/Y (MXI2X1)           0.29       1.33 f
  U261/S (ADDFX1)                                         0.58       1.92 f
  U1500/S (ADDFX1)                                        0.39       2.31 r
  U601/Y (NOR2X1)                                         0.07       2.37 f
  U582/Y (INVX1)                                          0.12       2.50 r
  U1504/Y (NAND2X1)                                       0.08       2.58 f
  U388/Y (OAI21X1)                                        0.24       2.82 r
  U523/Y (AOI21X2)                                        0.15       2.97 f
  U1615/Y (OAI21X2)                                       0.25       3.22 r
  U1628/Y (AOI21X1)                                       0.14       3.36 f
  U1630/Y (XOR2X1)                                        0.22       3.58 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  PEbar (in)                                              0.00       0.00 f
  U325/Y (NAND3X1)                                        0.39       0.39 r
  U300/Y (INVX2)                                          0.19       0.58 f
  U452/Y (BUFX12)                                         0.20       0.78 f
  U840/Y (MXI2XL)                                         0.27       1.04 r
  UFIRROOT/DP_OP_36J14_125_8590/U273/Y (MXI2X1)           0.29       1.33 f
  U261/S (ADDFX1)                                         0.58       1.92 f
  U1500/S (ADDFX1)                                        0.39       2.31 r
  U601/Y (NOR2X1)                                         0.07       2.37 f
  U582/Y (INVX1)                                          0.12       2.50 r
  U1504/Y (NAND2X1)                                       0.08       2.58 f
  U388/Y (OAI21X1)                                        0.24       2.82 r
  U523/Y (AOI21X2)                                        0.15       2.97 f
  U1615/Y (OAI21X2)                                       0.25       3.22 r
  U1621/Y (AOI21X1)                                       0.14       3.36 f
  U1624/Y (XOR2X1)                                        0.22       3.58 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00       4.00 r
  library setup time                                     -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


1
