library ieee;
use ieee.std_logic_1164.all;

entity fulladder is
  port(
    A: in std_logic;
    B: in std_logic;
    Cin: in std_logic;
    S: out std_logic);
  end fulladder;
  
  architecture Behv of fulladder is
    signal Cout:std_logic;
    
    begin
      S <= A xor B xor Cin ;
      Cout <= ((A and B) or (Cin and (A xor B)));
      
    end Behv;
