// Seed: 4188004384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  genvar id_7;
  supply1 id_8 = id_8 + id_1;
  assign id_3 = 1'b0;
  assign id_4 = 1'd0;
  assign id_8 = id_1;
endmodule
macromodule module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2
  ); id_3(
      .id_0(1)
  );
  wire id_4;
endmodule
