module absDiff(out, a, b); 
	output out;
	input [4:0] a, b;

	signed reg [4:0] temp;

	always_comb begin
		temp = (a-b); 
		if (temp[4]) begin //if difference is negative 
		  out = (~temp)+1'b1
		end else begin
	     out = temp;
		end 
	end
	
endmodule

