<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p591" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_591{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_591{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_591{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_591{left:70px;bottom:530px;letter-spacing:0.16px;}
#t5_591{left:151px;bottom:530px;letter-spacing:0.2px;word-spacing:-0.02px;}
#t6_591{left:150px;bottom:504px;letter-spacing:0.2px;}
#t7_591{left:70px;bottom:479px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t8_591{left:70px;bottom:462px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_591{left:247px;bottom:469px;}
#ta_591{left:262px;bottom:462px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_591{left:70px;bottom:445px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_591{left:70px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_591{left:70px;bottom:412px;letter-spacing:-0.18px;word-spacing:0.04px;}
#te_591{left:242px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_591{left:70px;bottom:395px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_591{left:174px;bottom:1043px;letter-spacing:-0.17px;}
#th_591{left:228px;bottom:1043px;letter-spacing:-0.17px;}
#ti_591{left:368px;bottom:1043px;letter-spacing:-0.11px;}
#tj_591{left:546px;bottom:1043px;letter-spacing:-0.15px;}
#tk_591{left:556px;bottom:1043px;letter-spacing:-0.11px;}
#tl_591{left:368px;bottom:1027px;letter-spacing:-0.11px;}
#tm_591{left:368px;bottom:1010px;letter-spacing:-0.1px;}
#tn_591{left:174px;bottom:987px;letter-spacing:-0.21px;}
#to_591{left:228px;bottom:987px;letter-spacing:-0.15px;}
#tp_591{left:368px;bottom:987px;letter-spacing:-0.11px;}
#tq_591{left:687px;bottom:987px;letter-spacing:-0.06px;}
#tr_591{left:697px;bottom:987px;letter-spacing:-0.12px;}
#ts_591{left:368px;bottom:970px;letter-spacing:-0.11px;}
#tt_591{left:368px;bottom:953px;letter-spacing:-0.12px;}
#tu_591{left:174px;bottom:930px;letter-spacing:-0.21px;}
#tv_591{left:228px;bottom:930px;letter-spacing:-0.14px;}
#tw_591{left:368px;bottom:930px;letter-spacing:-0.11px;}
#tx_591{left:671px;bottom:930px;}
#ty_591{left:674px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_591{left:368px;bottom:914px;letter-spacing:-0.09px;}
#t10_591{left:174px;bottom:891px;letter-spacing:-0.13px;}
#t11_591{left:228px;bottom:891px;letter-spacing:-0.13px;}
#t12_591{left:368px;bottom:891px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t13_591{left:368px;bottom:874px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t14_591{left:368px;bottom:857px;letter-spacing:-0.12px;}
#t15_591{left:368px;bottom:836px;letter-spacing:-0.11px;}
#t16_591{left:368px;bottom:819px;letter-spacing:-0.12px;}
#t17_591{left:368px;bottom:802px;letter-spacing:-0.11px;}
#t18_591{left:368px;bottom:785px;letter-spacing:-0.12px;}
#t19_591{left:174px;bottom:762px;letter-spacing:-0.15px;}
#t1a_591{left:228px;bottom:762px;letter-spacing:-0.14px;}
#t1b_591{left:368px;bottom:762px;letter-spacing:-0.12px;}
#t1c_591{left:74px;bottom:739px;letter-spacing:-0.11px;word-spacing:-1.37px;}
#t1d_591{left:74px;bottom:723px;letter-spacing:-0.1px;}
#t1e_591{left:74px;bottom:706px;letter-spacing:-0.1px;}
#t1f_591{left:131px;bottom:712px;}
#t1g_591{left:174px;bottom:739px;letter-spacing:-0.14px;}
#t1h_591{left:71px;bottom:677px;letter-spacing:-0.14px;}
#t1i_591{left:70px;bottom:658px;letter-spacing:-0.11px;}
#t1j_591{left:70px;bottom:638px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t1k_591{left:85px;bottom:621px;letter-spacing:-0.1px;}
#t1l_591{left:70px;bottom:601px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_591{left:70px;bottom:351px;letter-spacing:0.12px;word-spacing:-0.26px;}
#t1n_591{left:159px;bottom:351px;letter-spacing:0.13px;word-spacing:-0.22px;}
#t1o_591{left:75px;bottom:331px;letter-spacing:-0.13px;}
#t1p_591{left:261px;bottom:331px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1q_591{left:75px;bottom:308px;letter-spacing:-0.15px;}
#t1r_591{left:261px;bottom:308px;letter-spacing:-0.12px;}
#t1s_591{left:75px;bottom:285px;letter-spacing:-0.17px;}
#t1t_591{left:261px;bottom:285px;letter-spacing:-0.12px;}
#t1u_591{left:75px;bottom:262px;letter-spacing:-0.17px;}
#t1v_591{left:261px;bottom:262px;letter-spacing:-0.11px;}
#t1w_591{left:261px;bottom:245px;letter-spacing:-0.11px;}
#t1x_591{left:85px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1y_591{left:170px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1z_591{left:74px;bottom:1066px;letter-spacing:-0.15px;}
#t20_591{left:174px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t21_591{left:228px;bottom:1066px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t22_591{left:368px;bottom:1066px;letter-spacing:-0.12px;word-spacing:0.05px;}

.s1_591{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_591{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_591{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_591{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_591{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_591{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_591{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_591{font-size:14px;font-family:NeoSansIntel-Italic_1uk3;color:#000;}
.s9_591{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_591{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sb_591{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sc_591{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts591" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1uk3;
	src: url("fonts/NeoSansIntel-Italic_1uk3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg591Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg591" style="-webkit-user-select: none;"><object width="935" height="1210" data="591/591.svg" type="image/svg+xml" id="pdf591" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_591" class="t s1_591">Vol. 3B </span><span id="t2_591" class="t s1_591">17-3 </span>
<span id="t3_591" class="t s2_591">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_591" class="t s3_591">17.2 </span><span id="t5_591" class="t s3_591">INCREMENTAL DECODING INFORMATION: INTEL® CORE™ 2 PROCESSOR </span>
<span id="t6_591" class="t s3_591">FAMILY, MACHINE ERROR CODES FOR MACHINE CHECK </span>
<span id="t7_591" class="t s4_591">Table 17-4 provides information for interpreting additional model-specific fields for external bus errors relating to </span>
<span id="t8_591" class="t s4_591">processors based on Intel </span>
<span id="t9_591" class="t s5_591">® </span>
<span id="ta_591" class="t s4_591">Core™ microarchitecture, which implements the P4 bus specification. Table 17-3 lists </span>
<span id="tb_591" class="t s4_591">the CPUID signatures for Intel 64 processors that are covered by Table 17-4. These errors are reported in the </span>
<span id="tc_591" class="t s4_591">IA32_MCi_STATUS MSRs. They are reported architecturally as compound errors with a general form of </span>
<span id="td_591" class="t s6_591">0000 1PPT RRRR IILL </span><span id="te_591" class="t s4_591">in the MCA error code field. See Chapter 16 for information on the interpretation of </span>
<span id="tf_591" class="t s4_591">compound error codes. </span>
<span id="tg_591" class="t s7_591">44 </span><span id="th_591" class="t s7_591">AERR </span><span id="ti_591" class="t s7_591">This bit is asserted in IA32_MC</span><span id="tj_591" class="t s8_591">i_</span><span id="tk_591" class="t s7_591">STATUS if this component has initiated 2 failing </span>
<span id="tl_591" class="t s7_591">bus transactions which have failed due to Address Parity Errors AERR asserted). </span>
<span id="tm_591" class="t s7_591">While this bit is asserted, it cannot be overwritten. </span>
<span id="tn_591" class="t s7_591">45 </span><span id="to_591" class="t s7_591">UECC </span><span id="tp_591" class="t s7_591">The Uncorrectable ECC error bit is asserted in IA32_MC</span><span id="tq_591" class="t s8_591">i_</span><span id="tr_591" class="t s7_591">STATUS for uncorrected </span>
<span id="ts_591" class="t s7_591">ECC errors. While this bit is asserted, the ECC syndrome field will not be </span>
<span id="tt_591" class="t s7_591">overwritten. </span>
<span id="tu_591" class="t s7_591">46 </span><span id="tv_591" class="t s7_591">CECC </span><span id="tw_591" class="t s7_591">The correctable ECC error bit is asserted in IA32_MC</span><span id="tx_591" class="t s8_591">i</span><span id="ty_591" class="t s7_591">_STATUS for corrected ECC </span>
<span id="tz_591" class="t s7_591">errors. </span>
<span id="t10_591" class="t s7_591">54:47 </span><span id="t11_591" class="t s7_591">ECC Syndrome </span><span id="t12_591" class="t s7_591">The ECC syndrome field in IA32_MCi_STATUS contains the 8-bit ECC syndrome only </span>
<span id="t13_591" class="t s7_591">if the error was a correctable/uncorrectable ECC error and there wasn't a previous </span>
<span id="t14_591" class="t s7_591">valid ECC error syndrome logged in IA32_MCi_STATUS. </span>
<span id="t15_591" class="t s7_591">A previous valid ECC error in IA32_MCi_STATUS is indicated by </span>
<span id="t16_591" class="t s7_591">IA32_MCi_STATUS.bit45 uncorrectable error occurred) being asserted. After </span>
<span id="t17_591" class="t s7_591">processing an ECC error, machine check handling software should clear </span>
<span id="t18_591" class="t s7_591">IA32_MCi_STATUS.bit45 so that future ECC error syndromes can be logged. </span>
<span id="t19_591" class="t s7_591">56:55 </span><span id="t1a_591" class="t s7_591">Reserved </span><span id="t1b_591" class="t s7_591">Reserved </span>
<span id="t1c_591" class="t s7_591">Status Register </span>
<span id="t1d_591" class="t s7_591">Validity </span>
<span id="t1e_591" class="t s7_591">Indicators </span>
<span id="t1f_591" class="t s9_591">1 </span>
<span id="t1g_591" class="t s7_591">63:57 </span>
<span id="t1h_591" class="t sa_591">NOTES: </span>
<span id="t1i_591" class="t s7_591">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t1j_591" class="t s7_591">2. For processors with a CPUID signature of 06_0EH, a ROB time-out occurs when the 23-bit ROB time-out counter carries a 1 out of its </span>
<span id="t1k_591" class="t s7_591">high order bit. </span>
<span id="t1l_591" class="t s7_591">3. For processors with a CPUID signature of 6_06_60H and later, the PIC timer will count crystal clock cycles. </span>
<span id="t1m_591" class="t sb_591">Table 17-3. </span><span id="t1n_591" class="t sb_591">CPUID DisplayFamily_DisplayModel Signatures for Processors Based on Intel® Core™ Microarchitecture </span>
<span id="t1o_591" class="t sc_591">DisplayFamily_DisplayModel </span><span id="t1p_591" class="t sc_591">Processor Families/Processor Number Series </span>
<span id="t1q_591" class="t sc_591">06_1DH </span><span id="t1r_591" class="t s7_591">Intel® Xeon® Processor 7400 series </span>
<span id="t1s_591" class="t sc_591">06_17H </span><span id="t1t_591" class="t s7_591">Intel® Xeon® Processor 5200, 5400 series, Intel® Core™ 2 Quad processor Q9650 </span>
<span id="t1u_591" class="t sc_591">06_0FH </span><span id="t1v_591" class="t s7_591">Intel® Xeon® Processor 3000, 3200, 5100, 5300, 7300 series, Intel® Core™ 2 Quad, Intel® Core™ 2 </span>
<span id="t1w_591" class="t s7_591">Extreme, Intel® Core™ 2 Duo processors, Intel Pentium dual-core processors </span>
<span id="t1x_591" class="t sb_591">Table 17-2. </span><span id="t1y_591" class="t sb_591">Incremental Decoding Information: Processor Family 06H Machine Error Codes for Machine Check </span>
<span id="t1z_591" class="t sc_591">Type </span><span id="t20_591" class="t sc_591">Bit No. </span><span id="t21_591" class="t sc_591">Bit Function </span><span id="t22_591" class="t sc_591">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
