# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../loongson.ip_user_files/ipstatic" --include "../../../../loongson.ip_user_files/ipstatic/hdl" --include "../../../../../../../../myCPU" --include "../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/hdl" --include "../../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/src" --include "../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/sim" \
"../../../../../../rtl/xilinx_ip/axi_ram/sim/axi_ram.v" \
"../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" \
"../../../../loongson.ip_user_files/ip/tagv_sram/sim/tagv_sram.v" \
"../../../../loongson.ip_user_files/ip/data_bank_sram/sim/data_bank_sram.v" \
"../../../../../../../../myCPU/addr_trans.v" \
"../../../../../../../../myCPU/alu.v" \
"../../../../../../../../myCPU/axi_bridge.v" \
"../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2_sim_netlist.v" \
"../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/hdl/axi_crossbar_v2_1_vl_rfs.v" \
"../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
"../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
"../../../../../../rtl/xilinx_ip/axi_ram/axi_ram_sim_netlist.v" \
"../../../../../../rtl/xilinx_ip/axi_ram/axi_ram_stub.v" \
"../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/hdl/axi_register_slice_v2_1_vl_rfs.v" \
"../../../../../../rtl/axi_wrap/axi_wrap.v" \
"../../../../../../rtl/ram_wrap/axi_wrap_ram.v" \
"../../../../../../rtl/xilinx_ip/axi_ram/simulation/blk_mem_gen_v8_4.v" \
"../../../../../../../../myCPU/btb.v" \
"../../../../../../rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" \
"../../../../../../rtl/xilinx_ip/clk_pll/clk_pll_stub.v" \
"../../../../../../rtl/CONFREG/confreg.v" \
"../../../../../../../../myCPU/csr.v" \
"../../../../../../../../myCPU/dcache.v" \
"../../../../../../../../myCPU/div.v" \
"../../../../../../../../myCPU/exe_stage.v" \
"../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
"../../../../../../../../myCPU/icache.v" \
"../../../../../../../../myCPU/id_stage.v" \
"../../../../../../../../myCPU/if_stage.v" \
"../../../../../../../../myCPU/mem_stage.v" \
"../../../../../../../../myCPU/mul.v" \
"../../../../../../../../myCPU/mycpu_top.v" \
"../../../../../../../../myCPU/perf_counter.v" \
"../../../../../../../../myCPU/regfile.v" \
"../../../../../../rtl/soc_lite_top.v" \
"../../../../../../../../myCPU/tlb_entry.v" \
"../../../../../../../../myCPU/tools.v" \
"../../../../../../../../myCPU/wb_stage.v" \

sv xil_defaultlib  --include "../../../../loongson.ip_user_files/ipstatic" --include "../../../../loongson.ip_user_files/ipstatic/hdl" --include "../../../../../../../../myCPU" --include "../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/hdl" --include "../../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/src" --include "../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/sim" \
"../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2_stub.sv" \

verilog xil_defaultlib  --include "../../../../loongson.ip_user_files/ipstatic" --include "../../../../loongson.ip_user_files/ipstatic/hdl" --include "../../../../../../../../myCPU" --include "../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/hdl" --include "../../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/src" --include "../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/sim" \
"../../../../../../testbench/mycpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
