$date
	Mon Feb 10 22:14:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var integer 32 % i [31:0] $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
x$
x#
x"
x!
$end
#5
0!
0"
0#
0$
#7
b1 %
#12
1!
1$
#14
b10 %
#19
1#
0$
#21
b11 %
#26
0!
1"
1$
#28
b100 %
#38
