$date
	Thu May 19 12:03:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ripple_carry_adder_4_tb $end
$var wire 7 ! l_lights [6:0] $end
$var reg 4 " l_switches [3:0] $end
$scope module dut $end
$var wire 4 # i_binary_number [3:0] $end
$var reg 7 $ o_display [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100100 $
b10 #
b10 "
b100100 !
$end
#10
b1110 !
b1110 $
b1111 "
b1111 #
#20
