
Atividade_Aula04_Exercicio06.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5d4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f0  0800a7a8  0800a7a8  0000b7a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad98  0800ad98  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad98  0800ad98  0000bd98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ada0  0800ada0  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ada0  0800ada0  0000bda0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ada4  0800ada4  0000bda4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ada8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004fd0  200001d8  0800af80  0000c1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200051a8  0800af80  0000d1a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b0dd  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b6b  00000000  00000000  000272e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  0002ae50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001195  00000000  00000000  0002c4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004e8b  00000000  00000000  0002d68d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018f25  00000000  00000000  00032518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea1b9  00000000  00000000  0004b43d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001355f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070bc  00000000  00000000  0013563c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  0013c6f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a78c 	.word	0x0800a78c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800a78c 	.word	0x0800a78c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == B1_Pin)
 8000ee2:	88fb      	ldrh	r3, [r7, #6]
 8000ee4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ee8:	d104      	bne.n	8000ef4 <HAL_GPIO_EXTI_Callback+0x1c>
	{
		/*osEventFlagsSet(TaskADCInitHandle,TASK_ADC_INIT);*/
		osSemaphoreRelease(semStartHandle);
 8000eea:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <HAL_GPIO_EXTI_Callback+0x24>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f003 fc18 	bl	8004724 <osSemaphoreRelease>

	}

}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	20000294 	.word	0x20000294

08000f00 <map>:

double map(uint16_t x, float in_min, float in_max, float out_min, float out_max)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	ed87 0a04 	vstr	s0, [r7, #16]
 8000f0c:	edc7 0a03 	vstr	s1, [r7, #12]
 8000f10:	ed87 1a02 	vstr	s2, [r7, #8]
 8000f14:	edc7 1a01 	vstr	s3, [r7, #4]
 8000f18:	82fb      	strh	r3, [r7, #22]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000f1a:	8afb      	ldrh	r3, [r7, #22]
 8000f1c:	ee07 3a90 	vmov	s15, r3
 8000f20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f24:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f28:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f2c:	edd7 6a01 	vldr	s13, [r7, #4]
 8000f30:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f34:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f38:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000f3c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f40:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f4c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f54:	ee17 0a90 	vmov	r0, s15
 8000f58:	f7ff fb16 	bl	8000588 <__aeabi_f2d>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	ec43 2b17 	vmov	d7, r2, r3
}
 8000f64:	eeb0 0a47 	vmov.f32	s0, s14
 8000f68:	eef0 0a67 	vmov.f32	s1, s15
 8000f6c:	3718      	adds	r7, #24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
	...

08000f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f78:	f000 fdf6 	bl	8001b68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7c:	f000 f87e 	bl	800107c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f80:	f000 f966 	bl	8001250 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f84:	f000 f93a 	bl	80011fc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000f88:	f000 f8e6 	bl	8001158 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f8c:	f003 f9b8 	bl	8004300 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of semStart */
  semStartHandle = osSemaphoreNew(1, 0, &semStart_attributes);
 8000f90:	4a24      	ldr	r2, [pc, #144]	@ (8001024 <main+0xb0>)
 8000f92:	2100      	movs	r1, #0
 8000f94:	2001      	movs	r0, #1
 8000f96:	f003 fae9 	bl	800456c <osSemaphoreNew>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a22      	ldr	r2, [pc, #136]	@ (8001028 <main+0xb4>)
 8000f9e:	6013      	str	r3, [r2, #0]

  /* creation of semCalc */
  semCalcHandle = osSemaphoreNew(1, 0, &semCalc_attributes);
 8000fa0:	4a22      	ldr	r2, [pc, #136]	@ (800102c <main+0xb8>)
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	f003 fae1 	bl	800456c <osSemaphoreNew>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a20      	ldr	r2, [pc, #128]	@ (8001030 <main+0xbc>)
 8000fae:	6013      	str	r3, [r2, #0]

  /* creation of semSave */
  semSaveHandle = osSemaphoreNew(1, 0, &semSave_attributes);
 8000fb0:	4a20      	ldr	r2, [pc, #128]	@ (8001034 <main+0xc0>)
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	f003 fad9 	bl	800456c <osSemaphoreNew>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	4a1e      	ldr	r2, [pc, #120]	@ (8001038 <main+0xc4>)
 8000fbe:	6013      	str	r3, [r2, #0]

  /* creation of semSend */
  semSendHandle = osSemaphoreNew(1, 0, &semSend_attributes);
 8000fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800103c <main+0xc8>)
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f003 fad1 	bl	800456c <osSemaphoreNew>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	4a1c      	ldr	r2, [pc, #112]	@ (8001040 <main+0xcc>)
 8000fce:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskADC */
  TaskADCHandle = osThreadNew(StartTaskADC, NULL, &TaskADC_attributes);
 8000fd0:	4a1c      	ldr	r2, [pc, #112]	@ (8001044 <main+0xd0>)
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	481c      	ldr	r0, [pc, #112]	@ (8001048 <main+0xd4>)
 8000fd6:	f003 f9dd 	bl	8004394 <osThreadNew>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800104c <main+0xd8>)
 8000fde:	6013      	str	r3, [r2, #0]

  /* creation of TaskCalc */
  TaskCalcHandle = osThreadNew(StartTaskCalc, NULL, &TaskCalc_attributes);
 8000fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8001050 <main+0xdc>)
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	481b      	ldr	r0, [pc, #108]	@ (8001054 <main+0xe0>)
 8000fe6:	f003 f9d5 	bl	8004394 <osThreadNew>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4a1a      	ldr	r2, [pc, #104]	@ (8001058 <main+0xe4>)
 8000fee:	6013      	str	r3, [r2, #0]

  /* creation of TaskSave */
  TaskSaveHandle = osThreadNew(StartTaskSave, NULL, &TaskSave_attributes);
 8000ff0:	4a1a      	ldr	r2, [pc, #104]	@ (800105c <main+0xe8>)
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	481a      	ldr	r0, [pc, #104]	@ (8001060 <main+0xec>)
 8000ff6:	f003 f9cd 	bl	8004394 <osThreadNew>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4a19      	ldr	r2, [pc, #100]	@ (8001064 <main+0xf0>)
 8000ffe:	6013      	str	r3, [r2, #0]

  /* creation of TaskSend */
  TaskSendHandle = osThreadNew(StartTaskSend, NULL, &TaskSend_attributes);
 8001000:	4a19      	ldr	r2, [pc, #100]	@ (8001068 <main+0xf4>)
 8001002:	2100      	movs	r1, #0
 8001004:	4819      	ldr	r0, [pc, #100]	@ (800106c <main+0xf8>)
 8001006:	f003 f9c5 	bl	8004394 <osThreadNew>
 800100a:	4603      	mov	r3, r0
 800100c:	4a18      	ldr	r2, [pc, #96]	@ (8001070 <main+0xfc>)
 800100e:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of TaskADCInit */
  TaskADCInitHandle = osEventFlagsNew(&TaskADCInit_attributes);
 8001010:	4818      	ldr	r0, [pc, #96]	@ (8001074 <main+0x100>)
 8001012:	f003 fa6c 	bl	80044ee <osEventFlagsNew>
 8001016:	4603      	mov	r3, r0
 8001018:	4a17      	ldr	r2, [pc, #92]	@ (8001078 <main+0x104>)
 800101a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800101c:	f003 f994 	bl	8004348 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <main+0xac>
 8001024:	0800a9c0 	.word	0x0800a9c0
 8001028:	20000294 	.word	0x20000294
 800102c:	0800a9d0 	.word	0x0800a9d0
 8001030:	20000298 	.word	0x20000298
 8001034:	0800a9e0 	.word	0x0800a9e0
 8001038:	2000029c 	.word	0x2000029c
 800103c:	0800a9f0 	.word	0x0800a9f0
 8001040:	200002a0 	.word	0x200002a0
 8001044:	0800a930 	.word	0x0800a930
 8001048:	0800133d 	.word	0x0800133d
 800104c:	20000284 	.word	0x20000284
 8001050:	0800a954 	.word	0x0800a954
 8001054:	08001445 	.word	0x08001445
 8001058:	20000288 	.word	0x20000288
 800105c:	0800a978 	.word	0x0800a978
 8001060:	08001529 	.word	0x08001529
 8001064:	2000028c 	.word	0x2000028c
 8001068:	0800a99c 	.word	0x0800a99c
 800106c:	080015ed 	.word	0x080015ed
 8001070:	20000290 	.word	0x20000290
 8001074:	0800aa00 	.word	0x0800aa00
 8001078:	200002a4 	.word	0x200002a4

0800107c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	@ 0x50
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 031c 	add.w	r3, r7, #28
 8001086:	2234      	movs	r2, #52	@ 0x34
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f007 fa5d 	bl	800854a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	f107 0308 	add.w	r3, r7, #8
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a0:	2300      	movs	r3, #0
 80010a2:	607b      	str	r3, [r7, #4]
 80010a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001150 <SystemClock_Config+0xd4>)
 80010a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a8:	4a29      	ldr	r2, [pc, #164]	@ (8001150 <SystemClock_Config+0xd4>)
 80010aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80010b0:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <SystemClock_Config+0xd4>)
 80010b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80010bc:	2300      	movs	r3, #0
 80010be:	603b      	str	r3, [r7, #0]
 80010c0:	4b24      	ldr	r3, [pc, #144]	@ (8001154 <SystemClock_Config+0xd8>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010c8:	4a22      	ldr	r2, [pc, #136]	@ (8001154 <SystemClock_Config+0xd8>)
 80010ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ce:	6013      	str	r3, [r2, #0]
 80010d0:	4b20      	ldr	r3, [pc, #128]	@ (8001154 <SystemClock_Config+0xd8>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010d8:	603b      	str	r3, [r7, #0]
 80010da:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010dc:	2302      	movs	r3, #2
 80010de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010e0:	2301      	movs	r3, #1
 80010e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e4:	2310      	movs	r3, #16
 80010e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e8:	2302      	movs	r3, #2
 80010ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010ec:	2300      	movs	r3, #0
 80010ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80010f0:	2310      	movs	r3, #16
 80010f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010f4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80010f8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80010fa:	2304      	movs	r3, #4
 80010fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80010fe:	2302      	movs	r3, #2
 8001100:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001102:	2302      	movs	r3, #2
 8001104:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001106:	f107 031c 	add.w	r3, r7, #28
 800110a:	4618      	mov	r0, r3
 800110c:	f001 ff6e 	bl	8002fec <HAL_RCC_OscConfig>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001116:	f000 fabd 	bl	8001694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800111a:	230f      	movs	r3, #15
 800111c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800111e:	2302      	movs	r3, #2
 8001120:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001126:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800112a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001130:	f107 0308 	add.w	r3, r7, #8
 8001134:	2102      	movs	r1, #2
 8001136:	4618      	mov	r0, r3
 8001138:	f001 fbdc 	bl	80028f4 <HAL_RCC_ClockConfig>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001142:	f000 faa7 	bl	8001694 <Error_Handler>
  }
}
 8001146:	bf00      	nop
 8001148:	3750      	adds	r7, #80	@ 0x50
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40023800 	.word	0x40023800
 8001154:	40007000 	.word	0x40007000

08001158 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800115e:	463b      	mov	r3, r7
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800116a:	4b21      	ldr	r3, [pc, #132]	@ (80011f0 <MX_ADC1_Init+0x98>)
 800116c:	4a21      	ldr	r2, [pc, #132]	@ (80011f4 <MX_ADC1_Init+0x9c>)
 800116e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001170:	4b1f      	ldr	r3, [pc, #124]	@ (80011f0 <MX_ADC1_Init+0x98>)
 8001172:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001176:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001178:	4b1d      	ldr	r3, [pc, #116]	@ (80011f0 <MX_ADC1_Init+0x98>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800117e:	4b1c      	ldr	r3, [pc, #112]	@ (80011f0 <MX_ADC1_Init+0x98>)
 8001180:	2200      	movs	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001184:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <MX_ADC1_Init+0x98>)
 8001186:	2200      	movs	r2, #0
 8001188:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800118a:	4b19      	ldr	r3, [pc, #100]	@ (80011f0 <MX_ADC1_Init+0x98>)
 800118c:	2200      	movs	r2, #0
 800118e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001192:	4b17      	ldr	r3, [pc, #92]	@ (80011f0 <MX_ADC1_Init+0x98>)
 8001194:	2200      	movs	r2, #0
 8001196:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001198:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <MX_ADC1_Init+0x98>)
 800119a:	4a17      	ldr	r2, [pc, #92]	@ (80011f8 <MX_ADC1_Init+0xa0>)
 800119c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800119e:	4b14      	ldr	r3, [pc, #80]	@ (80011f0 <MX_ADC1_Init+0x98>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011a4:	4b12      	ldr	r3, [pc, #72]	@ (80011f0 <MX_ADC1_Init+0x98>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011aa:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <MX_ADC1_Init+0x98>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011b2:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <MX_ADC1_Init+0x98>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011b8:	480d      	ldr	r0, [pc, #52]	@ (80011f0 <MX_ADC1_Init+0x98>)
 80011ba:	f000 fd17 	bl	8001bec <HAL_ADC_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80011c4:	f000 fa66 	bl	8001694 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011cc:	2301      	movs	r3, #1
 80011ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011d0:	2300      	movs	r3, #0
 80011d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011d4:	463b      	mov	r3, r7
 80011d6:	4619      	mov	r1, r3
 80011d8:	4805      	ldr	r0, [pc, #20]	@ (80011f0 <MX_ADC1_Init+0x98>)
 80011da:	f000 feb5 	bl	8001f48 <HAL_ADC_ConfigChannel>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80011e4:	f000 fa56 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011e8:	bf00      	nop
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200001f4 	.word	0x200001f4
 80011f4:	40012000 	.word	0x40012000
 80011f8:	0f000001 	.word	0x0f000001

080011fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001200:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <MX_USART1_UART_Init+0x4c>)
 8001202:	4a12      	ldr	r2, [pc, #72]	@ (800124c <MX_USART1_UART_Init+0x50>)
 8001204:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001206:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <MX_USART1_UART_Init+0x4c>)
 8001208:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800120c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800120e:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <MX_USART1_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001214:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <MX_USART1_UART_Init+0x4c>)
 8001216:	2200      	movs	r2, #0
 8001218:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800121a:	4b0b      	ldr	r3, [pc, #44]	@ (8001248 <MX_USART1_UART_Init+0x4c>)
 800121c:	2200      	movs	r2, #0
 800121e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001220:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <MX_USART1_UART_Init+0x4c>)
 8001222:	220c      	movs	r2, #12
 8001224:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001226:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <MX_USART1_UART_Init+0x4c>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800122c:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <MX_USART1_UART_Init+0x4c>)
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001232:	4805      	ldr	r0, [pc, #20]	@ (8001248 <MX_USART1_UART_Init+0x4c>)
 8001234:	f002 fc14 	bl	8003a60 <HAL_UART_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800123e:	f000 fa29 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	2000023c 	.word	0x2000023c
 800124c:	40011000 	.word	0x40011000

08001250 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08a      	sub	sp, #40	@ 0x28
 8001254:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
 8001264:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	613b      	str	r3, [r7, #16]
 800126a:	4b31      	ldr	r3, [pc, #196]	@ (8001330 <MX_GPIO_Init+0xe0>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	4a30      	ldr	r2, [pc, #192]	@ (8001330 <MX_GPIO_Init+0xe0>)
 8001270:	f043 0304 	orr.w	r3, r3, #4
 8001274:	6313      	str	r3, [r2, #48]	@ 0x30
 8001276:	4b2e      	ldr	r3, [pc, #184]	@ (8001330 <MX_GPIO_Init+0xe0>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	f003 0304 	and.w	r3, r3, #4
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	4b2a      	ldr	r3, [pc, #168]	@ (8001330 <MX_GPIO_Init+0xe0>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	4a29      	ldr	r2, [pc, #164]	@ (8001330 <MX_GPIO_Init+0xe0>)
 800128c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001290:	6313      	str	r3, [r2, #48]	@ 0x30
 8001292:	4b27      	ldr	r3, [pc, #156]	@ (8001330 <MX_GPIO_Init+0xe0>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60bb      	str	r3, [r7, #8]
 80012a2:	4b23      	ldr	r3, [pc, #140]	@ (8001330 <MX_GPIO_Init+0xe0>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	4a22      	ldr	r2, [pc, #136]	@ (8001330 <MX_GPIO_Init+0xe0>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ae:	4b20      	ldr	r3, [pc, #128]	@ (8001330 <MX_GPIO_Init+0xe0>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	4b1c      	ldr	r3, [pc, #112]	@ (8001330 <MX_GPIO_Init+0xe0>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	4a1b      	ldr	r2, [pc, #108]	@ (8001330 <MX_GPIO_Init+0xe0>)
 80012c4:	f043 0302 	orr.w	r3, r3, #2
 80012c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ca:	4b19      	ldr	r3, [pc, #100]	@ (8001330 <MX_GPIO_Init+0xe0>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2120      	movs	r1, #32
 80012da:	4816      	ldr	r0, [pc, #88]	@ (8001334 <MX_GPIO_Init+0xe4>)
 80012dc:	f001 fad8 	bl	8002890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012e6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	4619      	mov	r1, r3
 80012f6:	4810      	ldr	r0, [pc, #64]	@ (8001338 <MX_GPIO_Init+0xe8>)
 80012f8:	f001 f936 	bl	8002568 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012fc:	2320      	movs	r3, #32
 80012fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001300:	2301      	movs	r3, #1
 8001302:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001308:	2300      	movs	r3, #0
 800130a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	4619      	mov	r1, r3
 8001312:	4808      	ldr	r0, [pc, #32]	@ (8001334 <MX_GPIO_Init+0xe4>)
 8001314:	f001 f928 	bl	8002568 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001318:	2200      	movs	r2, #0
 800131a:	2105      	movs	r1, #5
 800131c:	2028      	movs	r0, #40	@ 0x28
 800131e:	f001 f8f9 	bl	8002514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001322:	2028      	movs	r0, #40	@ 0x28
 8001324:	f001 f912 	bl	800254c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001328:	bf00      	nop
 800132a:	3728      	adds	r7, #40	@ 0x28
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40023800 	.word	0x40023800
 8001334:	40020000 	.word	0x40020000
 8001338:	40020800 	.word	0x40020800

0800133c <StartTaskADC>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskADC */
void StartTaskADC(void *argument)
{
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b089      	sub	sp, #36	@ 0x24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	const char *MSG_INIT = "Iniciando a Aquicicao de Dados do ADC ...";
 8001344:	4b34      	ldr	r3, [pc, #208]	@ (8001418 <StartTaskADC+0xdc>)
 8001346:	61bb      	str	r3, [r7, #24]
	/*const char *MSG_INIT_ADC = "ADC(Anologic Digitak Converter) Inicializado com Sucesso";*/
	const char *MSG_SUCESS = "Leitura Realizada com Sucesso";
 8001348:	4b34      	ldr	r3, [pc, #208]	@ (800141c <StartTaskADC+0xe0>)
 800134a:	617b      	str	r3, [r7, #20]
	const char *MSG_ERROR = "OCORREU UM ERRO NA LEITURA";
 800134c:	4b34      	ldr	r3, [pc, #208]	@ (8001420 <StartTaskADC+0xe4>)
 800134e:	613b      	str	r3, [r7, #16]
		  HAL_UART_Transmit(&huart1,(uint8_t *)MSG_INIT,strlen(MSG_INIT),100);

		  osEventFlagsClear(TaskADCInitHandle,TASK_ADC_INIT);
	  }*/

	  osSemaphoreAcquire(semStartHandle, osWaitForever);
 8001350:	4b34      	ldr	r3, [pc, #208]	@ (8001424 <StartTaskADC+0xe8>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001358:	4618      	mov	r0, r3
 800135a:	f003 f991 	bl	8004680 <osSemaphoreAcquire>
	  HAL_UART_Transmit(&huart1,(uint8_t *)MSG_INIT,strlen(MSG_INIT),100);
 800135e:	69b8      	ldr	r0, [r7, #24]
 8001360:	f7fe ffa6 	bl	80002b0 <strlen>
 8001364:	4603      	mov	r3, r0
 8001366:	b29a      	uxth	r2, r3
 8001368:	2364      	movs	r3, #100	@ 0x64
 800136a:	69b9      	ldr	r1, [r7, #24]
 800136c:	482e      	ldr	r0, [pc, #184]	@ (8001428 <StartTaskADC+0xec>)
 800136e:	f002 fbc7 	bl	8003b00 <HAL_UART_Transmit>

	  for(uint8_t i = 0;i<ADC_SAMPLES;i++)
 8001372:	2300      	movs	r3, #0
 8001374:	77fb      	strb	r3, [r7, #31]
 8001376:	e042      	b.n	80013fe <StartTaskADC+0xc2>
	  {

		  HAL_ADC_Start(&hadc1);
 8001378:	482c      	ldr	r0, [pc, #176]	@ (800142c <StartTaskADC+0xf0>)
 800137a:	f000 fc7b 	bl	8001c74 <HAL_ADC_Start>
		  if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 800137e:	2164      	movs	r1, #100	@ 0x64
 8001380:	482a      	ldr	r0, [pc, #168]	@ (800142c <StartTaskADC+0xf0>)
 8001382:	f000 fd49 	bl	8001e18 <HAL_ADC_PollForConversion>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d128      	bne.n	80013de <StartTaskADC+0xa2>
		  {
			  adc_value = HAL_ADC_GetValue(&hadc1);
 800138c:	4827      	ldr	r0, [pc, #156]	@ (800142c <StartTaskADC+0xf0>)
 800138e:	f000 fdce 	bl	8001f2e <HAL_ADC_GetValue>
 8001392:	4603      	mov	r3, r0
 8001394:	81fb      	strh	r3, [r7, #14]
			  HAL_UART_Transmit(&huart1,(uint8_t *)MSG_SUCESS,strlen(MSG_SUCESS),100);
 8001396:	6978      	ldr	r0, [r7, #20]
 8001398:	f7fe ff8a 	bl	80002b0 <strlen>
 800139c:	4603      	mov	r3, r0
 800139e:	b29a      	uxth	r2, r3
 80013a0:	2364      	movs	r3, #100	@ 0x64
 80013a2:	6979      	ldr	r1, [r7, #20]
 80013a4:	4820      	ldr	r0, [pc, #128]	@ (8001428 <StartTaskADC+0xec>)
 80013a6:	f002 fbab 	bl	8003b00 <HAL_UART_Transmit>
			  ADC_Buffer[i] = map(adc_value,0,4095,0,3.3);
 80013aa:	7ffc      	ldrb	r4, [r7, #31]
 80013ac:	89fb      	ldrh	r3, [r7, #14]
 80013ae:	eddf 1a20 	vldr	s3, [pc, #128]	@ 8001430 <StartTaskADC+0xf4>
 80013b2:	ed9f 1a20 	vldr	s2, [pc, #128]	@ 8001434 <StartTaskADC+0xf8>
 80013b6:	eddf 0a20 	vldr	s1, [pc, #128]	@ 8001438 <StartTaskADC+0xfc>
 80013ba:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 8001434 <StartTaskADC+0xf8>
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fd9e 	bl	8000f00 <map>
 80013c4:	eeb0 7a40 	vmov.f32	s14, s0
 80013c8:	eef0 7a60 	vmov.f32	s15, s1
 80013cc:	4a1b      	ldr	r2, [pc, #108]	@ (800143c <StartTaskADC+0x100>)
 80013ce:	00e3      	lsls	r3, r4, #3
 80013d0:	4413      	add	r3, r2
 80013d2:	ed83 7b00 	vstr	d7, [r3]
			  osDelay(100);
 80013d6:	2064      	movs	r0, #100	@ 0x64
 80013d8:	f003 f86e 	bl	80044b8 <osDelay>
 80013dc:	e00c      	b.n	80013f8 <StartTaskADC+0xbc>

		  }

		  else
		  {
			  HAL_UART_Transmit(&huart1,(uint8_t *)MSG_ERROR,strlen(MSG_ERROR),100);
 80013de:	6938      	ldr	r0, [r7, #16]
 80013e0:	f7fe ff66 	bl	80002b0 <strlen>
 80013e4:	4603      	mov	r3, r0
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	2364      	movs	r3, #100	@ 0x64
 80013ea:	6939      	ldr	r1, [r7, #16]
 80013ec:	480e      	ldr	r0, [pc, #56]	@ (8001428 <StartTaskADC+0xec>)
 80013ee:	f002 fb87 	bl	8003b00 <HAL_UART_Transmit>
			  --i;
 80013f2:	7ffb      	ldrb	r3, [r7, #31]
 80013f4:	3b01      	subs	r3, #1
 80013f6:	77fb      	strb	r3, [r7, #31]
	  for(uint8_t i = 0;i<ADC_SAMPLES;i++)
 80013f8:	7ffb      	ldrb	r3, [r7, #31]
 80013fa:	3301      	adds	r3, #1
 80013fc:	77fb      	strb	r3, [r7, #31]
 80013fe:	7ffb      	ldrb	r3, [r7, #31]
 8001400:	2b63      	cmp	r3, #99	@ 0x63
 8001402:	d9b9      	bls.n	8001378 <StartTaskADC+0x3c>

		  }

	  }

	  osSemaphoreRelease(semCalcHandle);
 8001404:	4b0e      	ldr	r3, [pc, #56]	@ (8001440 <StartTaskADC+0x104>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f003 f98b 	bl	8004724 <osSemaphoreRelease>





    osDelay(100);
 800140e:	2064      	movs	r0, #100	@ 0x64
 8001410:	f003 f852 	bl	80044b8 <osDelay>
	  osSemaphoreAcquire(semStartHandle, osWaitForever);
 8001414:	e79c      	b.n	8001350 <StartTaskADC+0x14>
 8001416:	bf00      	nop
 8001418:	0800a804 	.word	0x0800a804
 800141c:	0800a830 	.word	0x0800a830
 8001420:	0800a850 	.word	0x0800a850
 8001424:	20000294 	.word	0x20000294
 8001428:	2000023c 	.word	0x2000023c
 800142c:	200001f4 	.word	0x200001f4
 8001430:	40533333 	.word	0x40533333
 8001434:	00000000 	.word	0x00000000
 8001438:	457ff000 	.word	0x457ff000
 800143c:	200002a8 	.word	0x200002a8
 8001440:	20000298 	.word	0x20000298

08001444 <StartTaskCalc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskCalc */
void StartTaskCalc(void *argument)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskCalc */
	const char *MSG_INIT = "Iniciando o Calculo da Media";
 800144c:	4b2e      	ldr	r3, [pc, #184]	@ (8001508 <StartTaskCalc+0xc4>)
 800144e:	613b      	str	r3, [r7, #16]
	const char *MSG_SUCESS = "Media Calculada com Sucesso";
 8001450:	4b2e      	ldr	r3, [pc, #184]	@ (800150c <StartTaskCalc+0xc8>)
 8001452:	60fb      	str	r3, [r7, #12]
	/*const char *MSG_ERROR = "Error no Calculo da Media";*/
  /* Infinite loop */
	double sum  = 0;
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	f04f 0300 	mov.w	r3, #0
 800145c:	e9c7 2306 	strd	r2, r3, [r7, #24]
  for(;;)
  {
	  osSemaphoreAcquire(semCalcHandle,osWaitForever);
 8001460:	4b2b      	ldr	r3, [pc, #172]	@ (8001510 <StartTaskCalc+0xcc>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001468:	4618      	mov	r0, r3
 800146a:	f003 f909 	bl	8004680 <osSemaphoreAcquire>
	  HAL_UART_Transmit(&huart1,(uint8_t *)MSG_INIT,strlen(MSG_INIT),100);
 800146e:	6938      	ldr	r0, [r7, #16]
 8001470:	f7fe ff1e 	bl	80002b0 <strlen>
 8001474:	4603      	mov	r3, r0
 8001476:	b29a      	uxth	r2, r3
 8001478:	2364      	movs	r3, #100	@ 0x64
 800147a:	6939      	ldr	r1, [r7, #16]
 800147c:	4825      	ldr	r0, [pc, #148]	@ (8001514 <StartTaskCalc+0xd0>)
 800147e:	f002 fb3f 	bl	8003b00 <HAL_UART_Transmit>
	  osDelay(200);
 8001482:	20c8      	movs	r0, #200	@ 0xc8
 8001484:	f003 f818 	bl	80044b8 <osDelay>

	  for(uint8_t i = 0;i<ADC_SAMPLES;i++)
 8001488:	2300      	movs	r3, #0
 800148a:	75fb      	strb	r3, [r7, #23]
 800148c:	e010      	b.n	80014b0 <StartTaskCalc+0x6c>
	  {
		  sum+=ADC_Buffer[i];
 800148e:	7dfb      	ldrb	r3, [r7, #23]
 8001490:	4a21      	ldr	r2, [pc, #132]	@ (8001518 <StartTaskCalc+0xd4>)
 8001492:	00db      	lsls	r3, r3, #3
 8001494:	4413      	add	r3, r2
 8001496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800149e:	f7fe ff15 	bl	80002cc <__adddf3>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  for(uint8_t i = 0;i<ADC_SAMPLES;i++)
 80014aa:	7dfb      	ldrb	r3, [r7, #23]
 80014ac:	3301      	adds	r3, #1
 80014ae:	75fb      	strb	r3, [r7, #23]
 80014b0:	7dfb      	ldrb	r3, [r7, #23]
 80014b2:	2b63      	cmp	r3, #99	@ 0x63
 80014b4:	d9eb      	bls.n	800148e <StartTaskCalc+0x4a>

	  }
	  average = sum/ADC_SAMPLES;
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	4b18      	ldr	r3, [pc, #96]	@ (800151c <StartTaskCalc+0xd8>)
 80014bc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80014c0:	f7ff f9e4 	bl	800088c <__aeabi_ddiv>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4915      	ldr	r1, [pc, #84]	@ (8001520 <StartTaskCalc+0xdc>)
 80014ca:	e9c1 2300 	strd	r2, r3, [r1]
	  sum = 0;
 80014ce:	f04f 0200 	mov.w	r2, #0
 80014d2:	f04f 0300 	mov.w	r3, #0
 80014d6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  HAL_UART_Transmit(&huart1,(uint8_t *)MSG_SUCESS,strlen(MSG_SUCESS),100);
 80014da:	68f8      	ldr	r0, [r7, #12]
 80014dc:	f7fe fee8 	bl	80002b0 <strlen>
 80014e0:	4603      	mov	r3, r0
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	2364      	movs	r3, #100	@ 0x64
 80014e6:	68f9      	ldr	r1, [r7, #12]
 80014e8:	480a      	ldr	r0, [pc, #40]	@ (8001514 <StartTaskCalc+0xd0>)
 80014ea:	f002 fb09 	bl	8003b00 <HAL_UART_Transmit>
	  osDelay(200);
 80014ee:	20c8      	movs	r0, #200	@ 0xc8
 80014f0:	f002 ffe2 	bl	80044b8 <osDelay>
	  osSemaphoreRelease(semSaveHandle);
 80014f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001524 <StartTaskCalc+0xe0>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f003 f913 	bl	8004724 <osSemaphoreRelease>


    osDelay(100);
 80014fe:	2064      	movs	r0, #100	@ 0x64
 8001500:	f002 ffda 	bl	80044b8 <osDelay>
	  osSemaphoreAcquire(semCalcHandle,osWaitForever);
 8001504:	e7ac      	b.n	8001460 <StartTaskCalc+0x1c>
 8001506:	bf00      	nop
 8001508:	0800a86c 	.word	0x0800a86c
 800150c:	0800a88c 	.word	0x0800a88c
 8001510:	20000298 	.word	0x20000298
 8001514:	2000023c 	.word	0x2000023c
 8001518:	200002a8 	.word	0x200002a8
 800151c:	40590000 	.word	0x40590000
 8001520:	20000618 	.word	0x20000618
 8001524:	2000029c 	.word	0x2000029c

08001528 <StartTaskSave>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSave */
void StartTaskSave(void *argument)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSave */
	const char *MSG_INIT = "Salvando no Historico de Medias";
 8001530:	4b25      	ldr	r3, [pc, #148]	@ (80015c8 <StartTaskSave+0xa0>)
 8001532:	60fb      	str	r3, [r7, #12]
	const char *MSG_SUCESS = "Media Salva com Sucesso !";
 8001534:	4b25      	ldr	r3, [pc, #148]	@ (80015cc <StartTaskSave+0xa4>)
 8001536:	60bb      	str	r3, [r7, #8]
	static uint8_t index = 0;
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(semSaveHandle,osWaitForever);
 8001538:	4b25      	ldr	r3, [pc, #148]	@ (80015d0 <StartTaskSave+0xa8>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001540:	4618      	mov	r0, r3
 8001542:	f003 f89d 	bl	8004680 <osSemaphoreAcquire>
	  HAL_UART_Transmit(&huart1,(uint8_t *)MSG_INIT,strlen(MSG_INIT),100);
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f7fe feb2 	bl	80002b0 <strlen>
 800154c:	4603      	mov	r3, r0
 800154e:	b29a      	uxth	r2, r3
 8001550:	2364      	movs	r3, #100	@ 0x64
 8001552:	68f9      	ldr	r1, [r7, #12]
 8001554:	481f      	ldr	r0, [pc, #124]	@ (80015d4 <StartTaskSave+0xac>)
 8001556:	f002 fad3 	bl	8003b00 <HAL_UART_Transmit>
	  osDelay(200);
 800155a:	20c8      	movs	r0, #200	@ 0xc8
 800155c:	f002 ffac 	bl	80044b8 <osDelay>
	  HistoryADCAverage[index] = average;
 8001560:	4b1d      	ldr	r3, [pc, #116]	@ (80015d8 <StartTaskSave+0xb0>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	4619      	mov	r1, r3
 8001566:	4b1d      	ldr	r3, [pc, #116]	@ (80015dc <StartTaskSave+0xb4>)
 8001568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156c:	481c      	ldr	r0, [pc, #112]	@ (80015e0 <StartTaskSave+0xb8>)
 800156e:	00c9      	lsls	r1, r1, #3
 8001570:	4401      	add	r1, r0
 8001572:	e9c1 2300 	strd	r2, r3, [r1]
	  HAL_UART_Transmit(&huart1,(uint8_t *)MSG_SUCESS,strlen(MSG_SUCESS),100);
 8001576:	68b8      	ldr	r0, [r7, #8]
 8001578:	f7fe fe9a 	bl	80002b0 <strlen>
 800157c:	4603      	mov	r3, r0
 800157e:	b29a      	uxth	r2, r3
 8001580:	2364      	movs	r3, #100	@ 0x64
 8001582:	68b9      	ldr	r1, [r7, #8]
 8001584:	4813      	ldr	r0, [pc, #76]	@ (80015d4 <StartTaskSave+0xac>)
 8001586:	f002 fabb 	bl	8003b00 <HAL_UART_Transmit>
	  osDelay(200);
 800158a:	20c8      	movs	r0, #200	@ 0xc8
 800158c:	f002 ff94 	bl	80044b8 <osDelay>
	  index = (index + 1) % 10;
 8001590:	4b11      	ldr	r3, [pc, #68]	@ (80015d8 <StartTaskSave+0xb0>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	1c5a      	adds	r2, r3, #1
 8001596:	4b13      	ldr	r3, [pc, #76]	@ (80015e4 <StartTaskSave+0xbc>)
 8001598:	fb83 1302 	smull	r1, r3, r3, r2
 800159c:	1099      	asrs	r1, r3, #2
 800159e:	17d3      	asrs	r3, r2, #31
 80015a0:	1ac9      	subs	r1, r1, r3
 80015a2:	460b      	mov	r3, r1
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	440b      	add	r3, r1
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	1ad1      	subs	r1, r2, r3
 80015ac:	b2ca      	uxtb	r2, r1
 80015ae:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <StartTaskSave+0xb0>)
 80015b0:	701a      	strb	r2, [r3, #0]

	  osSemaphoreRelease(semSendHandle);
 80015b2:	4b0d      	ldr	r3, [pc, #52]	@ (80015e8 <StartTaskSave+0xc0>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f003 f8b4 	bl	8004724 <osSemaphoreRelease>
      osDelay(100);
 80015bc:	2064      	movs	r0, #100	@ 0x64
 80015be:	f002 ff7b 	bl	80044b8 <osDelay>
	  osSemaphoreAcquire(semSaveHandle,osWaitForever);
 80015c2:	bf00      	nop
 80015c4:	e7b8      	b.n	8001538 <StartTaskSave+0x10>
 80015c6:	bf00      	nop
 80015c8:	0800a8a8 	.word	0x0800a8a8
 80015cc:	0800a8c8 	.word	0x0800a8c8
 80015d0:	2000029c 	.word	0x2000029c
 80015d4:	2000023c 	.word	0x2000023c
 80015d8:	20000620 	.word	0x20000620
 80015dc:	20000618 	.word	0x20000618
 80015e0:	200005c8 	.word	0x200005c8
 80015e4:	66666667 	.word	0x66666667
 80015e8:	200002a0 	.word	0x200002a0

080015ec <StartTaskSend>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSend */
void StartTaskSend(void *argument)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b092      	sub	sp, #72	@ 0x48
 80015f0:	af02      	add	r7, sp, #8
 80015f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSend */

	const char* MSG_INIT = "Enviando a Media,Aguarde...";
 80015f4:	4b19      	ldr	r3, [pc, #100]	@ (800165c <StartTaskSend+0x70>)
 80015f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	char send[50];
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(semSendHandle,osWaitForever);
 80015f8:	4b19      	ldr	r3, [pc, #100]	@ (8001660 <StartTaskSend+0x74>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001600:	4618      	mov	r0, r3
 8001602:	f003 f83d 	bl	8004680 <osSemaphoreAcquire>
	  HAL_UART_Transmit(&huart1,(uint8_t *)MSG_INIT,strlen(MSG_INIT),100);
 8001606:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001608:	f7fe fe52 	bl	80002b0 <strlen>
 800160c:	4603      	mov	r3, r0
 800160e:	b29a      	uxth	r2, r3
 8001610:	2364      	movs	r3, #100	@ 0x64
 8001612:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001614:	4813      	ldr	r0, [pc, #76]	@ (8001664 <StartTaskSend+0x78>)
 8001616:	f002 fa73 	bl	8003b00 <HAL_UART_Transmit>
	  osDelay(200);
 800161a:	20c8      	movs	r0, #200	@ 0xc8
 800161c:	f002 ff4c 	bl	80044b8 <osDelay>

	  snprintf(send,50,"Media Enviada : %.2lf",average);
 8001620:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <StartTaskSend+0x7c>)
 8001622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001626:	f107 0008 	add.w	r0, r7, #8
 800162a:	e9cd 2300 	strd	r2, r3, [sp]
 800162e:	4a0f      	ldr	r2, [pc, #60]	@ (800166c <StartTaskSend+0x80>)
 8001630:	2132      	movs	r1, #50	@ 0x32
 8001632:	f006 ff13 	bl	800845c <sniprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t *)send, strlen(send),100);
 8001636:	f107 0308 	add.w	r3, r7, #8
 800163a:	4618      	mov	r0, r3
 800163c:	f7fe fe38 	bl	80002b0 <strlen>
 8001640:	4603      	mov	r3, r0
 8001642:	b29a      	uxth	r2, r3
 8001644:	f107 0108 	add.w	r1, r7, #8
 8001648:	2364      	movs	r3, #100	@ 0x64
 800164a:	4806      	ldr	r0, [pc, #24]	@ (8001664 <StartTaskSend+0x78>)
 800164c:	f002 fa58 	bl	8003b00 <HAL_UART_Transmit>


    osDelay(100);
 8001650:	2064      	movs	r0, #100	@ 0x64
 8001652:	f002 ff31 	bl	80044b8 <osDelay>
	  osSemaphoreAcquire(semSendHandle,osWaitForever);
 8001656:	bf00      	nop
 8001658:	e7ce      	b.n	80015f8 <StartTaskSend+0xc>
 800165a:	bf00      	nop
 800165c:	0800a8e4 	.word	0x0800a8e4
 8001660:	200002a0 	.word	0x200002a0
 8001664:	2000023c 	.word	0x2000023c
 8001668:	20000618 	.word	0x20000618
 800166c:	0800a900 	.word	0x0800a900

08001670 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a04      	ldr	r2, [pc, #16]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d101      	bne.n	8001686 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001682:	f000 fa93 	bl	8001bac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40001000 	.word	0x40001000

08001694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001698:	b672      	cpsid	i
}
 800169a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <Error_Handler+0x8>

080016a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	4b12      	ldr	r3, [pc, #72]	@ (80016f4 <HAL_MspInit+0x54>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ae:	4a11      	ldr	r2, [pc, #68]	@ (80016f4 <HAL_MspInit+0x54>)
 80016b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016b6:	4b0f      	ldr	r3, [pc, #60]	@ (80016f4 <HAL_MspInit+0x54>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	603b      	str	r3, [r7, #0]
 80016c6:	4b0b      	ldr	r3, [pc, #44]	@ (80016f4 <HAL_MspInit+0x54>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ca:	4a0a      	ldr	r2, [pc, #40]	@ (80016f4 <HAL_MspInit+0x54>)
 80016cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80016d2:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <HAL_MspInit+0x54>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	210f      	movs	r1, #15
 80016e2:	f06f 0001 	mvn.w	r0, #1
 80016e6:	f000 ff15 	bl	8002514 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800

080016f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08a      	sub	sp, #40	@ 0x28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a17      	ldr	r2, [pc, #92]	@ (8001774 <HAL_ADC_MspInit+0x7c>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d127      	bne.n	800176a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	4b16      	ldr	r3, [pc, #88]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001722:	4a15      	ldr	r2, [pc, #84]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 8001724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001728:	6453      	str	r3, [r2, #68]	@ 0x44
 800172a:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4b0f      	ldr	r3, [pc, #60]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	4a0e      	ldr	r2, [pc, #56]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6313      	str	r3, [r2, #48]	@ 0x30
 8001746:	4b0c      	ldr	r3, [pc, #48]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001752:	2301      	movs	r3, #1
 8001754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001756:	2303      	movs	r3, #3
 8001758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	4805      	ldr	r0, [pc, #20]	@ (800177c <HAL_ADC_MspInit+0x84>)
 8001766:	f000 feff 	bl	8002568 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800176a:	bf00      	nop
 800176c:	3728      	adds	r7, #40	@ 0x28
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40012000 	.word	0x40012000
 8001778:	40023800 	.word	0x40023800
 800177c:	40020000 	.word	0x40020000

08001780 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08a      	sub	sp, #40	@ 0x28
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001788:	f107 0314 	add.w	r3, r7, #20
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a19      	ldr	r2, [pc, #100]	@ (8001804 <HAL_UART_MspInit+0x84>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d12c      	bne.n	80017fc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	613b      	str	r3, [r7, #16]
 80017a6:	4b18      	ldr	r3, [pc, #96]	@ (8001808 <HAL_UART_MspInit+0x88>)
 80017a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017aa:	4a17      	ldr	r2, [pc, #92]	@ (8001808 <HAL_UART_MspInit+0x88>)
 80017ac:	f043 0310 	orr.w	r3, r3, #16
 80017b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017b2:	4b15      	ldr	r3, [pc, #84]	@ (8001808 <HAL_UART_MspInit+0x88>)
 80017b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017b6:	f003 0310 	and.w	r3, r3, #16
 80017ba:	613b      	str	r3, [r7, #16]
 80017bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <HAL_UART_MspInit+0x88>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	4a10      	ldr	r2, [pc, #64]	@ (8001808 <HAL_UART_MspInit+0x88>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001808 <HAL_UART_MspInit+0x88>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80017da:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80017de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e8:	2303      	movs	r3, #3
 80017ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017ec:	2307      	movs	r3, #7
 80017ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	4619      	mov	r1, r3
 80017f6:	4805      	ldr	r0, [pc, #20]	@ (800180c <HAL_UART_MspInit+0x8c>)
 80017f8:	f000 feb6 	bl	8002568 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80017fc:	bf00      	nop
 80017fe:	3728      	adds	r7, #40	@ 0x28
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40011000 	.word	0x40011000
 8001808:	40023800 	.word	0x40023800
 800180c:	40020000 	.word	0x40020000

08001810 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08e      	sub	sp, #56	@ 0x38
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001818:	2300      	movs	r3, #0
 800181a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800181c:	2300      	movs	r3, #0
 800181e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001820:	2300      	movs	r3, #0
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	4b33      	ldr	r3, [pc, #204]	@ (80018f4 <HAL_InitTick+0xe4>)
 8001826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001828:	4a32      	ldr	r2, [pc, #200]	@ (80018f4 <HAL_InitTick+0xe4>)
 800182a:	f043 0310 	orr.w	r3, r3, #16
 800182e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001830:	4b30      	ldr	r3, [pc, #192]	@ (80018f4 <HAL_InitTick+0xe4>)
 8001832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001834:	f003 0310 	and.w	r3, r3, #16
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800183c:	f107 0210 	add.w	r2, r7, #16
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	4611      	mov	r1, r2
 8001846:	4618      	mov	r0, r3
 8001848:	f001 f96e 	bl	8002b28 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800184c:	6a3b      	ldr	r3, [r7, #32]
 800184e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001852:	2b00      	cmp	r3, #0
 8001854:	d103      	bne.n	800185e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001856:	f001 f93f 	bl	8002ad8 <HAL_RCC_GetPCLK1Freq>
 800185a:	6378      	str	r0, [r7, #52]	@ 0x34
 800185c:	e004      	b.n	8001868 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800185e:	f001 f93b 	bl	8002ad8 <HAL_RCC_GetPCLK1Freq>
 8001862:	4603      	mov	r3, r0
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800186a:	4a23      	ldr	r2, [pc, #140]	@ (80018f8 <HAL_InitTick+0xe8>)
 800186c:	fba2 2303 	umull	r2, r3, r2, r3
 8001870:	0c9b      	lsrs	r3, r3, #18
 8001872:	3b01      	subs	r3, #1
 8001874:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001876:	4b21      	ldr	r3, [pc, #132]	@ (80018fc <HAL_InitTick+0xec>)
 8001878:	4a21      	ldr	r2, [pc, #132]	@ (8001900 <HAL_InitTick+0xf0>)
 800187a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800187c:	4b1f      	ldr	r3, [pc, #124]	@ (80018fc <HAL_InitTick+0xec>)
 800187e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001882:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001884:	4a1d      	ldr	r2, [pc, #116]	@ (80018fc <HAL_InitTick+0xec>)
 8001886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001888:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800188a:	4b1c      	ldr	r3, [pc, #112]	@ (80018fc <HAL_InitTick+0xec>)
 800188c:	2200      	movs	r2, #0
 800188e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001890:	4b1a      	ldr	r3, [pc, #104]	@ (80018fc <HAL_InitTick+0xec>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001896:	4b19      	ldr	r3, [pc, #100]	@ (80018fc <HAL_InitTick+0xec>)
 8001898:	2200      	movs	r2, #0
 800189a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800189c:	4817      	ldr	r0, [pc, #92]	@ (80018fc <HAL_InitTick+0xec>)
 800189e:	f001 fe43 	bl	8003528 <HAL_TIM_Base_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80018a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d11b      	bne.n	80018e8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80018b0:	4812      	ldr	r0, [pc, #72]	@ (80018fc <HAL_InitTick+0xec>)
 80018b2:	f001 fe93 	bl	80035dc <HAL_TIM_Base_Start_IT>
 80018b6:	4603      	mov	r3, r0
 80018b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80018bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d111      	bne.n	80018e8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80018c4:	2036      	movs	r0, #54	@ 0x36
 80018c6:	f000 fe41 	bl	800254c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b0f      	cmp	r3, #15
 80018ce:	d808      	bhi.n	80018e2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80018d0:	2200      	movs	r2, #0
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	2036      	movs	r0, #54	@ 0x36
 80018d6:	f000 fe1d 	bl	8002514 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018da:	4a0a      	ldr	r2, [pc, #40]	@ (8001904 <HAL_InitTick+0xf4>)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	e002      	b.n	80018e8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80018e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3738      	adds	r7, #56	@ 0x38
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40023800 	.word	0x40023800
 80018f8:	431bde83 	.word	0x431bde83
 80018fc:	20000624 	.word	0x20000624
 8001900:	40001000 	.word	0x40001000
 8001904:	20000004 	.word	0x20000004

08001908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800190c:	bf00      	nop
 800190e:	e7fd      	b.n	800190c <NMI_Handler+0x4>

08001910 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001914:	bf00      	nop
 8001916:	e7fd      	b.n	8001914 <HardFault_Handler+0x4>

08001918 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800191c:	bf00      	nop
 800191e:	e7fd      	b.n	800191c <MemManage_Handler+0x4>

08001920 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001924:	bf00      	nop
 8001926:	e7fd      	b.n	8001924 <BusFault_Handler+0x4>

08001928 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800192c:	bf00      	nop
 800192e:	e7fd      	b.n	800192c <UsageFault_Handler+0x4>

08001930 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001942:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001946:	f000 ffbd 	bl	80028c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
	...

08001950 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001954:	4802      	ldr	r0, [pc, #8]	@ (8001960 <TIM6_DAC_IRQHandler+0x10>)
 8001956:	f001 feb1 	bl	80036bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20000624 	.word	0x20000624

08001964 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  return 1;
 8001968:	2301      	movs	r3, #1
}
 800196a:	4618      	mov	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_kill>:

int _kill(int pid, int sig)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800197e:	f006 fe8d 	bl	800869c <__errno>
 8001982:	4603      	mov	r3, r0
 8001984:	2216      	movs	r2, #22
 8001986:	601a      	str	r2, [r3, #0]
  return -1;
 8001988:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800198c:	4618      	mov	r0, r3
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <_exit>:

void _exit (int status)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800199c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f7ff ffe7 	bl	8001974 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019a6:	bf00      	nop
 80019a8:	e7fd      	b.n	80019a6 <_exit+0x12>

080019aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b086      	sub	sp, #24
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b6:	2300      	movs	r3, #0
 80019b8:	617b      	str	r3, [r7, #20]
 80019ba:	e00a      	b.n	80019d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019bc:	f3af 8000 	nop.w
 80019c0:	4601      	mov	r1, r0
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	1c5a      	adds	r2, r3, #1
 80019c6:	60ba      	str	r2, [r7, #8]
 80019c8:	b2ca      	uxtb	r2, r1
 80019ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	3301      	adds	r3, #1
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	dbf0      	blt.n	80019bc <_read+0x12>
  }

  return len;
 80019da:	687b      	ldr	r3, [r7, #4]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3718      	adds	r7, #24
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	e009      	b.n	8001a0a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	1c5a      	adds	r2, r3, #1
 80019fa:	60ba      	str	r2, [r7, #8]
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	3301      	adds	r3, #1
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	dbf1      	blt.n	80019f6 <_write+0x12>
  }
  return len;
 8001a12:	687b      	ldr	r3, [r7, #4]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3718      	adds	r7, #24
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <_close>:

int _close(int file)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a44:	605a      	str	r2, [r3, #4]
  return 0;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <_isatty>:

int _isatty(int file)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a5c:	2301      	movs	r3, #1
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b085      	sub	sp, #20
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	60f8      	str	r0, [r7, #12]
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3714      	adds	r7, #20
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a8c:	4a14      	ldr	r2, [pc, #80]	@ (8001ae0 <_sbrk+0x5c>)
 8001a8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <_sbrk+0x60>)
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a98:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <_sbrk+0x64>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d102      	bne.n	8001aa6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa0:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <_sbrk+0x64>)
 8001aa2:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <_sbrk+0x68>)
 8001aa4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aa6:	4b10      	ldr	r3, [pc, #64]	@ (8001ae8 <_sbrk+0x64>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d207      	bcs.n	8001ac4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab4:	f006 fdf2 	bl	800869c <__errno>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	220c      	movs	r2, #12
 8001abc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ac2:	e009      	b.n	8001ad8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <_sbrk+0x64>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aca:	4b07      	ldr	r3, [pc, #28]	@ (8001ae8 <_sbrk+0x64>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	4a05      	ldr	r2, [pc, #20]	@ (8001ae8 <_sbrk+0x64>)
 8001ad4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20020000 	.word	0x20020000
 8001ae4:	00000400 	.word	0x00000400
 8001ae8:	2000066c 	.word	0x2000066c
 8001aec:	200051a8 	.word	0x200051a8

08001af0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af4:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <SystemInit+0x20>)
 8001af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afa:	4a05      	ldr	r2, [pc, #20]	@ (8001b10 <SystemInit+0x20>)
 8001afc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b18:	f7ff ffea 	bl	8001af0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b1c:	480c      	ldr	r0, [pc, #48]	@ (8001b50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b1e:	490d      	ldr	r1, [pc, #52]	@ (8001b54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b20:	4a0d      	ldr	r2, [pc, #52]	@ (8001b58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b24:	e002      	b.n	8001b2c <LoopCopyDataInit>

08001b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b2a:	3304      	adds	r3, #4

08001b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b30:	d3f9      	bcc.n	8001b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b32:	4a0a      	ldr	r2, [pc, #40]	@ (8001b5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b34:	4c0a      	ldr	r4, [pc, #40]	@ (8001b60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b38:	e001      	b.n	8001b3e <LoopFillZerobss>

08001b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b3c:	3204      	adds	r2, #4

08001b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b40:	d3fb      	bcc.n	8001b3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b42:	f006 fdb1 	bl	80086a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b46:	f7ff fa15 	bl	8000f74 <main>
  bx  lr    
 8001b4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b54:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001b58:	0800ada8 	.word	0x0800ada8
  ldr r2, =_sbss
 8001b5c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001b60:	200051a8 	.word	0x200051a8

08001b64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b64:	e7fe      	b.n	8001b64 <ADC_IRQHandler>
	...

08001b68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba8 <HAL_Init+0x40>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba8 <HAL_Init+0x40>)
 8001b72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba8 <HAL_Init+0x40>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba8 <HAL_Init+0x40>)
 8001b7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b84:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <HAL_Init+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a07      	ldr	r2, [pc, #28]	@ (8001ba8 <HAL_Init+0x40>)
 8001b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b90:	2003      	movs	r0, #3
 8001b92:	f000 fcb4 	bl	80024fe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b96:	200f      	movs	r0, #15
 8001b98:	f7ff fe3a 	bl	8001810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b9c:	f7ff fd80 	bl	80016a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40023c00 	.word	0x40023c00

08001bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bb0:	4b06      	ldr	r3, [pc, #24]	@ (8001bcc <HAL_IncTick+0x20>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <HAL_IncTick+0x24>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4413      	add	r3, r2
 8001bbc:	4a04      	ldr	r2, [pc, #16]	@ (8001bd0 <HAL_IncTick+0x24>)
 8001bbe:	6013      	str	r3, [r2, #0]
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	20000008 	.word	0x20000008
 8001bd0:	20000670 	.word	0x20000670

08001bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001bd8:	4b03      	ldr	r3, [pc, #12]	@ (8001be8 <HAL_GetTick+0x14>)
 8001bda:	681b      	ldr	r3, [r3, #0]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000670 	.word	0x20000670

08001bec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e033      	b.n	8001c6a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d109      	bne.n	8001c1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7ff fd74 	bl	80016f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c22:	f003 0310 	and.w	r3, r3, #16
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d118      	bne.n	8001c5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c32:	f023 0302 	bic.w	r3, r3, #2
 8001c36:	f043 0202 	orr.w	r2, r3, #2
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 fab4 	bl	80021ac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	f023 0303 	bic.w	r3, r3, #3
 8001c52:	f043 0201 	orr.w	r2, r3, #1
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c5a:	e001      	b.n	8001c60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d101      	bne.n	8001c8e <HAL_ADC_Start+0x1a>
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	e0b2      	b.n	8001df4 <HAL_ADC_Start+0x180>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2201      	movs	r2, #1
 8001c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d018      	beq.n	8001cd6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	689a      	ldr	r2, [r3, #8]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f042 0201 	orr.w	r2, r2, #1
 8001cb2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cb4:	4b52      	ldr	r3, [pc, #328]	@ (8001e00 <HAL_ADC_Start+0x18c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a52      	ldr	r2, [pc, #328]	@ (8001e04 <HAL_ADC_Start+0x190>)
 8001cba:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbe:	0c9a      	lsrs	r2, r3, #18
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	4413      	add	r3, r2
 8001cc6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001cc8:	e002      	b.n	8001cd0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1f9      	bne.n	8001cca <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d17a      	bne.n	8001dda <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001cec:	f023 0301 	bic.w	r3, r3, #1
 8001cf0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d007      	beq.n	8001d16 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d0e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d22:	d106      	bne.n	8001d32 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d28:	f023 0206 	bic.w	r2, r3, #6
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d30:	e002      	b.n	8001d38 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d40:	4b31      	ldr	r3, [pc, #196]	@ (8001e08 <HAL_ADC_Start+0x194>)
 8001d42:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001d4c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 031f 	and.w	r3, r3, #31
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d12a      	bne.n	8001db0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a2b      	ldr	r2, [pc, #172]	@ (8001e0c <HAL_ADC_Start+0x198>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d015      	beq.n	8001d90 <HAL_ADC_Start+0x11c>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a29      	ldr	r2, [pc, #164]	@ (8001e10 <HAL_ADC_Start+0x19c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d105      	bne.n	8001d7a <HAL_ADC_Start+0x106>
 8001d6e:	4b26      	ldr	r3, [pc, #152]	@ (8001e08 <HAL_ADC_Start+0x194>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f003 031f 	and.w	r3, r3, #31
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00a      	beq.n	8001d90 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a25      	ldr	r2, [pc, #148]	@ (8001e14 <HAL_ADC_Start+0x1a0>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d136      	bne.n	8001df2 <HAL_ADC_Start+0x17e>
 8001d84:	4b20      	ldr	r3, [pc, #128]	@ (8001e08 <HAL_ADC_Start+0x194>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f003 0310 	and.w	r3, r3, #16
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d130      	bne.n	8001df2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d129      	bne.n	8001df2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001dac:	609a      	str	r2, [r3, #8]
 8001dae:	e020      	b.n	8001df2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a15      	ldr	r2, [pc, #84]	@ (8001e0c <HAL_ADC_Start+0x198>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d11b      	bne.n	8001df2 <HAL_ADC_Start+0x17e>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d114      	bne.n	8001df2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	689a      	ldr	r2, [r3, #8]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	e00b      	b.n	8001df2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	f043 0210 	orr.w	r2, r3, #16
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dea:	f043 0201 	orr.w	r2, r3, #1
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	20000000 	.word	0x20000000
 8001e04:	431bde83 	.word	0x431bde83
 8001e08:	40012300 	.word	0x40012300
 8001e0c:	40012000 	.word	0x40012000
 8001e10:	40012100 	.word	0x40012100
 8001e14:	40012200 	.word	0x40012200

08001e18 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001e22:	2300      	movs	r3, #0
 8001e24:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e34:	d113      	bne.n	8001e5e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e44:	d10b      	bne.n	8001e5e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	f043 0220 	orr.w	r2, r3, #32
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e063      	b.n	8001f26 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e5e:	f7ff feb9 	bl	8001bd4 <HAL_GetTick>
 8001e62:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e64:	e021      	b.n	8001eaa <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e6c:	d01d      	beq.n	8001eaa <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d007      	beq.n	8001e84 <HAL_ADC_PollForConversion+0x6c>
 8001e74:	f7ff feae 	bl	8001bd4 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d212      	bcs.n	8001eaa <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d00b      	beq.n	8001eaa <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e96:	f043 0204 	orr.w	r2, r3, #4
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e03d      	b.n	8001f26 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d1d6      	bne.n	8001e66 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f06f 0212 	mvn.w	r2, #18
 8001ec0:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d123      	bne.n	8001f24 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d11f      	bne.n	8001f24 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eea:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d006      	beq.n	8001f00 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d111      	bne.n	8001f24 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d105      	bne.n	8001f24 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1c:	f043 0201 	orr.w	r2, r3, #1
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001f2e:	b480      	push	{r7}
 8001f30:	b083      	sub	sp, #12
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d101      	bne.n	8001f64 <HAL_ADC_ConfigChannel+0x1c>
 8001f60:	2302      	movs	r3, #2
 8001f62:	e113      	b.n	800218c <HAL_ADC_ConfigChannel+0x244>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b09      	cmp	r3, #9
 8001f72:	d925      	bls.n	8001fc0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	68d9      	ldr	r1, [r3, #12]
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	461a      	mov	r2, r3
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	3b1e      	subs	r3, #30
 8001f8a:	2207      	movs	r2, #7
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	43da      	mvns	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	400a      	ands	r2, r1
 8001f98:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68d9      	ldr	r1, [r3, #12]
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	4618      	mov	r0, r3
 8001fac:	4603      	mov	r3, r0
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	4403      	add	r3, r0
 8001fb2:	3b1e      	subs	r3, #30
 8001fb4:	409a      	lsls	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	e022      	b.n	8002006 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6919      	ldr	r1, [r3, #16]
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	461a      	mov	r2, r3
 8001fce:	4613      	mov	r3, r2
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	4413      	add	r3, r2
 8001fd4:	2207      	movs	r2, #7
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	43da      	mvns	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	400a      	ands	r2, r1
 8001fe2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6919      	ldr	r1, [r3, #16]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	4403      	add	r3, r0
 8001ffc:	409a      	lsls	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	430a      	orrs	r2, r1
 8002004:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	2b06      	cmp	r3, #6
 800200c:	d824      	bhi.n	8002058 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	3b05      	subs	r3, #5
 8002020:	221f      	movs	r2, #31
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	43da      	mvns	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	400a      	ands	r2, r1
 800202e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	b29b      	uxth	r3, r3
 800203c:	4618      	mov	r0, r3
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	4613      	mov	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4413      	add	r3, r2
 8002048:	3b05      	subs	r3, #5
 800204a:	fa00 f203 	lsl.w	r2, r0, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	635a      	str	r2, [r3, #52]	@ 0x34
 8002056:	e04c      	b.n	80020f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	2b0c      	cmp	r3, #12
 800205e:	d824      	bhi.n	80020aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	4613      	mov	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4413      	add	r3, r2
 8002070:	3b23      	subs	r3, #35	@ 0x23
 8002072:	221f      	movs	r2, #31
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43da      	mvns	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	400a      	ands	r2, r1
 8002080:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	b29b      	uxth	r3, r3
 800208e:	4618      	mov	r0, r3
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	3b23      	subs	r3, #35	@ 0x23
 800209c:	fa00 f203 	lsl.w	r2, r0, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80020a8:	e023      	b.n	80020f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	4613      	mov	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4413      	add	r3, r2
 80020ba:	3b41      	subs	r3, #65	@ 0x41
 80020bc:	221f      	movs	r2, #31
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43da      	mvns	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	400a      	ands	r2, r1
 80020ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	4618      	mov	r0, r3
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	3b41      	subs	r3, #65	@ 0x41
 80020e6:	fa00 f203 	lsl.w	r2, r0, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	430a      	orrs	r2, r1
 80020f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020f2:	4b29      	ldr	r3, [pc, #164]	@ (8002198 <HAL_ADC_ConfigChannel+0x250>)
 80020f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a28      	ldr	r2, [pc, #160]	@ (800219c <HAL_ADC_ConfigChannel+0x254>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d10f      	bne.n	8002120 <HAL_ADC_ConfigChannel+0x1d8>
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b12      	cmp	r3, #18
 8002106:	d10b      	bne.n	8002120 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a1d      	ldr	r2, [pc, #116]	@ (800219c <HAL_ADC_ConfigChannel+0x254>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d12b      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x23a>
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a1c      	ldr	r2, [pc, #112]	@ (80021a0 <HAL_ADC_ConfigChannel+0x258>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d003      	beq.n	800213c <HAL_ADC_ConfigChannel+0x1f4>
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b11      	cmp	r3, #17
 800213a:	d122      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a11      	ldr	r2, [pc, #68]	@ (80021a0 <HAL_ADC_ConfigChannel+0x258>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d111      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800215e:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <HAL_ADC_ConfigChannel+0x25c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a11      	ldr	r2, [pc, #68]	@ (80021a8 <HAL_ADC_ConfigChannel+0x260>)
 8002164:	fba2 2303 	umull	r2, r3, r2, r3
 8002168:	0c9a      	lsrs	r2, r3, #18
 800216a:	4613      	mov	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4413      	add	r3, r2
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002174:	e002      	b.n	800217c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	3b01      	subs	r3, #1
 800217a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f9      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	40012300 	.word	0x40012300
 800219c:	40012000 	.word	0x40012000
 80021a0:	10000012 	.word	0x10000012
 80021a4:	20000000 	.word	0x20000000
 80021a8:	431bde83 	.word	0x431bde83

080021ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021b4:	4b79      	ldr	r3, [pc, #484]	@ (800239c <ADC_Init+0x1f0>)
 80021b6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	431a      	orrs	r2, r3
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6859      	ldr	r1, [r3, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	021a      	lsls	r2, r3, #8
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002204:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6859      	ldr	r1, [r3, #4]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002226:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6899      	ldr	r1, [r3, #8]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	68da      	ldr	r2, [r3, #12]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223e:	4a58      	ldr	r2, [pc, #352]	@ (80023a0 <ADC_Init+0x1f4>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d022      	beq.n	800228a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	689a      	ldr	r2, [r3, #8]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002252:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	6899      	ldr	r1, [r3, #8]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	430a      	orrs	r2, r1
 8002264:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002274:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6899      	ldr	r1, [r3, #8]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	430a      	orrs	r2, r1
 8002286:	609a      	str	r2, [r3, #8]
 8002288:	e00f      	b.n	80022aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002298:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	689a      	ldr	r2, [r3, #8]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022a8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f022 0202 	bic.w	r2, r2, #2
 80022b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	6899      	ldr	r1, [r3, #8]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	7e1b      	ldrb	r3, [r3, #24]
 80022c4:	005a      	lsls	r2, r3, #1
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d01b      	beq.n	8002310 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022e6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	685a      	ldr	r2, [r3, #4]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80022f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6859      	ldr	r1, [r3, #4]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002302:	3b01      	subs	r3, #1
 8002304:	035a      	lsls	r2, r3, #13
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	e007      	b.n	8002320 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800231e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800232e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	3b01      	subs	r3, #1
 800233c:	051a      	lsls	r2, r3, #20
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002354:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	6899      	ldr	r1, [r3, #8]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002362:	025a      	lsls	r2, r3, #9
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	430a      	orrs	r2, r1
 800236a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800237a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6899      	ldr	r1, [r3, #8]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	029a      	lsls	r2, r3, #10
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	430a      	orrs	r2, r1
 800238e:	609a      	str	r2, [r3, #8]
}
 8002390:	bf00      	nop
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	40012300 	.word	0x40012300
 80023a0:	0f000001 	.word	0x0f000001

080023a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023b4:	4b0c      	ldr	r3, [pc, #48]	@ (80023e8 <__NVIC_SetPriorityGrouping+0x44>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023c0:	4013      	ands	r3, r2
 80023c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023d6:	4a04      	ldr	r2, [pc, #16]	@ (80023e8 <__NVIC_SetPriorityGrouping+0x44>)
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	60d3      	str	r3, [r2, #12]
}
 80023dc:	bf00      	nop
 80023de:	3714      	adds	r7, #20
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	e000ed00 	.word	0xe000ed00

080023ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023f0:	4b04      	ldr	r3, [pc, #16]	@ (8002404 <__NVIC_GetPriorityGrouping+0x18>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	0a1b      	lsrs	r3, r3, #8
 80023f6:	f003 0307 	and.w	r3, r3, #7
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002416:	2b00      	cmp	r3, #0
 8002418:	db0b      	blt.n	8002432 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	f003 021f 	and.w	r2, r3, #31
 8002420:	4907      	ldr	r1, [pc, #28]	@ (8002440 <__NVIC_EnableIRQ+0x38>)
 8002422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	2001      	movs	r0, #1
 800242a:	fa00 f202 	lsl.w	r2, r0, r2
 800242e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	e000e100 	.word	0xe000e100

08002444 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	6039      	str	r1, [r7, #0]
 800244e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002454:	2b00      	cmp	r3, #0
 8002456:	db0a      	blt.n	800246e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	b2da      	uxtb	r2, r3
 800245c:	490c      	ldr	r1, [pc, #48]	@ (8002490 <__NVIC_SetPriority+0x4c>)
 800245e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002462:	0112      	lsls	r2, r2, #4
 8002464:	b2d2      	uxtb	r2, r2
 8002466:	440b      	add	r3, r1
 8002468:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800246c:	e00a      	b.n	8002484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	b2da      	uxtb	r2, r3
 8002472:	4908      	ldr	r1, [pc, #32]	@ (8002494 <__NVIC_SetPriority+0x50>)
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	f003 030f 	and.w	r3, r3, #15
 800247a:	3b04      	subs	r3, #4
 800247c:	0112      	lsls	r2, r2, #4
 800247e:	b2d2      	uxtb	r2, r2
 8002480:	440b      	add	r3, r1
 8002482:	761a      	strb	r2, [r3, #24]
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	e000e100 	.word	0xe000e100
 8002494:	e000ed00 	.word	0xe000ed00

08002498 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002498:	b480      	push	{r7}
 800249a:	b089      	sub	sp, #36	@ 0x24
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f003 0307 	and.w	r3, r3, #7
 80024aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	f1c3 0307 	rsb	r3, r3, #7
 80024b2:	2b04      	cmp	r3, #4
 80024b4:	bf28      	it	cs
 80024b6:	2304      	movcs	r3, #4
 80024b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	3304      	adds	r3, #4
 80024be:	2b06      	cmp	r3, #6
 80024c0:	d902      	bls.n	80024c8 <NVIC_EncodePriority+0x30>
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	3b03      	subs	r3, #3
 80024c6:	e000      	b.n	80024ca <NVIC_EncodePriority+0x32>
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43da      	mvns	r2, r3
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	401a      	ands	r2, r3
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	fa01 f303 	lsl.w	r3, r1, r3
 80024ea:	43d9      	mvns	r1, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f0:	4313      	orrs	r3, r2
         );
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3724      	adds	r7, #36	@ 0x24
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr

080024fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff ff4c 	bl	80023a4 <__NVIC_SetPriorityGrouping>
}
 800250c:	bf00      	nop
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
 8002520:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002526:	f7ff ff61 	bl	80023ec <__NVIC_GetPriorityGrouping>
 800252a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	68b9      	ldr	r1, [r7, #8]
 8002530:	6978      	ldr	r0, [r7, #20]
 8002532:	f7ff ffb1 	bl	8002498 <NVIC_EncodePriority>
 8002536:	4602      	mov	r2, r0
 8002538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800253c:	4611      	mov	r1, r2
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff ff80 	bl	8002444 <__NVIC_SetPriority>
}
 8002544:	bf00      	nop
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff ff54 	bl	8002408 <__NVIC_EnableIRQ>
}
 8002560:	bf00      	nop
 8002562:	3708      	adds	r7, #8
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002568:	b480      	push	{r7}
 800256a:	b089      	sub	sp, #36	@ 0x24
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002572:	2300      	movs	r3, #0
 8002574:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002576:	2300      	movs	r3, #0
 8002578:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800257a:	2300      	movs	r3, #0
 800257c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800257e:	2300      	movs	r3, #0
 8002580:	61fb      	str	r3, [r7, #28]
 8002582:	e165      	b.n	8002850 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002584:	2201      	movs	r2, #1
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	429a      	cmp	r2, r3
 800259e:	f040 8154 	bne.w	800284a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f003 0303 	and.w	r3, r3, #3
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d005      	beq.n	80025ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d130      	bne.n	800261c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	2203      	movs	r2, #3
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43db      	mvns	r3, r3
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	4013      	ands	r3, r2
 80025d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	68da      	ldr	r2, [r3, #12]
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	fa02 f303 	lsl.w	r3, r2, r3
 80025de:	69ba      	ldr	r2, [r7, #24]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025f0:	2201      	movs	r2, #1
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	43db      	mvns	r3, r3
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	4013      	ands	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	091b      	lsrs	r3, r3, #4
 8002606:	f003 0201 	and.w	r2, r3, #1
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	4313      	orrs	r3, r2
 8002614:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 0303 	and.w	r3, r3, #3
 8002624:	2b03      	cmp	r3, #3
 8002626:	d017      	beq.n	8002658 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	2203      	movs	r2, #3
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	4013      	ands	r3, r2
 800263e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	689a      	ldr	r2, [r3, #8]
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	4313      	orrs	r3, r2
 8002650:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d123      	bne.n	80026ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	08da      	lsrs	r2, r3, #3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	3208      	adds	r2, #8
 800266c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002670:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	f003 0307 	and.w	r3, r3, #7
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	220f      	movs	r2, #15
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	43db      	mvns	r3, r3
 8002682:	69ba      	ldr	r2, [r7, #24]
 8002684:	4013      	ands	r3, r2
 8002686:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	691a      	ldr	r2, [r3, #16]
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	f003 0307 	and.w	r3, r3, #7
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	4313      	orrs	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	08da      	lsrs	r2, r3, #3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	3208      	adds	r2, #8
 80026a6:	69b9      	ldr	r1, [r7, #24]
 80026a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	2203      	movs	r2, #3
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4013      	ands	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f003 0203 	and.w	r2, r3, #3
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	f000 80ae 	beq.w	800284a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ee:	2300      	movs	r3, #0
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002868 <HAL_GPIO_Init+0x300>)
 80026f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f6:	4a5c      	ldr	r2, [pc, #368]	@ (8002868 <HAL_GPIO_Init+0x300>)
 80026f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80026fe:	4b5a      	ldr	r3, [pc, #360]	@ (8002868 <HAL_GPIO_Init+0x300>)
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800270a:	4a58      	ldr	r2, [pc, #352]	@ (800286c <HAL_GPIO_Init+0x304>)
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	089b      	lsrs	r3, r3, #2
 8002710:	3302      	adds	r3, #2
 8002712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002716:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f003 0303 	and.w	r3, r3, #3
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	220f      	movs	r2, #15
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43db      	mvns	r3, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4013      	ands	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a4f      	ldr	r2, [pc, #316]	@ (8002870 <HAL_GPIO_Init+0x308>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d025      	beq.n	8002782 <HAL_GPIO_Init+0x21a>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a4e      	ldr	r2, [pc, #312]	@ (8002874 <HAL_GPIO_Init+0x30c>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d01f      	beq.n	800277e <HAL_GPIO_Init+0x216>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a4d      	ldr	r2, [pc, #308]	@ (8002878 <HAL_GPIO_Init+0x310>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d019      	beq.n	800277a <HAL_GPIO_Init+0x212>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a4c      	ldr	r2, [pc, #304]	@ (800287c <HAL_GPIO_Init+0x314>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d013      	beq.n	8002776 <HAL_GPIO_Init+0x20e>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a4b      	ldr	r2, [pc, #300]	@ (8002880 <HAL_GPIO_Init+0x318>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d00d      	beq.n	8002772 <HAL_GPIO_Init+0x20a>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a4a      	ldr	r2, [pc, #296]	@ (8002884 <HAL_GPIO_Init+0x31c>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d007      	beq.n	800276e <HAL_GPIO_Init+0x206>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a49      	ldr	r2, [pc, #292]	@ (8002888 <HAL_GPIO_Init+0x320>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d101      	bne.n	800276a <HAL_GPIO_Init+0x202>
 8002766:	2306      	movs	r3, #6
 8002768:	e00c      	b.n	8002784 <HAL_GPIO_Init+0x21c>
 800276a:	2307      	movs	r3, #7
 800276c:	e00a      	b.n	8002784 <HAL_GPIO_Init+0x21c>
 800276e:	2305      	movs	r3, #5
 8002770:	e008      	b.n	8002784 <HAL_GPIO_Init+0x21c>
 8002772:	2304      	movs	r3, #4
 8002774:	e006      	b.n	8002784 <HAL_GPIO_Init+0x21c>
 8002776:	2303      	movs	r3, #3
 8002778:	e004      	b.n	8002784 <HAL_GPIO_Init+0x21c>
 800277a:	2302      	movs	r3, #2
 800277c:	e002      	b.n	8002784 <HAL_GPIO_Init+0x21c>
 800277e:	2301      	movs	r3, #1
 8002780:	e000      	b.n	8002784 <HAL_GPIO_Init+0x21c>
 8002782:	2300      	movs	r3, #0
 8002784:	69fa      	ldr	r2, [r7, #28]
 8002786:	f002 0203 	and.w	r2, r2, #3
 800278a:	0092      	lsls	r2, r2, #2
 800278c:	4093      	lsls	r3, r2
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	4313      	orrs	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002794:	4935      	ldr	r1, [pc, #212]	@ (800286c <HAL_GPIO_Init+0x304>)
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	089b      	lsrs	r3, r3, #2
 800279a:	3302      	adds	r3, #2
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027a2:	4b3a      	ldr	r3, [pc, #232]	@ (800288c <HAL_GPIO_Init+0x324>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	43db      	mvns	r3, r3
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	4013      	ands	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027c6:	4a31      	ldr	r2, [pc, #196]	@ (800288c <HAL_GPIO_Init+0x324>)
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027cc:	4b2f      	ldr	r3, [pc, #188]	@ (800288c <HAL_GPIO_Init+0x324>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	43db      	mvns	r3, r3
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	4013      	ands	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027f0:	4a26      	ldr	r2, [pc, #152]	@ (800288c <HAL_GPIO_Init+0x324>)
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027f6:	4b25      	ldr	r3, [pc, #148]	@ (800288c <HAL_GPIO_Init+0x324>)
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	43db      	mvns	r3, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4013      	ands	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800281a:	4a1c      	ldr	r2, [pc, #112]	@ (800288c <HAL_GPIO_Init+0x324>)
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002820:	4b1a      	ldr	r3, [pc, #104]	@ (800288c <HAL_GPIO_Init+0x324>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	43db      	mvns	r3, r3
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	4013      	ands	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	4313      	orrs	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002844:	4a11      	ldr	r2, [pc, #68]	@ (800288c <HAL_GPIO_Init+0x324>)
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	3301      	adds	r3, #1
 800284e:	61fb      	str	r3, [r7, #28]
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	2b0f      	cmp	r3, #15
 8002854:	f67f ae96 	bls.w	8002584 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002858:	bf00      	nop
 800285a:	bf00      	nop
 800285c:	3724      	adds	r7, #36	@ 0x24
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40023800 	.word	0x40023800
 800286c:	40013800 	.word	0x40013800
 8002870:	40020000 	.word	0x40020000
 8002874:	40020400 	.word	0x40020400
 8002878:	40020800 	.word	0x40020800
 800287c:	40020c00 	.word	0x40020c00
 8002880:	40021000 	.word	0x40021000
 8002884:	40021400 	.word	0x40021400
 8002888:	40021800 	.word	0x40021800
 800288c:	40013c00 	.word	0x40013c00

08002890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	460b      	mov	r3, r1
 800289a:	807b      	strh	r3, [r7, #2]
 800289c:	4613      	mov	r3, r2
 800289e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028a0:	787b      	ldrb	r3, [r7, #1]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d003      	beq.n	80028ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028a6:	887a      	ldrh	r2, [r7, #2]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028ac:	e003      	b.n	80028b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028ae:	887b      	ldrh	r3, [r7, #2]
 80028b0:	041a      	lsls	r2, r3, #16
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	619a      	str	r2, [r3, #24]
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
	...

080028c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80028ce:	4b08      	ldr	r3, [pc, #32]	@ (80028f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028d0:	695a      	ldr	r2, [r3, #20]
 80028d2:	88fb      	ldrh	r3, [r7, #6]
 80028d4:	4013      	ands	r3, r2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d006      	beq.n	80028e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80028da:	4a05      	ldr	r2, [pc, #20]	@ (80028f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028dc:	88fb      	ldrh	r3, [r7, #6]
 80028de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80028e0:	88fb      	ldrh	r3, [r7, #6]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7fe faf8 	bl	8000ed8 <HAL_GPIO_EXTI_Callback>
  }
}
 80028e8:	bf00      	nop
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	40013c00 	.word	0x40013c00

080028f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0cc      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002908:	4b68      	ldr	r3, [pc, #416]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 030f 	and.w	r3, r3, #15
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d90c      	bls.n	8002930 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002916:	4b65      	ldr	r3, [pc, #404]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b63      	ldr	r3, [pc, #396]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0b8      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d020      	beq.n	800297e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0304 	and.w	r3, r3, #4
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002948:	4b59      	ldr	r3, [pc, #356]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	4a58      	ldr	r2, [pc, #352]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800294e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002952:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0308 	and.w	r3, r3, #8
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002960:	4b53      	ldr	r3, [pc, #332]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	4a52      	ldr	r2, [pc, #328]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002966:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800296a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800296c:	4b50      	ldr	r3, [pc, #320]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	494d      	ldr	r1, [pc, #308]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800297a:	4313      	orrs	r3, r2
 800297c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d044      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d107      	bne.n	80029a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002992:	4b47      	ldr	r3, [pc, #284]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d119      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e07f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d003      	beq.n	80029b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ae:	2b03      	cmp	r3, #3
 80029b0:	d107      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029b2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d109      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e06f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e067      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029d2:	4b37      	ldr	r3, [pc, #220]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f023 0203 	bic.w	r2, r3, #3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	4934      	ldr	r1, [pc, #208]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029e4:	f7ff f8f6 	bl	8001bd4 <HAL_GetTick>
 80029e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ea:	e00a      	b.n	8002a02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ec:	f7ff f8f2 	bl	8001bd4 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e04f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a02:	4b2b      	ldr	r3, [pc, #172]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 020c 	and.w	r2, r3, #12
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d1eb      	bne.n	80029ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a14:	4b25      	ldr	r3, [pc, #148]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 030f 	and.w	r3, r3, #15
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d20c      	bcs.n	8002a3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a22:	4b22      	ldr	r3, [pc, #136]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	b2d2      	uxtb	r2, r2
 8002a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a2a:	4b20      	ldr	r3, [pc, #128]	@ (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 030f 	and.w	r3, r3, #15
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d001      	beq.n	8002a3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e032      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d008      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a48:	4b19      	ldr	r3, [pc, #100]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	4916      	ldr	r1, [pc, #88]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0308 	and.w	r3, r3, #8
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d009      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a66:	4b12      	ldr	r3, [pc, #72]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	490e      	ldr	r1, [pc, #56]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a7a:	f000 f887 	bl	8002b8c <HAL_RCC_GetSysClockFreq>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	091b      	lsrs	r3, r3, #4
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	490a      	ldr	r1, [pc, #40]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a8c:	5ccb      	ldrb	r3, [r1, r3]
 8002a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a92:	4a09      	ldr	r2, [pc, #36]	@ (8002ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002a96:	4b09      	ldr	r3, [pc, #36]	@ (8002abc <HAL_RCC_ClockConfig+0x1c8>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fe feb8 	bl	8001810 <HAL_InitTick>

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40023c00 	.word	0x40023c00
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	0800aa10 	.word	0x0800aa10
 8002ab8:	20000000 	.word	0x20000000
 8002abc:	20000004 	.word	0x20000004

08002ac0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ac4:	4b03      	ldr	r3, [pc, #12]	@ (8002ad4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	20000000 	.word	0x20000000

08002ad8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002adc:	f7ff fff0 	bl	8002ac0 <HAL_RCC_GetHCLKFreq>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b05      	ldr	r3, [pc, #20]	@ (8002af8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	0a9b      	lsrs	r3, r3, #10
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	4903      	ldr	r1, [pc, #12]	@ (8002afc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aee:	5ccb      	ldrb	r3, [r1, r3]
 8002af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40023800 	.word	0x40023800
 8002afc:	0800aa20 	.word	0x0800aa20

08002b00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b04:	f7ff ffdc 	bl	8002ac0 <HAL_RCC_GetHCLKFreq>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	4b05      	ldr	r3, [pc, #20]	@ (8002b20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	0b5b      	lsrs	r3, r3, #13
 8002b10:	f003 0307 	and.w	r3, r3, #7
 8002b14:	4903      	ldr	r1, [pc, #12]	@ (8002b24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b16:	5ccb      	ldrb	r3, [r1, r3]
 8002b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	40023800 	.word	0x40023800
 8002b24:	0800aa20 	.word	0x0800aa20

08002b28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	220f      	movs	r2, #15
 8002b36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b38:	4b12      	ldr	r3, [pc, #72]	@ (8002b84 <HAL_RCC_GetClockConfig+0x5c>)
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f003 0203 	and.w	r2, r3, #3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002b44:	4b0f      	ldr	r3, [pc, #60]	@ (8002b84 <HAL_RCC_GetClockConfig+0x5c>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002b50:	4b0c      	ldr	r3, [pc, #48]	@ (8002b84 <HAL_RCC_GetClockConfig+0x5c>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002b5c:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <HAL_RCC_GetClockConfig+0x5c>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	08db      	lsrs	r3, r3, #3
 8002b62:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002b6a:	4b07      	ldr	r3, [pc, #28]	@ (8002b88 <HAL_RCC_GetClockConfig+0x60>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 020f 	and.w	r2, r3, #15
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	601a      	str	r2, [r3, #0]
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	40023800 	.word	0x40023800
 8002b88:	40023c00 	.word	0x40023c00

08002b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b90:	b0ae      	sub	sp, #184	@ 0xb8
 8002b92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b94:	2300      	movs	r3, #0
 8002b96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002bac:	2300      	movs	r3, #0
 8002bae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bb2:	4bcb      	ldr	r3, [pc, #812]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f003 030c 	and.w	r3, r3, #12
 8002bba:	2b0c      	cmp	r3, #12
 8002bbc:	f200 8206 	bhi.w	8002fcc <HAL_RCC_GetSysClockFreq+0x440>
 8002bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8002bc8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bc6:	bf00      	nop
 8002bc8:	08002bfd 	.word	0x08002bfd
 8002bcc:	08002fcd 	.word	0x08002fcd
 8002bd0:	08002fcd 	.word	0x08002fcd
 8002bd4:	08002fcd 	.word	0x08002fcd
 8002bd8:	08002c05 	.word	0x08002c05
 8002bdc:	08002fcd 	.word	0x08002fcd
 8002be0:	08002fcd 	.word	0x08002fcd
 8002be4:	08002fcd 	.word	0x08002fcd
 8002be8:	08002c0d 	.word	0x08002c0d
 8002bec:	08002fcd 	.word	0x08002fcd
 8002bf0:	08002fcd 	.word	0x08002fcd
 8002bf4:	08002fcd 	.word	0x08002fcd
 8002bf8:	08002dfd 	.word	0x08002dfd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bfc:	4bb9      	ldr	r3, [pc, #740]	@ (8002ee4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002bfe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c02:	e1e7      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c04:	4bb8      	ldr	r3, [pc, #736]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002c06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c0a:	e1e3      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c0c:	4bb4      	ldr	r3, [pc, #720]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c18:	4bb1      	ldr	r3, [pc, #708]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d071      	beq.n	8002d08 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c24:	4bae      	ldr	r3, [pc, #696]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	099b      	lsrs	r3, r3, #6
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002c30:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002c34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002c40:	2300      	movs	r3, #0
 8002c42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002c46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002c4a:	4622      	mov	r2, r4
 8002c4c:	462b      	mov	r3, r5
 8002c4e:	f04f 0000 	mov.w	r0, #0
 8002c52:	f04f 0100 	mov.w	r1, #0
 8002c56:	0159      	lsls	r1, r3, #5
 8002c58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c5c:	0150      	lsls	r0, r2, #5
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	4621      	mov	r1, r4
 8002c64:	1a51      	subs	r1, r2, r1
 8002c66:	6439      	str	r1, [r7, #64]	@ 0x40
 8002c68:	4629      	mov	r1, r5
 8002c6a:	eb63 0301 	sbc.w	r3, r3, r1
 8002c6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c70:	f04f 0200 	mov.w	r2, #0
 8002c74:	f04f 0300 	mov.w	r3, #0
 8002c78:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002c7c:	4649      	mov	r1, r9
 8002c7e:	018b      	lsls	r3, r1, #6
 8002c80:	4641      	mov	r1, r8
 8002c82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c86:	4641      	mov	r1, r8
 8002c88:	018a      	lsls	r2, r1, #6
 8002c8a:	4641      	mov	r1, r8
 8002c8c:	1a51      	subs	r1, r2, r1
 8002c8e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002c90:	4649      	mov	r1, r9
 8002c92:	eb63 0301 	sbc.w	r3, r3, r1
 8002c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c98:	f04f 0200 	mov.w	r2, #0
 8002c9c:	f04f 0300 	mov.w	r3, #0
 8002ca0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002ca4:	4649      	mov	r1, r9
 8002ca6:	00cb      	lsls	r3, r1, #3
 8002ca8:	4641      	mov	r1, r8
 8002caa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cae:	4641      	mov	r1, r8
 8002cb0:	00ca      	lsls	r2, r1, #3
 8002cb2:	4610      	mov	r0, r2
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	4622      	mov	r2, r4
 8002cba:	189b      	adds	r3, r3, r2
 8002cbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cbe:	462b      	mov	r3, r5
 8002cc0:	460a      	mov	r2, r1
 8002cc2:	eb42 0303 	adc.w	r3, r2, r3
 8002cc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cc8:	f04f 0200 	mov.w	r2, #0
 8002ccc:	f04f 0300 	mov.w	r3, #0
 8002cd0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002cd4:	4629      	mov	r1, r5
 8002cd6:	024b      	lsls	r3, r1, #9
 8002cd8:	4621      	mov	r1, r4
 8002cda:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002cde:	4621      	mov	r1, r4
 8002ce0:	024a      	lsls	r2, r1, #9
 8002ce2:	4610      	mov	r0, r2
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cea:	2200      	movs	r2, #0
 8002cec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002cf0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002cf4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002cf8:	f7fd ff76 	bl	8000be8 <__aeabi_uldivmod>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	460b      	mov	r3, r1
 8002d00:	4613      	mov	r3, r2
 8002d02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d06:	e067      	b.n	8002dd8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d08:	4b75      	ldr	r3, [pc, #468]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	099b      	lsrs	r3, r3, #6
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002d14:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002d18:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d22:	2300      	movs	r3, #0
 8002d24:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002d26:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002d2a:	4622      	mov	r2, r4
 8002d2c:	462b      	mov	r3, r5
 8002d2e:	f04f 0000 	mov.w	r0, #0
 8002d32:	f04f 0100 	mov.w	r1, #0
 8002d36:	0159      	lsls	r1, r3, #5
 8002d38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d3c:	0150      	lsls	r0, r2, #5
 8002d3e:	4602      	mov	r2, r0
 8002d40:	460b      	mov	r3, r1
 8002d42:	4621      	mov	r1, r4
 8002d44:	1a51      	subs	r1, r2, r1
 8002d46:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002d48:	4629      	mov	r1, r5
 8002d4a:	eb63 0301 	sbc.w	r3, r3, r1
 8002d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d50:	f04f 0200 	mov.w	r2, #0
 8002d54:	f04f 0300 	mov.w	r3, #0
 8002d58:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002d5c:	4649      	mov	r1, r9
 8002d5e:	018b      	lsls	r3, r1, #6
 8002d60:	4641      	mov	r1, r8
 8002d62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d66:	4641      	mov	r1, r8
 8002d68:	018a      	lsls	r2, r1, #6
 8002d6a:	4641      	mov	r1, r8
 8002d6c:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d70:	4649      	mov	r1, r9
 8002d72:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d76:	f04f 0200 	mov.w	r2, #0
 8002d7a:	f04f 0300 	mov.w	r3, #0
 8002d7e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d82:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d86:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d8a:	4692      	mov	sl, r2
 8002d8c:	469b      	mov	fp, r3
 8002d8e:	4623      	mov	r3, r4
 8002d90:	eb1a 0303 	adds.w	r3, sl, r3
 8002d94:	623b      	str	r3, [r7, #32]
 8002d96:	462b      	mov	r3, r5
 8002d98:	eb4b 0303 	adc.w	r3, fp, r3
 8002d9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d9e:	f04f 0200 	mov.w	r2, #0
 8002da2:	f04f 0300 	mov.w	r3, #0
 8002da6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002daa:	4629      	mov	r1, r5
 8002dac:	028b      	lsls	r3, r1, #10
 8002dae:	4621      	mov	r1, r4
 8002db0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002db4:	4621      	mov	r1, r4
 8002db6:	028a      	lsls	r2, r1, #10
 8002db8:	4610      	mov	r0, r2
 8002dba:	4619      	mov	r1, r3
 8002dbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	673b      	str	r3, [r7, #112]	@ 0x70
 8002dc4:	677a      	str	r2, [r7, #116]	@ 0x74
 8002dc6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002dca:	f7fd ff0d 	bl	8000be8 <__aeabi_uldivmod>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002dd8:	4b41      	ldr	r3, [pc, #260]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	0c1b      	lsrs	r3, r3, #16
 8002dde:	f003 0303 	and.w	r3, r3, #3
 8002de2:	3301      	adds	r3, #1
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002dea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002dee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002dfa:	e0eb      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dfc:	4b38      	ldr	r3, [pc, #224]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e08:	4b35      	ldr	r3, [pc, #212]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d06b      	beq.n	8002eec <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e14:	4b32      	ldr	r3, [pc, #200]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	099b      	lsrs	r3, r3, #6
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002e1e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002e20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e26:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e28:	2300      	movs	r3, #0
 8002e2a:	667b      	str	r3, [r7, #100]	@ 0x64
 8002e2c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002e30:	4622      	mov	r2, r4
 8002e32:	462b      	mov	r3, r5
 8002e34:	f04f 0000 	mov.w	r0, #0
 8002e38:	f04f 0100 	mov.w	r1, #0
 8002e3c:	0159      	lsls	r1, r3, #5
 8002e3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e42:	0150      	lsls	r0, r2, #5
 8002e44:	4602      	mov	r2, r0
 8002e46:	460b      	mov	r3, r1
 8002e48:	4621      	mov	r1, r4
 8002e4a:	1a51      	subs	r1, r2, r1
 8002e4c:	61b9      	str	r1, [r7, #24]
 8002e4e:	4629      	mov	r1, r5
 8002e50:	eb63 0301 	sbc.w	r3, r3, r1
 8002e54:	61fb      	str	r3, [r7, #28]
 8002e56:	f04f 0200 	mov.w	r2, #0
 8002e5a:	f04f 0300 	mov.w	r3, #0
 8002e5e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002e62:	4659      	mov	r1, fp
 8002e64:	018b      	lsls	r3, r1, #6
 8002e66:	4651      	mov	r1, sl
 8002e68:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e6c:	4651      	mov	r1, sl
 8002e6e:	018a      	lsls	r2, r1, #6
 8002e70:	4651      	mov	r1, sl
 8002e72:	ebb2 0801 	subs.w	r8, r2, r1
 8002e76:	4659      	mov	r1, fp
 8002e78:	eb63 0901 	sbc.w	r9, r3, r1
 8002e7c:	f04f 0200 	mov.w	r2, #0
 8002e80:	f04f 0300 	mov.w	r3, #0
 8002e84:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e88:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e8c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e90:	4690      	mov	r8, r2
 8002e92:	4699      	mov	r9, r3
 8002e94:	4623      	mov	r3, r4
 8002e96:	eb18 0303 	adds.w	r3, r8, r3
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	462b      	mov	r3, r5
 8002e9e:	eb49 0303 	adc.w	r3, r9, r3
 8002ea2:	617b      	str	r3, [r7, #20]
 8002ea4:	f04f 0200 	mov.w	r2, #0
 8002ea8:	f04f 0300 	mov.w	r3, #0
 8002eac:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002eb0:	4629      	mov	r1, r5
 8002eb2:	024b      	lsls	r3, r1, #9
 8002eb4:	4621      	mov	r1, r4
 8002eb6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002eba:	4621      	mov	r1, r4
 8002ebc:	024a      	lsls	r2, r1, #9
 8002ebe:	4610      	mov	r0, r2
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002eca:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002ecc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002ed0:	f7fd fe8a 	bl	8000be8 <__aeabi_uldivmod>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	4613      	mov	r3, r2
 8002eda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ede:	e065      	b.n	8002fac <HAL_RCC_GetSysClockFreq+0x420>
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	00f42400 	.word	0x00f42400
 8002ee8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eec:	4b3d      	ldr	r3, [pc, #244]	@ (8002fe4 <HAL_RCC_GetSysClockFreq+0x458>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	099b      	lsrs	r3, r3, #6
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002efc:	653b      	str	r3, [r7, #80]	@ 0x50
 8002efe:	2300      	movs	r3, #0
 8002f00:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f02:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002f06:	4642      	mov	r2, r8
 8002f08:	464b      	mov	r3, r9
 8002f0a:	f04f 0000 	mov.w	r0, #0
 8002f0e:	f04f 0100 	mov.w	r1, #0
 8002f12:	0159      	lsls	r1, r3, #5
 8002f14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f18:	0150      	lsls	r0, r2, #5
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	4641      	mov	r1, r8
 8002f20:	1a51      	subs	r1, r2, r1
 8002f22:	60b9      	str	r1, [r7, #8]
 8002f24:	4649      	mov	r1, r9
 8002f26:	eb63 0301 	sbc.w	r3, r3, r1
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	f04f 0200 	mov.w	r2, #0
 8002f30:	f04f 0300 	mov.w	r3, #0
 8002f34:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002f38:	4659      	mov	r1, fp
 8002f3a:	018b      	lsls	r3, r1, #6
 8002f3c:	4651      	mov	r1, sl
 8002f3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f42:	4651      	mov	r1, sl
 8002f44:	018a      	lsls	r2, r1, #6
 8002f46:	4651      	mov	r1, sl
 8002f48:	1a54      	subs	r4, r2, r1
 8002f4a:	4659      	mov	r1, fp
 8002f4c:	eb63 0501 	sbc.w	r5, r3, r1
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	f04f 0300 	mov.w	r3, #0
 8002f58:	00eb      	lsls	r3, r5, #3
 8002f5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f5e:	00e2      	lsls	r2, r4, #3
 8002f60:	4614      	mov	r4, r2
 8002f62:	461d      	mov	r5, r3
 8002f64:	4643      	mov	r3, r8
 8002f66:	18e3      	adds	r3, r4, r3
 8002f68:	603b      	str	r3, [r7, #0]
 8002f6a:	464b      	mov	r3, r9
 8002f6c:	eb45 0303 	adc.w	r3, r5, r3
 8002f70:	607b      	str	r3, [r7, #4]
 8002f72:	f04f 0200 	mov.w	r2, #0
 8002f76:	f04f 0300 	mov.w	r3, #0
 8002f7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f7e:	4629      	mov	r1, r5
 8002f80:	028b      	lsls	r3, r1, #10
 8002f82:	4621      	mov	r1, r4
 8002f84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f88:	4621      	mov	r1, r4
 8002f8a:	028a      	lsls	r2, r1, #10
 8002f8c:	4610      	mov	r0, r2
 8002f8e:	4619      	mov	r1, r3
 8002f90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f94:	2200      	movs	r2, #0
 8002f96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f98:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002f9a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002f9e:	f7fd fe23 	bl	8000be8 <__aeabi_uldivmod>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002fac:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe4 <HAL_RCC_GetSysClockFreq+0x458>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	0f1b      	lsrs	r3, r3, #28
 8002fb2:	f003 0307 	and.w	r3, r3, #7
 8002fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002fba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002fbe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002fca:	e003      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fcc:	4b06      	ldr	r3, [pc, #24]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002fce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002fd2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fd4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	37b8      	adds	r7, #184	@ 0xb8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	00f42400 	.word	0x00f42400

08002fec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e28d      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b00      	cmp	r3, #0
 8003008:	f000 8083 	beq.w	8003112 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800300c:	4b94      	ldr	r3, [pc, #592]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f003 030c 	and.w	r3, r3, #12
 8003014:	2b04      	cmp	r3, #4
 8003016:	d019      	beq.n	800304c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003018:	4b91      	ldr	r3, [pc, #580]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f003 030c 	and.w	r3, r3, #12
        || \
 8003020:	2b08      	cmp	r3, #8
 8003022:	d106      	bne.n	8003032 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003024:	4b8e      	ldr	r3, [pc, #568]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800302c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003030:	d00c      	beq.n	800304c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003032:	4b8b      	ldr	r3, [pc, #556]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800303a:	2b0c      	cmp	r3, #12
 800303c:	d112      	bne.n	8003064 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800303e:	4b88      	ldr	r3, [pc, #544]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003046:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800304a:	d10b      	bne.n	8003064 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800304c:	4b84      	ldr	r3, [pc, #528]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d05b      	beq.n	8003110 <HAL_RCC_OscConfig+0x124>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d157      	bne.n	8003110 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e25a      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800306c:	d106      	bne.n	800307c <HAL_RCC_OscConfig+0x90>
 800306e:	4b7c      	ldr	r3, [pc, #496]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a7b      	ldr	r2, [pc, #492]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003074:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	e01d      	b.n	80030b8 <HAL_RCC_OscConfig+0xcc>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003084:	d10c      	bne.n	80030a0 <HAL_RCC_OscConfig+0xb4>
 8003086:	4b76      	ldr	r3, [pc, #472]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a75      	ldr	r2, [pc, #468]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 800308c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	4b73      	ldr	r3, [pc, #460]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a72      	ldr	r2, [pc, #456]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003098:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	e00b      	b.n	80030b8 <HAL_RCC_OscConfig+0xcc>
 80030a0:	4b6f      	ldr	r3, [pc, #444]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a6e      	ldr	r2, [pc, #440]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 80030a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030aa:	6013      	str	r3, [r2, #0]
 80030ac:	4b6c      	ldr	r3, [pc, #432]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a6b      	ldr	r2, [pc, #428]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 80030b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d013      	beq.n	80030e8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c0:	f7fe fd88 	bl	8001bd4 <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c6:	e008      	b.n	80030da <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030c8:	f7fe fd84 	bl	8001bd4 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b64      	cmp	r3, #100	@ 0x64
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e21f      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030da:	4b61      	ldr	r3, [pc, #388]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d0f0      	beq.n	80030c8 <HAL_RCC_OscConfig+0xdc>
 80030e6:	e014      	b.n	8003112 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e8:	f7fe fd74 	bl	8001bd4 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030f0:	f7fe fd70 	bl	8001bd4 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b64      	cmp	r3, #100	@ 0x64
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e20b      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003102:	4b57      	ldr	r3, [pc, #348]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1f0      	bne.n	80030f0 <HAL_RCC_OscConfig+0x104>
 800310e:	e000      	b.n	8003112 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003110:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d06f      	beq.n	80031fe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800311e:	4b50      	ldr	r3, [pc, #320]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f003 030c 	and.w	r3, r3, #12
 8003126:	2b00      	cmp	r3, #0
 8003128:	d017      	beq.n	800315a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800312a:	4b4d      	ldr	r3, [pc, #308]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003132:	2b08      	cmp	r3, #8
 8003134:	d105      	bne.n	8003142 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003136:	4b4a      	ldr	r3, [pc, #296]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00b      	beq.n	800315a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003142:	4b47      	ldr	r3, [pc, #284]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800314a:	2b0c      	cmp	r3, #12
 800314c:	d11c      	bne.n	8003188 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800314e:	4b44      	ldr	r3, [pc, #272]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d116      	bne.n	8003188 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800315a:	4b41      	ldr	r3, [pc, #260]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d005      	beq.n	8003172 <HAL_RCC_OscConfig+0x186>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d001      	beq.n	8003172 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e1d3      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003172:	4b3b      	ldr	r3, [pc, #236]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	4937      	ldr	r1, [pc, #220]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003182:	4313      	orrs	r3, r2
 8003184:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003186:	e03a      	b.n	80031fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d020      	beq.n	80031d2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003190:	4b34      	ldr	r3, [pc, #208]	@ (8003264 <HAL_RCC_OscConfig+0x278>)
 8003192:	2201      	movs	r2, #1
 8003194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003196:	f7fe fd1d 	bl	8001bd4 <HAL_GetTick>
 800319a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800319c:	e008      	b.n	80031b0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800319e:	f7fe fd19 	bl	8001bd4 <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d901      	bls.n	80031b0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e1b4      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0302 	and.w	r3, r3, #2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d0f0      	beq.n	800319e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031bc:	4b28      	ldr	r3, [pc, #160]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	00db      	lsls	r3, r3, #3
 80031ca:	4925      	ldr	r1, [pc, #148]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	600b      	str	r3, [r1, #0]
 80031d0:	e015      	b.n	80031fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031d2:	4b24      	ldr	r3, [pc, #144]	@ (8003264 <HAL_RCC_OscConfig+0x278>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d8:	f7fe fcfc 	bl	8001bd4 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031e0:	f7fe fcf8 	bl	8001bd4 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e193      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f0      	bne.n	80031e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0308 	and.w	r3, r3, #8
 8003206:	2b00      	cmp	r3, #0
 8003208:	d036      	beq.n	8003278 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d016      	beq.n	8003240 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003212:	4b15      	ldr	r3, [pc, #84]	@ (8003268 <HAL_RCC_OscConfig+0x27c>)
 8003214:	2201      	movs	r2, #1
 8003216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003218:	f7fe fcdc 	bl	8001bd4 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003220:	f7fe fcd8 	bl	8001bd4 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b02      	cmp	r3, #2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e173      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003232:	4b0b      	ldr	r3, [pc, #44]	@ (8003260 <HAL_RCC_OscConfig+0x274>)
 8003234:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0f0      	beq.n	8003220 <HAL_RCC_OscConfig+0x234>
 800323e:	e01b      	b.n	8003278 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003240:	4b09      	ldr	r3, [pc, #36]	@ (8003268 <HAL_RCC_OscConfig+0x27c>)
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003246:	f7fe fcc5 	bl	8001bd4 <HAL_GetTick>
 800324a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800324c:	e00e      	b.n	800326c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800324e:	f7fe fcc1 	bl	8001bd4 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	2b02      	cmp	r3, #2
 800325a:	d907      	bls.n	800326c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800325c:	2303      	movs	r3, #3
 800325e:	e15c      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
 8003260:	40023800 	.word	0x40023800
 8003264:	42470000 	.word	0x42470000
 8003268:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800326c:	4b8a      	ldr	r3, [pc, #552]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 800326e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1ea      	bne.n	800324e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0304 	and.w	r3, r3, #4
 8003280:	2b00      	cmp	r3, #0
 8003282:	f000 8097 	beq.w	80033b4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003286:	2300      	movs	r3, #0
 8003288:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800328a:	4b83      	ldr	r3, [pc, #524]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 800328c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d10f      	bne.n	80032b6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003296:	2300      	movs	r3, #0
 8003298:	60bb      	str	r3, [r7, #8]
 800329a:	4b7f      	ldr	r3, [pc, #508]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 800329c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329e:	4a7e      	ldr	r2, [pc, #504]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 80032a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032a6:	4b7c      	ldr	r3, [pc, #496]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 80032a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ae:	60bb      	str	r3, [r7, #8]
 80032b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032b2:	2301      	movs	r3, #1
 80032b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032b6:	4b79      	ldr	r3, [pc, #484]	@ (800349c <HAL_RCC_OscConfig+0x4b0>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d118      	bne.n	80032f4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032c2:	4b76      	ldr	r3, [pc, #472]	@ (800349c <HAL_RCC_OscConfig+0x4b0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a75      	ldr	r2, [pc, #468]	@ (800349c <HAL_RCC_OscConfig+0x4b0>)
 80032c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032ce:	f7fe fc81 	bl	8001bd4 <HAL_GetTick>
 80032d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032d6:	f7fe fc7d 	bl	8001bd4 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e118      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032e8:	4b6c      	ldr	r3, [pc, #432]	@ (800349c <HAL_RCC_OscConfig+0x4b0>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d0f0      	beq.n	80032d6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d106      	bne.n	800330a <HAL_RCC_OscConfig+0x31e>
 80032fc:	4b66      	ldr	r3, [pc, #408]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 80032fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003300:	4a65      	ldr	r2, [pc, #404]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 8003302:	f043 0301 	orr.w	r3, r3, #1
 8003306:	6713      	str	r3, [r2, #112]	@ 0x70
 8003308:	e01c      	b.n	8003344 <HAL_RCC_OscConfig+0x358>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	2b05      	cmp	r3, #5
 8003310:	d10c      	bne.n	800332c <HAL_RCC_OscConfig+0x340>
 8003312:	4b61      	ldr	r3, [pc, #388]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 8003314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003316:	4a60      	ldr	r2, [pc, #384]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 8003318:	f043 0304 	orr.w	r3, r3, #4
 800331c:	6713      	str	r3, [r2, #112]	@ 0x70
 800331e:	4b5e      	ldr	r3, [pc, #376]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 8003320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003322:	4a5d      	ldr	r2, [pc, #372]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 8003324:	f043 0301 	orr.w	r3, r3, #1
 8003328:	6713      	str	r3, [r2, #112]	@ 0x70
 800332a:	e00b      	b.n	8003344 <HAL_RCC_OscConfig+0x358>
 800332c:	4b5a      	ldr	r3, [pc, #360]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 800332e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003330:	4a59      	ldr	r2, [pc, #356]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 8003332:	f023 0301 	bic.w	r3, r3, #1
 8003336:	6713      	str	r3, [r2, #112]	@ 0x70
 8003338:	4b57      	ldr	r3, [pc, #348]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 800333a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800333c:	4a56      	ldr	r2, [pc, #344]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 800333e:	f023 0304 	bic.w	r3, r3, #4
 8003342:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d015      	beq.n	8003378 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800334c:	f7fe fc42 	bl	8001bd4 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003352:	e00a      	b.n	800336a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003354:	f7fe fc3e 	bl	8001bd4 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003362:	4293      	cmp	r3, r2
 8003364:	d901      	bls.n	800336a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e0d7      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800336a:	4b4b      	ldr	r3, [pc, #300]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 800336c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d0ee      	beq.n	8003354 <HAL_RCC_OscConfig+0x368>
 8003376:	e014      	b.n	80033a2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003378:	f7fe fc2c 	bl	8001bd4 <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800337e:	e00a      	b.n	8003396 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003380:	f7fe fc28 	bl	8001bd4 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800338e:	4293      	cmp	r3, r2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e0c1      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003396:	4b40      	ldr	r3, [pc, #256]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 8003398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1ee      	bne.n	8003380 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033a2:	7dfb      	ldrb	r3, [r7, #23]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d105      	bne.n	80033b4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033a8:	4b3b      	ldr	r3, [pc, #236]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 80033aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ac:	4a3a      	ldr	r2, [pc, #232]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 80033ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f000 80ad 	beq.w	8003518 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033be:	4b36      	ldr	r3, [pc, #216]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	2b08      	cmp	r3, #8
 80033c8:	d060      	beq.n	800348c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d145      	bne.n	800345e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033d2:	4b33      	ldr	r3, [pc, #204]	@ (80034a0 <HAL_RCC_OscConfig+0x4b4>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d8:	f7fe fbfc 	bl	8001bd4 <HAL_GetTick>
 80033dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033de:	e008      	b.n	80033f2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e0:	f7fe fbf8 	bl	8001bd4 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e093      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033f2:	4b29      	ldr	r3, [pc, #164]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d1f0      	bne.n	80033e0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	69da      	ldr	r2, [r3, #28]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a1b      	ldr	r3, [r3, #32]
 8003406:	431a      	orrs	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	019b      	lsls	r3, r3, #6
 800340e:	431a      	orrs	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003414:	085b      	lsrs	r3, r3, #1
 8003416:	3b01      	subs	r3, #1
 8003418:	041b      	lsls	r3, r3, #16
 800341a:	431a      	orrs	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003420:	061b      	lsls	r3, r3, #24
 8003422:	431a      	orrs	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003428:	071b      	lsls	r3, r3, #28
 800342a:	491b      	ldr	r1, [pc, #108]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 800342c:	4313      	orrs	r3, r2
 800342e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003430:	4b1b      	ldr	r3, [pc, #108]	@ (80034a0 <HAL_RCC_OscConfig+0x4b4>)
 8003432:	2201      	movs	r2, #1
 8003434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003436:	f7fe fbcd 	bl	8001bd4 <HAL_GetTick>
 800343a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800343c:	e008      	b.n	8003450 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800343e:	f7fe fbc9 	bl	8001bd4 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d901      	bls.n	8003450 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e064      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003450:	4b11      	ldr	r3, [pc, #68]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d0f0      	beq.n	800343e <HAL_RCC_OscConfig+0x452>
 800345c:	e05c      	b.n	8003518 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800345e:	4b10      	ldr	r3, [pc, #64]	@ (80034a0 <HAL_RCC_OscConfig+0x4b4>)
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003464:	f7fe fbb6 	bl	8001bd4 <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346c:	f7fe fbb2 	bl	8001bd4 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e04d      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800347e:	4b06      	ldr	r3, [pc, #24]	@ (8003498 <HAL_RCC_OscConfig+0x4ac>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1f0      	bne.n	800346c <HAL_RCC_OscConfig+0x480>
 800348a:	e045      	b.n	8003518 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d107      	bne.n	80034a4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e040      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
 8003498:	40023800 	.word	0x40023800
 800349c:	40007000 	.word	0x40007000
 80034a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003524 <HAL_RCC_OscConfig+0x538>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d030      	beq.n	8003514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034bc:	429a      	cmp	r2, r3
 80034be:	d129      	bne.n	8003514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d122      	bne.n	8003514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80034d4:	4013      	ands	r3, r2
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80034da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034dc:	4293      	cmp	r3, r2
 80034de:	d119      	bne.n	8003514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ea:	085b      	lsrs	r3, r3, #1
 80034ec:	3b01      	subs	r3, #1
 80034ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d10f      	bne.n	8003514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003500:	429a      	cmp	r2, r3
 8003502:	d107      	bne.n	8003514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003510:	429a      	cmp	r2, r3
 8003512:	d001      	beq.n	8003518 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e000      	b.n	800351a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	40023800 	.word	0x40023800

08003528 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e041      	b.n	80035be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d106      	bne.n	8003554 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f839 	bl	80035c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2202      	movs	r2, #2
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	3304      	adds	r3, #4
 8003564:	4619      	mov	r1, r3
 8003566:	4610      	mov	r0, r2
 8003568:	f000 f9c0 	bl	80038ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80035ce:	bf00      	nop
 80035d0:	370c      	adds	r7, #12
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
	...

080035dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d001      	beq.n	80035f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e04e      	b.n	8003692 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2202      	movs	r2, #2
 80035f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68da      	ldr	r2, [r3, #12]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f042 0201 	orr.w	r2, r2, #1
 800360a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a23      	ldr	r2, [pc, #140]	@ (80036a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d022      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x80>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800361e:	d01d      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x80>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a1f      	ldr	r2, [pc, #124]	@ (80036a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d018      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x80>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a1e      	ldr	r2, [pc, #120]	@ (80036a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d013      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x80>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a1c      	ldr	r2, [pc, #112]	@ (80036ac <HAL_TIM_Base_Start_IT+0xd0>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d00e      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x80>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a1b      	ldr	r2, [pc, #108]	@ (80036b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d009      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x80>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a19      	ldr	r2, [pc, #100]	@ (80036b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d004      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x80>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a18      	ldr	r2, [pc, #96]	@ (80036b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d111      	bne.n	8003680 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f003 0307 	and.w	r3, r3, #7
 8003666:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2b06      	cmp	r3, #6
 800366c:	d010      	beq.n	8003690 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f042 0201 	orr.w	r2, r2, #1
 800367c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800367e:	e007      	b.n	8003690 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f042 0201 	orr.w	r2, r2, #1
 800368e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	40010000 	.word	0x40010000
 80036a4:	40000400 	.word	0x40000400
 80036a8:	40000800 	.word	0x40000800
 80036ac:	40000c00 	.word	0x40000c00
 80036b0:	40010400 	.word	0x40010400
 80036b4:	40014000 	.word	0x40014000
 80036b8:	40001800 	.word	0x40001800

080036bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d020      	beq.n	8003720 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d01b      	beq.n	8003720 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f06f 0202 	mvn.w	r2, #2
 80036f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	f003 0303 	and.w	r3, r3, #3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 f8d2 	bl	80038b0 <HAL_TIM_IC_CaptureCallback>
 800370c:	e005      	b.n	800371a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 f8c4 	bl	800389c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f000 f8d5 	bl	80038c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	f003 0304 	and.w	r3, r3, #4
 8003726:	2b00      	cmp	r3, #0
 8003728:	d020      	beq.n	800376c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f003 0304 	and.w	r3, r3, #4
 8003730:	2b00      	cmp	r3, #0
 8003732:	d01b      	beq.n	800376c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f06f 0204 	mvn.w	r2, #4
 800373c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2202      	movs	r2, #2
 8003742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800374e:	2b00      	cmp	r3, #0
 8003750:	d003      	beq.n	800375a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 f8ac 	bl	80038b0 <HAL_TIM_IC_CaptureCallback>
 8003758:	e005      	b.n	8003766 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f89e 	bl	800389c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f000 f8af 	bl	80038c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	d020      	beq.n	80037b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f003 0308 	and.w	r3, r3, #8
 800377c:	2b00      	cmp	r3, #0
 800377e:	d01b      	beq.n	80037b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f06f 0208 	mvn.w	r2, #8
 8003788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2204      	movs	r2, #4
 800378e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	69db      	ldr	r3, [r3, #28]
 8003796:	f003 0303 	and.w	r3, r3, #3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 f886 	bl	80038b0 <HAL_TIM_IC_CaptureCallback>
 80037a4:	e005      	b.n	80037b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f000 f878 	bl	800389c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 f889 	bl	80038c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	f003 0310 	and.w	r3, r3, #16
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d020      	beq.n	8003804 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f003 0310 	and.w	r3, r3, #16
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d01b      	beq.n	8003804 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f06f 0210 	mvn.w	r2, #16
 80037d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2208      	movs	r2, #8
 80037da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	69db      	ldr	r3, [r3, #28]
 80037e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d003      	beq.n	80037f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f860 	bl	80038b0 <HAL_TIM_IC_CaptureCallback>
 80037f0:	e005      	b.n	80037fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 f852 	bl	800389c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f000 f863 	bl	80038c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00c      	beq.n	8003828 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b00      	cmp	r3, #0
 8003816:	d007      	beq.n	8003828 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f06f 0201 	mvn.w	r2, #1
 8003820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7fd ff24 	bl	8001670 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00c      	beq.n	800384c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003838:	2b00      	cmp	r3, #0
 800383a:	d007      	beq.n	800384c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 f900 	bl	8003a4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00c      	beq.n	8003870 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800385c:	2b00      	cmp	r3, #0
 800385e:	d007      	beq.n	8003870 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 f834 	bl	80038d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	f003 0320 	and.w	r3, r3, #32
 8003876:	2b00      	cmp	r3, #0
 8003878:	d00c      	beq.n	8003894 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f003 0320 	and.w	r3, r3, #32
 8003880:	2b00      	cmp	r3, #0
 8003882:	d007      	beq.n	8003894 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f06f 0220 	mvn.w	r2, #32
 800388c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 f8d2 	bl	8003a38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003894:	bf00      	nop
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	4a43      	ldr	r2, [pc, #268]	@ (8003a0c <TIM_Base_SetConfig+0x120>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d013      	beq.n	800392c <TIM_Base_SetConfig+0x40>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800390a:	d00f      	beq.n	800392c <TIM_Base_SetConfig+0x40>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a40      	ldr	r2, [pc, #256]	@ (8003a10 <TIM_Base_SetConfig+0x124>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d00b      	beq.n	800392c <TIM_Base_SetConfig+0x40>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a3f      	ldr	r2, [pc, #252]	@ (8003a14 <TIM_Base_SetConfig+0x128>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d007      	beq.n	800392c <TIM_Base_SetConfig+0x40>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a3e      	ldr	r2, [pc, #248]	@ (8003a18 <TIM_Base_SetConfig+0x12c>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d003      	beq.n	800392c <TIM_Base_SetConfig+0x40>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a3d      	ldr	r2, [pc, #244]	@ (8003a1c <TIM_Base_SetConfig+0x130>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d108      	bne.n	800393e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003932:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	68fa      	ldr	r2, [r7, #12]
 800393a:	4313      	orrs	r3, r2
 800393c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a32      	ldr	r2, [pc, #200]	@ (8003a0c <TIM_Base_SetConfig+0x120>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d02b      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800394c:	d027      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a2f      	ldr	r2, [pc, #188]	@ (8003a10 <TIM_Base_SetConfig+0x124>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d023      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a2e      	ldr	r2, [pc, #184]	@ (8003a14 <TIM_Base_SetConfig+0x128>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d01f      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a2d      	ldr	r2, [pc, #180]	@ (8003a18 <TIM_Base_SetConfig+0x12c>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d01b      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a2c      	ldr	r2, [pc, #176]	@ (8003a1c <TIM_Base_SetConfig+0x130>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d017      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a2b      	ldr	r2, [pc, #172]	@ (8003a20 <TIM_Base_SetConfig+0x134>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d013      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a2a      	ldr	r2, [pc, #168]	@ (8003a24 <TIM_Base_SetConfig+0x138>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d00f      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a29      	ldr	r2, [pc, #164]	@ (8003a28 <TIM_Base_SetConfig+0x13c>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00b      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a28      	ldr	r2, [pc, #160]	@ (8003a2c <TIM_Base_SetConfig+0x140>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d007      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a27      	ldr	r2, [pc, #156]	@ (8003a30 <TIM_Base_SetConfig+0x144>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d003      	beq.n	800399e <TIM_Base_SetConfig+0xb2>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a26      	ldr	r2, [pc, #152]	@ (8003a34 <TIM_Base_SetConfig+0x148>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d108      	bne.n	80039b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a0e      	ldr	r2, [pc, #56]	@ (8003a0c <TIM_Base_SetConfig+0x120>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d003      	beq.n	80039de <TIM_Base_SetConfig+0xf2>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a10      	ldr	r2, [pc, #64]	@ (8003a1c <TIM_Base_SetConfig+0x130>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d103      	bne.n	80039e6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	691a      	ldr	r2, [r3, #16]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f043 0204 	orr.w	r2, r3, #4
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	601a      	str	r2, [r3, #0]
}
 80039fe:	bf00      	nop
 8003a00:	3714      	adds	r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40010000 	.word	0x40010000
 8003a10:	40000400 	.word	0x40000400
 8003a14:	40000800 	.word	0x40000800
 8003a18:	40000c00 	.word	0x40000c00
 8003a1c:	40010400 	.word	0x40010400
 8003a20:	40014000 	.word	0x40014000
 8003a24:	40014400 	.word	0x40014400
 8003a28:	40014800 	.word	0x40014800
 8003a2c:	40001800 	.word	0x40001800
 8003a30:	40001c00 	.word	0x40001c00
 8003a34:	40002000 	.word	0x40002000

08003a38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e042      	b.n	8003af8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d106      	bne.n	8003a8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7fd fe7a 	bl	8001780 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2224      	movs	r2, #36	@ 0x24
 8003a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003aa2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 f973 	bl	8003d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	691a      	ldr	r2, [r3, #16]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ab8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	695a      	ldr	r2, [r3, #20]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ac8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68da      	ldr	r2, [r3, #12]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ad8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2220      	movs	r2, #32
 8003aec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b08a      	sub	sp, #40	@ 0x28
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	603b      	str	r3, [r7, #0]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	2b20      	cmp	r3, #32
 8003b1e:	d175      	bne.n	8003c0c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <HAL_UART_Transmit+0x2c>
 8003b26:	88fb      	ldrh	r3, [r7, #6]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d101      	bne.n	8003b30 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e06e      	b.n	8003c0e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2221      	movs	r2, #33	@ 0x21
 8003b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b3e:	f7fe f849 	bl	8001bd4 <HAL_GetTick>
 8003b42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	88fa      	ldrh	r2, [r7, #6]
 8003b48:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	88fa      	ldrh	r2, [r7, #6]
 8003b4e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b58:	d108      	bne.n	8003b6c <HAL_UART_Transmit+0x6c>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d104      	bne.n	8003b6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003b62:	2300      	movs	r3, #0
 8003b64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	61bb      	str	r3, [r7, #24]
 8003b6a:	e003      	b.n	8003b74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b70:	2300      	movs	r3, #0
 8003b72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b74:	e02e      	b.n	8003bd4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	2180      	movs	r1, #128	@ 0x80
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 f848 	bl	8003c16 <UART_WaitOnFlagUntilTimeout>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d005      	beq.n	8003b98 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2220      	movs	r2, #32
 8003b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e03a      	b.n	8003c0e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10b      	bne.n	8003bb6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	881b      	ldrh	r3, [r3, #0]
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	3302      	adds	r3, #2
 8003bb2:	61bb      	str	r3, [r7, #24]
 8003bb4:	e007      	b.n	8003bc6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	781a      	ldrb	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1cb      	bne.n	8003b76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	2200      	movs	r2, #0
 8003be6:	2140      	movs	r1, #64	@ 0x40
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 f814 	bl	8003c16 <UART_WaitOnFlagUntilTimeout>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2220      	movs	r2, #32
 8003bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e006      	b.n	8003c0e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2220      	movs	r2, #32
 8003c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	e000      	b.n	8003c0e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003c0c:	2302      	movs	r3, #2
  }
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3720      	adds	r7, #32
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b086      	sub	sp, #24
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	60f8      	str	r0, [r7, #12]
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	603b      	str	r3, [r7, #0]
 8003c22:	4613      	mov	r3, r2
 8003c24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c26:	e03b      	b.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c28:	6a3b      	ldr	r3, [r7, #32]
 8003c2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c2e:	d037      	beq.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c30:	f7fd ffd0 	bl	8001bd4 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	6a3a      	ldr	r2, [r7, #32]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d302      	bcc.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c40:	6a3b      	ldr	r3, [r7, #32]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e03a      	b.n	8003cc0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d023      	beq.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	2b80      	cmp	r3, #128	@ 0x80
 8003c5c:	d020      	beq.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2b40      	cmp	r3, #64	@ 0x40
 8003c62:	d01d      	beq.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0308 	and.w	r3, r3, #8
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d116      	bne.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	617b      	str	r3, [r7, #20]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	617b      	str	r3, [r7, #20]
 8003c86:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f000 f81d 	bl	8003cc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2208      	movs	r2, #8
 8003c92:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e00f      	b.n	8003cc0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	bf0c      	ite	eq
 8003cb0:	2301      	moveq	r3, #1
 8003cb2:	2300      	movne	r3, #0
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	79fb      	ldrb	r3, [r7, #7]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d0b4      	beq.n	8003c28 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3718      	adds	r7, #24
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b095      	sub	sp, #84	@ 0x54
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	330c      	adds	r3, #12
 8003cd6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cda:	e853 3f00 	ldrex	r3, [r3]
 8003cde:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	330c      	adds	r3, #12
 8003cee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003cf0:	643a      	str	r2, [r7, #64]	@ 0x40
 8003cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003cf6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003cf8:	e841 2300 	strex	r3, r2, [r1]
 8003cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1e5      	bne.n	8003cd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	3314      	adds	r3, #20
 8003d0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0c:	6a3b      	ldr	r3, [r7, #32]
 8003d0e:	e853 3f00 	ldrex	r3, [r3]
 8003d12:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f023 0301 	bic.w	r3, r3, #1
 8003d1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	3314      	adds	r3, #20
 8003d22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d26:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d2c:	e841 2300 	strex	r3, r2, [r1]
 8003d30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1e5      	bne.n	8003d04 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d119      	bne.n	8003d74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	330c      	adds	r3, #12
 8003d46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	e853 3f00 	ldrex	r3, [r3]
 8003d4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f023 0310 	bic.w	r3, r3, #16
 8003d56:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	330c      	adds	r3, #12
 8003d5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d60:	61ba      	str	r2, [r7, #24]
 8003d62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d64:	6979      	ldr	r1, [r7, #20]
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	e841 2300 	strex	r3, r2, [r1]
 8003d6c:	613b      	str	r3, [r7, #16]
   return(result);
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1e5      	bne.n	8003d40 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2220      	movs	r2, #32
 8003d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003d82:	bf00      	nop
 8003d84:	3754      	adds	r7, #84	@ 0x54
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
	...

08003d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d94:	b0c0      	sub	sp, #256	@ 0x100
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dac:	68d9      	ldr	r1, [r3, #12]
 8003dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	ea40 0301 	orr.w	r3, r0, r1
 8003db8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dbe:	689a      	ldr	r2, [r3, #8]
 8003dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	431a      	orrs	r2, r3
 8003dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003de8:	f021 010c 	bic.w	r1, r1, #12
 8003dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003df6:	430b      	orrs	r3, r1
 8003df8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e0a:	6999      	ldr	r1, [r3, #24]
 8003e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	ea40 0301 	orr.w	r3, r0, r1
 8003e16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	4b8f      	ldr	r3, [pc, #572]	@ (800405c <UART_SetConfig+0x2cc>)
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d005      	beq.n	8003e30 <UART_SetConfig+0xa0>
 8003e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	4b8d      	ldr	r3, [pc, #564]	@ (8004060 <UART_SetConfig+0x2d0>)
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d104      	bne.n	8003e3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e30:	f7fe fe66 	bl	8002b00 <HAL_RCC_GetPCLK2Freq>
 8003e34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003e38:	e003      	b.n	8003e42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e3a:	f7fe fe4d 	bl	8002ad8 <HAL_RCC_GetPCLK1Freq>
 8003e3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e46:	69db      	ldr	r3, [r3, #28]
 8003e48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e4c:	f040 810c 	bne.w	8004068 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e54:	2200      	movs	r2, #0
 8003e56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003e5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003e5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003e62:	4622      	mov	r2, r4
 8003e64:	462b      	mov	r3, r5
 8003e66:	1891      	adds	r1, r2, r2
 8003e68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003e6a:	415b      	adcs	r3, r3
 8003e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003e72:	4621      	mov	r1, r4
 8003e74:	eb12 0801 	adds.w	r8, r2, r1
 8003e78:	4629      	mov	r1, r5
 8003e7a:	eb43 0901 	adc.w	r9, r3, r1
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e92:	4690      	mov	r8, r2
 8003e94:	4699      	mov	r9, r3
 8003e96:	4623      	mov	r3, r4
 8003e98:	eb18 0303 	adds.w	r3, r8, r3
 8003e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003ea0:	462b      	mov	r3, r5
 8003ea2:	eb49 0303 	adc.w	r3, r9, r3
 8003ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003eb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003eba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	18db      	adds	r3, r3, r3
 8003ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	eb42 0303 	adc.w	r3, r2, r3
 8003eca:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ecc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003ed0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003ed4:	f7fc fe88 	bl	8000be8 <__aeabi_uldivmod>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	460b      	mov	r3, r1
 8003edc:	4b61      	ldr	r3, [pc, #388]	@ (8004064 <UART_SetConfig+0x2d4>)
 8003ede:	fba3 2302 	umull	r2, r3, r3, r2
 8003ee2:	095b      	lsrs	r3, r3, #5
 8003ee4:	011c      	lsls	r4, r3, #4
 8003ee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003eea:	2200      	movs	r2, #0
 8003eec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ef0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003ef4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003ef8:	4642      	mov	r2, r8
 8003efa:	464b      	mov	r3, r9
 8003efc:	1891      	adds	r1, r2, r2
 8003efe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003f00:	415b      	adcs	r3, r3
 8003f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f08:	4641      	mov	r1, r8
 8003f0a:	eb12 0a01 	adds.w	sl, r2, r1
 8003f0e:	4649      	mov	r1, r9
 8003f10:	eb43 0b01 	adc.w	fp, r3, r1
 8003f14:	f04f 0200 	mov.w	r2, #0
 8003f18:	f04f 0300 	mov.w	r3, #0
 8003f1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f28:	4692      	mov	sl, r2
 8003f2a:	469b      	mov	fp, r3
 8003f2c:	4643      	mov	r3, r8
 8003f2e:	eb1a 0303 	adds.w	r3, sl, r3
 8003f32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f36:	464b      	mov	r3, r9
 8003f38:	eb4b 0303 	adc.w	r3, fp, r3
 8003f3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003f50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003f54:	460b      	mov	r3, r1
 8003f56:	18db      	adds	r3, r3, r3
 8003f58:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	eb42 0303 	adc.w	r3, r2, r3
 8003f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003f66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003f6a:	f7fc fe3d 	bl	8000be8 <__aeabi_uldivmod>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	460b      	mov	r3, r1
 8003f72:	4611      	mov	r1, r2
 8003f74:	4b3b      	ldr	r3, [pc, #236]	@ (8004064 <UART_SetConfig+0x2d4>)
 8003f76:	fba3 2301 	umull	r2, r3, r3, r1
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	2264      	movs	r2, #100	@ 0x64
 8003f7e:	fb02 f303 	mul.w	r3, r2, r3
 8003f82:	1acb      	subs	r3, r1, r3
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003f8a:	4b36      	ldr	r3, [pc, #216]	@ (8004064 <UART_SetConfig+0x2d4>)
 8003f8c:	fba3 2302 	umull	r2, r3, r3, r2
 8003f90:	095b      	lsrs	r3, r3, #5
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003f98:	441c      	add	r4, r3
 8003f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003fa4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003fa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003fac:	4642      	mov	r2, r8
 8003fae:	464b      	mov	r3, r9
 8003fb0:	1891      	adds	r1, r2, r2
 8003fb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003fb4:	415b      	adcs	r3, r3
 8003fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003fbc:	4641      	mov	r1, r8
 8003fbe:	1851      	adds	r1, r2, r1
 8003fc0:	6339      	str	r1, [r7, #48]	@ 0x30
 8003fc2:	4649      	mov	r1, r9
 8003fc4:	414b      	adcs	r3, r1
 8003fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fc8:	f04f 0200 	mov.w	r2, #0
 8003fcc:	f04f 0300 	mov.w	r3, #0
 8003fd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003fd4:	4659      	mov	r1, fp
 8003fd6:	00cb      	lsls	r3, r1, #3
 8003fd8:	4651      	mov	r1, sl
 8003fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fde:	4651      	mov	r1, sl
 8003fe0:	00ca      	lsls	r2, r1, #3
 8003fe2:	4610      	mov	r0, r2
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	4642      	mov	r2, r8
 8003fea:	189b      	adds	r3, r3, r2
 8003fec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ff0:	464b      	mov	r3, r9
 8003ff2:	460a      	mov	r2, r1
 8003ff4:	eb42 0303 	adc.w	r3, r2, r3
 8003ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004008:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800400c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004010:	460b      	mov	r3, r1
 8004012:	18db      	adds	r3, r3, r3
 8004014:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004016:	4613      	mov	r3, r2
 8004018:	eb42 0303 	adc.w	r3, r2, r3
 800401c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800401e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004022:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004026:	f7fc fddf 	bl	8000be8 <__aeabi_uldivmod>
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4b0d      	ldr	r3, [pc, #52]	@ (8004064 <UART_SetConfig+0x2d4>)
 8004030:	fba3 1302 	umull	r1, r3, r3, r2
 8004034:	095b      	lsrs	r3, r3, #5
 8004036:	2164      	movs	r1, #100	@ 0x64
 8004038:	fb01 f303 	mul.w	r3, r1, r3
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	3332      	adds	r3, #50	@ 0x32
 8004042:	4a08      	ldr	r2, [pc, #32]	@ (8004064 <UART_SetConfig+0x2d4>)
 8004044:	fba2 2303 	umull	r2, r3, r2, r3
 8004048:	095b      	lsrs	r3, r3, #5
 800404a:	f003 0207 	and.w	r2, r3, #7
 800404e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4422      	add	r2, r4
 8004056:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004058:	e106      	b.n	8004268 <UART_SetConfig+0x4d8>
 800405a:	bf00      	nop
 800405c:	40011000 	.word	0x40011000
 8004060:	40011400 	.word	0x40011400
 8004064:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800406c:	2200      	movs	r2, #0
 800406e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004072:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004076:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800407a:	4642      	mov	r2, r8
 800407c:	464b      	mov	r3, r9
 800407e:	1891      	adds	r1, r2, r2
 8004080:	6239      	str	r1, [r7, #32]
 8004082:	415b      	adcs	r3, r3
 8004084:	627b      	str	r3, [r7, #36]	@ 0x24
 8004086:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800408a:	4641      	mov	r1, r8
 800408c:	1854      	adds	r4, r2, r1
 800408e:	4649      	mov	r1, r9
 8004090:	eb43 0501 	adc.w	r5, r3, r1
 8004094:	f04f 0200 	mov.w	r2, #0
 8004098:	f04f 0300 	mov.w	r3, #0
 800409c:	00eb      	lsls	r3, r5, #3
 800409e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040a2:	00e2      	lsls	r2, r4, #3
 80040a4:	4614      	mov	r4, r2
 80040a6:	461d      	mov	r5, r3
 80040a8:	4643      	mov	r3, r8
 80040aa:	18e3      	adds	r3, r4, r3
 80040ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040b0:	464b      	mov	r3, r9
 80040b2:	eb45 0303 	adc.w	r3, r5, r3
 80040b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80040ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80040c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80040ca:	f04f 0200 	mov.w	r2, #0
 80040ce:	f04f 0300 	mov.w	r3, #0
 80040d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80040d6:	4629      	mov	r1, r5
 80040d8:	008b      	lsls	r3, r1, #2
 80040da:	4621      	mov	r1, r4
 80040dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040e0:	4621      	mov	r1, r4
 80040e2:	008a      	lsls	r2, r1, #2
 80040e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80040e8:	f7fc fd7e 	bl	8000be8 <__aeabi_uldivmod>
 80040ec:	4602      	mov	r2, r0
 80040ee:	460b      	mov	r3, r1
 80040f0:	4b60      	ldr	r3, [pc, #384]	@ (8004274 <UART_SetConfig+0x4e4>)
 80040f2:	fba3 2302 	umull	r2, r3, r3, r2
 80040f6:	095b      	lsrs	r3, r3, #5
 80040f8:	011c      	lsls	r4, r3, #4
 80040fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040fe:	2200      	movs	r2, #0
 8004100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004104:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004108:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800410c:	4642      	mov	r2, r8
 800410e:	464b      	mov	r3, r9
 8004110:	1891      	adds	r1, r2, r2
 8004112:	61b9      	str	r1, [r7, #24]
 8004114:	415b      	adcs	r3, r3
 8004116:	61fb      	str	r3, [r7, #28]
 8004118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800411c:	4641      	mov	r1, r8
 800411e:	1851      	adds	r1, r2, r1
 8004120:	6139      	str	r1, [r7, #16]
 8004122:	4649      	mov	r1, r9
 8004124:	414b      	adcs	r3, r1
 8004126:	617b      	str	r3, [r7, #20]
 8004128:	f04f 0200 	mov.w	r2, #0
 800412c:	f04f 0300 	mov.w	r3, #0
 8004130:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004134:	4659      	mov	r1, fp
 8004136:	00cb      	lsls	r3, r1, #3
 8004138:	4651      	mov	r1, sl
 800413a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800413e:	4651      	mov	r1, sl
 8004140:	00ca      	lsls	r2, r1, #3
 8004142:	4610      	mov	r0, r2
 8004144:	4619      	mov	r1, r3
 8004146:	4603      	mov	r3, r0
 8004148:	4642      	mov	r2, r8
 800414a:	189b      	adds	r3, r3, r2
 800414c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004150:	464b      	mov	r3, r9
 8004152:	460a      	mov	r2, r1
 8004154:	eb42 0303 	adc.w	r3, r2, r3
 8004158:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800415c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004166:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	f04f 0300 	mov.w	r3, #0
 8004170:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004174:	4649      	mov	r1, r9
 8004176:	008b      	lsls	r3, r1, #2
 8004178:	4641      	mov	r1, r8
 800417a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800417e:	4641      	mov	r1, r8
 8004180:	008a      	lsls	r2, r1, #2
 8004182:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004186:	f7fc fd2f 	bl	8000be8 <__aeabi_uldivmod>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	4611      	mov	r1, r2
 8004190:	4b38      	ldr	r3, [pc, #224]	@ (8004274 <UART_SetConfig+0x4e4>)
 8004192:	fba3 2301 	umull	r2, r3, r3, r1
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	2264      	movs	r2, #100	@ 0x64
 800419a:	fb02 f303 	mul.w	r3, r2, r3
 800419e:	1acb      	subs	r3, r1, r3
 80041a0:	011b      	lsls	r3, r3, #4
 80041a2:	3332      	adds	r3, #50	@ 0x32
 80041a4:	4a33      	ldr	r2, [pc, #204]	@ (8004274 <UART_SetConfig+0x4e4>)
 80041a6:	fba2 2303 	umull	r2, r3, r2, r3
 80041aa:	095b      	lsrs	r3, r3, #5
 80041ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041b0:	441c      	add	r4, r3
 80041b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041b6:	2200      	movs	r2, #0
 80041b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80041ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80041bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80041c0:	4642      	mov	r2, r8
 80041c2:	464b      	mov	r3, r9
 80041c4:	1891      	adds	r1, r2, r2
 80041c6:	60b9      	str	r1, [r7, #8]
 80041c8:	415b      	adcs	r3, r3
 80041ca:	60fb      	str	r3, [r7, #12]
 80041cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041d0:	4641      	mov	r1, r8
 80041d2:	1851      	adds	r1, r2, r1
 80041d4:	6039      	str	r1, [r7, #0]
 80041d6:	4649      	mov	r1, r9
 80041d8:	414b      	adcs	r3, r1
 80041da:	607b      	str	r3, [r7, #4]
 80041dc:	f04f 0200 	mov.w	r2, #0
 80041e0:	f04f 0300 	mov.w	r3, #0
 80041e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80041e8:	4659      	mov	r1, fp
 80041ea:	00cb      	lsls	r3, r1, #3
 80041ec:	4651      	mov	r1, sl
 80041ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041f2:	4651      	mov	r1, sl
 80041f4:	00ca      	lsls	r2, r1, #3
 80041f6:	4610      	mov	r0, r2
 80041f8:	4619      	mov	r1, r3
 80041fa:	4603      	mov	r3, r0
 80041fc:	4642      	mov	r2, r8
 80041fe:	189b      	adds	r3, r3, r2
 8004200:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004202:	464b      	mov	r3, r9
 8004204:	460a      	mov	r2, r1
 8004206:	eb42 0303 	adc.w	r3, r2, r3
 800420a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800420c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	663b      	str	r3, [r7, #96]	@ 0x60
 8004216:	667a      	str	r2, [r7, #100]	@ 0x64
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	f04f 0300 	mov.w	r3, #0
 8004220:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004224:	4649      	mov	r1, r9
 8004226:	008b      	lsls	r3, r1, #2
 8004228:	4641      	mov	r1, r8
 800422a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800422e:	4641      	mov	r1, r8
 8004230:	008a      	lsls	r2, r1, #2
 8004232:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004236:	f7fc fcd7 	bl	8000be8 <__aeabi_uldivmod>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	4b0d      	ldr	r3, [pc, #52]	@ (8004274 <UART_SetConfig+0x4e4>)
 8004240:	fba3 1302 	umull	r1, r3, r3, r2
 8004244:	095b      	lsrs	r3, r3, #5
 8004246:	2164      	movs	r1, #100	@ 0x64
 8004248:	fb01 f303 	mul.w	r3, r1, r3
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	011b      	lsls	r3, r3, #4
 8004250:	3332      	adds	r3, #50	@ 0x32
 8004252:	4a08      	ldr	r2, [pc, #32]	@ (8004274 <UART_SetConfig+0x4e4>)
 8004254:	fba2 2303 	umull	r2, r3, r2, r3
 8004258:	095b      	lsrs	r3, r3, #5
 800425a:	f003 020f 	and.w	r2, r3, #15
 800425e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4422      	add	r2, r4
 8004266:	609a      	str	r2, [r3, #8]
}
 8004268:	bf00      	nop
 800426a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800426e:	46bd      	mov	sp, r7
 8004270:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004274:	51eb851f 	.word	0x51eb851f

08004278 <__NVIC_SetPriority>:
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	6039      	str	r1, [r7, #0]
 8004282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004288:	2b00      	cmp	r3, #0
 800428a:	db0a      	blt.n	80042a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	b2da      	uxtb	r2, r3
 8004290:	490c      	ldr	r1, [pc, #48]	@ (80042c4 <__NVIC_SetPriority+0x4c>)
 8004292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004296:	0112      	lsls	r2, r2, #4
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	440b      	add	r3, r1
 800429c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80042a0:	e00a      	b.n	80042b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	b2da      	uxtb	r2, r3
 80042a6:	4908      	ldr	r1, [pc, #32]	@ (80042c8 <__NVIC_SetPriority+0x50>)
 80042a8:	79fb      	ldrb	r3, [r7, #7]
 80042aa:	f003 030f 	and.w	r3, r3, #15
 80042ae:	3b04      	subs	r3, #4
 80042b0:	0112      	lsls	r2, r2, #4
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	440b      	add	r3, r1
 80042b6:	761a      	strb	r2, [r3, #24]
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr
 80042c4:	e000e100 	.word	0xe000e100
 80042c8:	e000ed00 	.word	0xe000ed00

080042cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80042d0:	4b05      	ldr	r3, [pc, #20]	@ (80042e8 <SysTick_Handler+0x1c>)
 80042d2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80042d4:	f002 fa2a 	bl	800672c <xTaskGetSchedulerState>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d001      	beq.n	80042e2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80042de:	f003 f923 	bl	8007528 <xPortSysTickHandler>
  }
}
 80042e2:	bf00      	nop
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	e000e010 	.word	0xe000e010

080042ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80042ec:	b580      	push	{r7, lr}
 80042ee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80042f0:	2100      	movs	r1, #0
 80042f2:	f06f 0004 	mvn.w	r0, #4
 80042f6:	f7ff ffbf 	bl	8004278 <__NVIC_SetPriority>
#endif
}
 80042fa:	bf00      	nop
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004306:	f3ef 8305 	mrs	r3, IPSR
 800430a:	603b      	str	r3, [r7, #0]
  return(result);
 800430c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004312:	f06f 0305 	mvn.w	r3, #5
 8004316:	607b      	str	r3, [r7, #4]
 8004318:	e00c      	b.n	8004334 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800431a:	4b0a      	ldr	r3, [pc, #40]	@ (8004344 <osKernelInitialize+0x44>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d105      	bne.n	800432e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004322:	4b08      	ldr	r3, [pc, #32]	@ (8004344 <osKernelInitialize+0x44>)
 8004324:	2201      	movs	r2, #1
 8004326:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004328:	2300      	movs	r3, #0
 800432a:	607b      	str	r3, [r7, #4]
 800432c:	e002      	b.n	8004334 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800432e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004332:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004334:	687b      	ldr	r3, [r7, #4]
}
 8004336:	4618      	mov	r0, r3
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	20000674 	.word	0x20000674

08004348 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800434e:	f3ef 8305 	mrs	r3, IPSR
 8004352:	603b      	str	r3, [r7, #0]
  return(result);
 8004354:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <osKernelStart+0x1a>
    stat = osErrorISR;
 800435a:	f06f 0305 	mvn.w	r3, #5
 800435e:	607b      	str	r3, [r7, #4]
 8004360:	e010      	b.n	8004384 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004362:	4b0b      	ldr	r3, [pc, #44]	@ (8004390 <osKernelStart+0x48>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2b01      	cmp	r3, #1
 8004368:	d109      	bne.n	800437e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800436a:	f7ff ffbf 	bl	80042ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800436e:	4b08      	ldr	r3, [pc, #32]	@ (8004390 <osKernelStart+0x48>)
 8004370:	2202      	movs	r2, #2
 8004372:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004374:	f001 fd76 	bl	8005e64 <vTaskStartScheduler>
      stat = osOK;
 8004378:	2300      	movs	r3, #0
 800437a:	607b      	str	r3, [r7, #4]
 800437c:	e002      	b.n	8004384 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800437e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004382:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004384:	687b      	ldr	r3, [r7, #4]
}
 8004386:	4618      	mov	r0, r3
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	20000674 	.word	0x20000674

08004394 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004394:	b580      	push	{r7, lr}
 8004396:	b08e      	sub	sp, #56	@ 0x38
 8004398:	af04      	add	r7, sp, #16
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80043a0:	2300      	movs	r3, #0
 80043a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043a4:	f3ef 8305 	mrs	r3, IPSR
 80043a8:	617b      	str	r3, [r7, #20]
  return(result);
 80043aa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d17e      	bne.n	80044ae <osThreadNew+0x11a>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d07b      	beq.n	80044ae <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80043b6:	2380      	movs	r3, #128	@ 0x80
 80043b8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80043ba:	2318      	movs	r3, #24
 80043bc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80043be:	2300      	movs	r3, #0
 80043c0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80043c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80043c6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d045      	beq.n	800445a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <osThreadNew+0x48>
        name = attr->name;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d002      	beq.n	80043ea <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	699b      	ldr	r3, [r3, #24]
 80043e8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d008      	beq.n	8004402 <osThreadNew+0x6e>
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	2b38      	cmp	r3, #56	@ 0x38
 80043f4:	d805      	bhi.n	8004402 <osThreadNew+0x6e>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <osThreadNew+0x72>
        return (NULL);
 8004402:	2300      	movs	r3, #0
 8004404:	e054      	b.n	80044b0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	089b      	lsrs	r3, r3, #2
 8004414:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00e      	beq.n	800443c <osThreadNew+0xa8>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	2ba7      	cmp	r3, #167	@ 0xa7
 8004424:	d90a      	bls.n	800443c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800442a:	2b00      	cmp	r3, #0
 800442c:	d006      	beq.n	800443c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d002      	beq.n	800443c <osThreadNew+0xa8>
        mem = 1;
 8004436:	2301      	movs	r3, #1
 8004438:	61bb      	str	r3, [r7, #24]
 800443a:	e010      	b.n	800445e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d10c      	bne.n	800445e <osThreadNew+0xca>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d108      	bne.n	800445e <osThreadNew+0xca>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	691b      	ldr	r3, [r3, #16]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d104      	bne.n	800445e <osThreadNew+0xca>
          mem = 0;
 8004454:	2300      	movs	r3, #0
 8004456:	61bb      	str	r3, [r7, #24]
 8004458:	e001      	b.n	800445e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800445a:	2300      	movs	r3, #0
 800445c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d110      	bne.n	8004486 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800446c:	9202      	str	r2, [sp, #8]
 800446e:	9301      	str	r3, [sp, #4]
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	6a3a      	ldr	r2, [r7, #32]
 8004478:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	f001 fafe 	bl	8005a7c <xTaskCreateStatic>
 8004480:	4603      	mov	r3, r0
 8004482:	613b      	str	r3, [r7, #16]
 8004484:	e013      	b.n	80044ae <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d110      	bne.n	80044ae <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	b29a      	uxth	r2, r3
 8004490:	f107 0310 	add.w	r3, r7, #16
 8004494:	9301      	str	r3, [sp, #4]
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f001 fb4c 	bl	8005b3c <xTaskCreate>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d001      	beq.n	80044ae <osThreadNew+0x11a>
            hTask = NULL;
 80044aa:	2300      	movs	r3, #0
 80044ac:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80044ae:	693b      	ldr	r3, [r7, #16]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3728      	adds	r7, #40	@ 0x28
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044c0:	f3ef 8305 	mrs	r3, IPSR
 80044c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80044c6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d003      	beq.n	80044d4 <osDelay+0x1c>
    stat = osErrorISR;
 80044cc:	f06f 0305 	mvn.w	r3, #5
 80044d0:	60fb      	str	r3, [r7, #12]
 80044d2:	e007      	b.n	80044e4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80044d4:	2300      	movs	r3, #0
 80044d6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d002      	beq.n	80044e4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f001 fc8a 	bl	8005df8 <vTaskDelay>
    }
  }

  return (stat);
 80044e4:	68fb      	ldr	r3, [r7, #12]
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b086      	sub	sp, #24
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80044f6:	2300      	movs	r3, #0
 80044f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044fa:	f3ef 8305 	mrs	r3, IPSR
 80044fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8004500:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8004502:	2b00      	cmp	r3, #0
 8004504:	d12d      	bne.n	8004562 <osEventFlagsNew+0x74>
    mem = -1;
 8004506:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800450a:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d015      	beq.n	800453e <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d006      	beq.n	8004528 <osEventFlagsNew+0x3a>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	2b1f      	cmp	r3, #31
 8004520:	d902      	bls.n	8004528 <osEventFlagsNew+0x3a>
        mem = 1;
 8004522:	2301      	movs	r3, #1
 8004524:	613b      	str	r3, [r7, #16]
 8004526:	e00c      	b.n	8004542 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d108      	bne.n	8004542 <osEventFlagsNew+0x54>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d104      	bne.n	8004542 <osEventFlagsNew+0x54>
          mem = 0;
 8004538:	2300      	movs	r3, #0
 800453a:	613b      	str	r3, [r7, #16]
 800453c:	e001      	b.n	8004542 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800453e:	2300      	movs	r3, #0
 8004540:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	2b01      	cmp	r3, #1
 8004546:	d106      	bne.n	8004556 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	4618      	mov	r0, r3
 800454e:	f000 f961 	bl	8004814 <xEventGroupCreateStatic>
 8004552:	6178      	str	r0, [r7, #20]
 8004554:	e005      	b.n	8004562 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d102      	bne.n	8004562 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800455c:	f000 f993 	bl	8004886 <xEventGroupCreate>
 8004560:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8004562:	697b      	ldr	r3, [r7, #20]
}
 8004564:	4618      	mov	r0, r3
 8004566:	3718      	adds	r7, #24
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800456c:	b580      	push	{r7, lr}
 800456e:	b08a      	sub	sp, #40	@ 0x28
 8004570:	af02      	add	r7, sp, #8
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004578:	2300      	movs	r3, #0
 800457a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800457c:	f3ef 8305 	mrs	r3, IPSR
 8004580:	613b      	str	r3, [r7, #16]
  return(result);
 8004582:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004584:	2b00      	cmp	r3, #0
 8004586:	d175      	bne.n	8004674 <osSemaphoreNew+0x108>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d072      	beq.n	8004674 <osSemaphoreNew+0x108>
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	429a      	cmp	r2, r3
 8004594:	d86e      	bhi.n	8004674 <osSemaphoreNew+0x108>
    mem = -1;
 8004596:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800459a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d015      	beq.n	80045ce <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d006      	beq.n	80045b8 <osSemaphoreNew+0x4c>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	2b4f      	cmp	r3, #79	@ 0x4f
 80045b0:	d902      	bls.n	80045b8 <osSemaphoreNew+0x4c>
        mem = 1;
 80045b2:	2301      	movs	r3, #1
 80045b4:	61bb      	str	r3, [r7, #24]
 80045b6:	e00c      	b.n	80045d2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d108      	bne.n	80045d2 <osSemaphoreNew+0x66>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d104      	bne.n	80045d2 <osSemaphoreNew+0x66>
          mem = 0;
 80045c8:	2300      	movs	r3, #0
 80045ca:	61bb      	str	r3, [r7, #24]
 80045cc:	e001      	b.n	80045d2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80045ce:	2300      	movs	r3, #0
 80045d0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045d8:	d04c      	beq.n	8004674 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d128      	bne.n	8004632 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d10a      	bne.n	80045fc <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	2203      	movs	r2, #3
 80045ec:	9200      	str	r2, [sp, #0]
 80045ee:	2200      	movs	r2, #0
 80045f0:	2100      	movs	r1, #0
 80045f2:	2001      	movs	r0, #1
 80045f4:	f000 fa80 	bl	8004af8 <xQueueGenericCreateStatic>
 80045f8:	61f8      	str	r0, [r7, #28]
 80045fa:	e005      	b.n	8004608 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80045fc:	2203      	movs	r2, #3
 80045fe:	2100      	movs	r1, #0
 8004600:	2001      	movs	r0, #1
 8004602:	f000 faf6 	bl	8004bf2 <xQueueGenericCreate>
 8004606:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d022      	beq.n	8004654 <osSemaphoreNew+0xe8>
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d01f      	beq.n	8004654 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004614:	2300      	movs	r3, #0
 8004616:	2200      	movs	r2, #0
 8004618:	2100      	movs	r1, #0
 800461a:	69f8      	ldr	r0, [r7, #28]
 800461c:	f000 fbb6 	bl	8004d8c <xQueueGenericSend>
 8004620:	4603      	mov	r3, r0
 8004622:	2b01      	cmp	r3, #1
 8004624:	d016      	beq.n	8004654 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004626:	69f8      	ldr	r0, [r7, #28]
 8004628:	f001 f854 	bl	80056d4 <vQueueDelete>
            hSemaphore = NULL;
 800462c:	2300      	movs	r3, #0
 800462e:	61fb      	str	r3, [r7, #28]
 8004630:	e010      	b.n	8004654 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d108      	bne.n	800464a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	461a      	mov	r2, r3
 800463e:	68b9      	ldr	r1, [r7, #8]
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f000 fb34 	bl	8004cae <xQueueCreateCountingSemaphoreStatic>
 8004646:	61f8      	str	r0, [r7, #28]
 8004648:	e004      	b.n	8004654 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800464a:	68b9      	ldr	r1, [r7, #8]
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f000 fb67 	bl	8004d20 <xQueueCreateCountingSemaphore>
 8004652:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00c      	beq.n	8004674 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d003      	beq.n	8004668 <osSemaphoreNew+0xfc>
          name = attr->name;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	617b      	str	r3, [r7, #20]
 8004666:	e001      	b.n	800466c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8004668:	2300      	movs	r3, #0
 800466a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800466c:	6979      	ldr	r1, [r7, #20]
 800466e:	69f8      	ldr	r0, [r7, #28]
 8004670:	f001 f97c 	bl	800596c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004674:	69fb      	ldr	r3, [r7, #28]
}
 8004676:	4618      	mov	r0, r3
 8004678:	3720      	adds	r7, #32
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
	...

08004680 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800468e:	2300      	movs	r3, #0
 8004690:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d103      	bne.n	80046a0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8004698:	f06f 0303 	mvn.w	r3, #3
 800469c:	617b      	str	r3, [r7, #20]
 800469e:	e039      	b.n	8004714 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046a0:	f3ef 8305 	mrs	r3, IPSR
 80046a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80046a6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d022      	beq.n	80046f2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d003      	beq.n	80046ba <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80046b2:	f06f 0303 	mvn.w	r3, #3
 80046b6:	617b      	str	r3, [r7, #20]
 80046b8:	e02c      	b.n	8004714 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80046ba:	2300      	movs	r3, #0
 80046bc:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80046be:	f107 0308 	add.w	r3, r7, #8
 80046c2:	461a      	mov	r2, r3
 80046c4:	2100      	movs	r1, #0
 80046c6:	6938      	ldr	r0, [r7, #16]
 80046c8:	f000 ff82 	bl	80055d0 <xQueueReceiveFromISR>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d003      	beq.n	80046da <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80046d2:	f06f 0302 	mvn.w	r3, #2
 80046d6:	617b      	str	r3, [r7, #20]
 80046d8:	e01c      	b.n	8004714 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d019      	beq.n	8004714 <osSemaphoreAcquire+0x94>
 80046e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004720 <osSemaphoreAcquire+0xa0>)
 80046e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046e6:	601a      	str	r2, [r3, #0]
 80046e8:	f3bf 8f4f 	dsb	sy
 80046ec:	f3bf 8f6f 	isb	sy
 80046f0:	e010      	b.n	8004714 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80046f2:	6839      	ldr	r1, [r7, #0]
 80046f4:	6938      	ldr	r0, [r7, #16]
 80046f6:	f000 fe5b 	bl	80053b0 <xQueueSemaphoreTake>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d009      	beq.n	8004714 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8004706:	f06f 0301 	mvn.w	r3, #1
 800470a:	617b      	str	r3, [r7, #20]
 800470c:	e002      	b.n	8004714 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800470e:	f06f 0302 	mvn.w	r3, #2
 8004712:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004714:	697b      	ldr	r3, [r7, #20]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	e000ed04 	.word	0xe000ed04

08004724 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004730:	2300      	movs	r3, #0
 8004732:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d103      	bne.n	8004742 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800473a:	f06f 0303 	mvn.w	r3, #3
 800473e:	617b      	str	r3, [r7, #20]
 8004740:	e02c      	b.n	800479c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004742:	f3ef 8305 	mrs	r3, IPSR
 8004746:	60fb      	str	r3, [r7, #12]
  return(result);
 8004748:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800474a:	2b00      	cmp	r3, #0
 800474c:	d01a      	beq.n	8004784 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800474e:	2300      	movs	r3, #0
 8004750:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004752:	f107 0308 	add.w	r3, r7, #8
 8004756:	4619      	mov	r1, r3
 8004758:	6938      	ldr	r0, [r7, #16]
 800475a:	f000 fcb7 	bl	80050cc <xQueueGiveFromISR>
 800475e:	4603      	mov	r3, r0
 8004760:	2b01      	cmp	r3, #1
 8004762:	d003      	beq.n	800476c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8004764:	f06f 0302 	mvn.w	r3, #2
 8004768:	617b      	str	r3, [r7, #20]
 800476a:	e017      	b.n	800479c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d014      	beq.n	800479c <osSemaphoreRelease+0x78>
 8004772:	4b0d      	ldr	r3, [pc, #52]	@ (80047a8 <osSemaphoreRelease+0x84>)
 8004774:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	f3bf 8f4f 	dsb	sy
 800477e:	f3bf 8f6f 	isb	sy
 8004782:	e00b      	b.n	800479c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004784:	2300      	movs	r3, #0
 8004786:	2200      	movs	r2, #0
 8004788:	2100      	movs	r1, #0
 800478a:	6938      	ldr	r0, [r7, #16]
 800478c:	f000 fafe 	bl	8004d8c <xQueueGenericSend>
 8004790:	4603      	mov	r3, r0
 8004792:	2b01      	cmp	r3, #1
 8004794:	d002      	beq.n	800479c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8004796:	f06f 0302 	mvn.w	r3, #2
 800479a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800479c:	697b      	ldr	r3, [r7, #20]
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3718      	adds	r7, #24
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	e000ed04 	.word	0xe000ed04

080047ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	4a07      	ldr	r2, [pc, #28]	@ (80047d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80047bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	4a06      	ldr	r2, [pc, #24]	@ (80047dc <vApplicationGetIdleTaskMemory+0x30>)
 80047c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2280      	movs	r2, #128	@ 0x80
 80047c8:	601a      	str	r2, [r3, #0]
}
 80047ca:	bf00      	nop
 80047cc:	3714      	adds	r7, #20
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	20000678 	.word	0x20000678
 80047dc:	20000720 	.word	0x20000720

080047e0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80047e0:	b480      	push	{r7}
 80047e2:	b085      	sub	sp, #20
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4a07      	ldr	r2, [pc, #28]	@ (800480c <vApplicationGetTimerTaskMemory+0x2c>)
 80047f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	4a06      	ldr	r2, [pc, #24]	@ (8004810 <vApplicationGetTimerTaskMemory+0x30>)
 80047f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047fe:	601a      	str	r2, [r3, #0]
}
 8004800:	bf00      	nop
 8004802:	3714      	adds	r7, #20
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr
 800480c:	20000920 	.word	0x20000920
 8004810:	200009c8 	.word	0x200009c8

08004814 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d10b      	bne.n	800483a <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004826:	f383 8811 	msr	BASEPRI, r3
 800482a:	f3bf 8f6f 	isb	sy
 800482e:	f3bf 8f4f 	dsb	sy
 8004832:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004834:	bf00      	nop
 8004836:	bf00      	nop
 8004838:	e7fd      	b.n	8004836 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800483a:	2320      	movs	r3, #32
 800483c:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b20      	cmp	r3, #32
 8004842:	d00b      	beq.n	800485c <xEventGroupCreateStatic+0x48>
	__asm volatile
 8004844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004848:	f383 8811 	msr	BASEPRI, r3
 800484c:	f3bf 8f6f 	isb	sy
 8004850:	f3bf 8f4f 	dsb	sy
 8004854:	60fb      	str	r3, [r7, #12]
}
 8004856:	bf00      	nop
 8004858:	bf00      	nop
 800485a:	e7fd      	b.n	8004858 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	2200      	movs	r2, #0
 800486a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	3304      	adds	r3, #4
 8004870:	4618      	mov	r0, r3
 8004872:	f000 f822 	bl	80048ba <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	2201      	movs	r2, #1
 800487a:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800487c:	697b      	ldr	r3, [r7, #20]
	}
 800487e:	4618      	mov	r0, r3
 8004880:	3718      	adds	r7, #24
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}

08004886 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8004886:	b580      	push	{r7, lr}
 8004888:	b082      	sub	sp, #8
 800488a:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800488c:	2020      	movs	r0, #32
 800488e:	f002 fedd 	bl	800764c <pvPortMalloc>
 8004892:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00a      	beq.n	80048b0 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	3304      	adds	r3, #4
 80048a4:	4618      	mov	r0, r3
 80048a6:	f000 f808 	bl	80048ba <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80048b0:	687b      	ldr	r3, [r7, #4]
	}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3708      	adds	r7, #8
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f103 0208 	add.w	r2, r3, #8
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80048d2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f103 0208 	add.w	r2, r3, #8
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f103 0208 	add.w	r2, r3, #8
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80048ee:	bf00      	nop
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr

080048fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80048fa:	b480      	push	{r7}
 80048fc:	b083      	sub	sp, #12
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	683a      	ldr	r2, [r7, #0]
 8004938:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	683a      	ldr	r2, [r7, #0]
 800493e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	1c5a      	adds	r2, r3, #1
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	601a      	str	r2, [r3, #0]
}
 8004950:	bf00      	nop
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800495c:	b480      	push	{r7}
 800495e:	b085      	sub	sp, #20
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004972:	d103      	bne.n	800497c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	691b      	ldr	r3, [r3, #16]
 8004978:	60fb      	str	r3, [r7, #12]
 800497a:	e00c      	b.n	8004996 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	3308      	adds	r3, #8
 8004980:	60fb      	str	r3, [r7, #12]
 8004982:	e002      	b.n	800498a <vListInsert+0x2e>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	60fb      	str	r3, [r7, #12]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68ba      	ldr	r2, [r7, #8]
 8004992:	429a      	cmp	r2, r3
 8004994:	d2f6      	bcs.n	8004984 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	601a      	str	r2, [r3, #0]
}
 80049c2:	bf00      	nop
 80049c4:	3714      	adds	r7, #20
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr

080049ce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80049ce:	b480      	push	{r7}
 80049d0:	b085      	sub	sp, #20
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	6892      	ldr	r2, [r2, #8]
 80049e4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	6852      	ldr	r2, [r2, #4]
 80049ee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d103      	bne.n	8004a02 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	1e5a      	subs	r2, r3, #1
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3714      	adds	r7, #20
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
	...

08004a24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d10b      	bne.n	8004a50 <xQueueGenericReset+0x2c>
	__asm volatile
 8004a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a3c:	f383 8811 	msr	BASEPRI, r3
 8004a40:	f3bf 8f6f 	isb	sy
 8004a44:	f3bf 8f4f 	dsb	sy
 8004a48:	60bb      	str	r3, [r7, #8]
}
 8004a4a:	bf00      	nop
 8004a4c:	bf00      	nop
 8004a4e:	e7fd      	b.n	8004a4c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004a50:	f002 fcda 	bl	8007408 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a5c:	68f9      	ldr	r1, [r7, #12]
 8004a5e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a60:	fb01 f303 	mul.w	r3, r1, r3
 8004a64:	441a      	add	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a80:	3b01      	subs	r3, #1
 8004a82:	68f9      	ldr	r1, [r7, #12]
 8004a84:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a86:	fb01 f303 	mul.w	r3, r1, r3
 8004a8a:	441a      	add	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	22ff      	movs	r2, #255	@ 0xff
 8004a94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	22ff      	movs	r2, #255	@ 0xff
 8004a9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d114      	bne.n	8004ad0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d01a      	beq.n	8004ae4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	3310      	adds	r3, #16
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f001 fc74 	bl	80063a0 <xTaskRemoveFromEventList>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d012      	beq.n	8004ae4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004abe:	4b0d      	ldr	r3, [pc, #52]	@ (8004af4 <xQueueGenericReset+0xd0>)
 8004ac0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ac4:	601a      	str	r2, [r3, #0]
 8004ac6:	f3bf 8f4f 	dsb	sy
 8004aca:	f3bf 8f6f 	isb	sy
 8004ace:	e009      	b.n	8004ae4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	3310      	adds	r3, #16
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7ff fef0 	bl	80048ba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	3324      	adds	r3, #36	@ 0x24
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7ff feeb 	bl	80048ba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004ae4:	f002 fcc2 	bl	800746c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ae8:	2301      	movs	r3, #1
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	e000ed04 	.word	0xe000ed04

08004af8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b08e      	sub	sp, #56	@ 0x38
 8004afc:	af02      	add	r7, sp, #8
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
 8004b04:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d10b      	bne.n	8004b24 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b10:	f383 8811 	msr	BASEPRI, r3
 8004b14:	f3bf 8f6f 	isb	sy
 8004b18:	f3bf 8f4f 	dsb	sy
 8004b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004b1e:	bf00      	nop
 8004b20:	bf00      	nop
 8004b22:	e7fd      	b.n	8004b20 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10b      	bne.n	8004b42 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b3c:	bf00      	nop
 8004b3e:	bf00      	nop
 8004b40:	e7fd      	b.n	8004b3e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d002      	beq.n	8004b4e <xQueueGenericCreateStatic+0x56>
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d001      	beq.n	8004b52 <xQueueGenericCreateStatic+0x5a>
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e000      	b.n	8004b54 <xQueueGenericCreateStatic+0x5c>
 8004b52:	2300      	movs	r3, #0
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d10b      	bne.n	8004b70 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b5c:	f383 8811 	msr	BASEPRI, r3
 8004b60:	f3bf 8f6f 	isb	sy
 8004b64:	f3bf 8f4f 	dsb	sy
 8004b68:	623b      	str	r3, [r7, #32]
}
 8004b6a:	bf00      	nop
 8004b6c:	bf00      	nop
 8004b6e:	e7fd      	b.n	8004b6c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d102      	bne.n	8004b7c <xQueueGenericCreateStatic+0x84>
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d101      	bne.n	8004b80 <xQueueGenericCreateStatic+0x88>
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e000      	b.n	8004b82 <xQueueGenericCreateStatic+0x8a>
 8004b80:	2300      	movs	r3, #0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10b      	bne.n	8004b9e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b8a:	f383 8811 	msr	BASEPRI, r3
 8004b8e:	f3bf 8f6f 	isb	sy
 8004b92:	f3bf 8f4f 	dsb	sy
 8004b96:	61fb      	str	r3, [r7, #28]
}
 8004b98:	bf00      	nop
 8004b9a:	bf00      	nop
 8004b9c:	e7fd      	b.n	8004b9a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004b9e:	2350      	movs	r3, #80	@ 0x50
 8004ba0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	2b50      	cmp	r3, #80	@ 0x50
 8004ba6:	d00b      	beq.n	8004bc0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bac:	f383 8811 	msr	BASEPRI, r3
 8004bb0:	f3bf 8f6f 	isb	sy
 8004bb4:	f3bf 8f4f 	dsb	sy
 8004bb8:	61bb      	str	r3, [r7, #24]
}
 8004bba:	bf00      	nop
 8004bbc:	bf00      	nop
 8004bbe:	e7fd      	b.n	8004bbc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004bc0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00d      	beq.n	8004be8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004bd4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bda:	9300      	str	r3, [sp, #0]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	68b9      	ldr	r1, [r7, #8]
 8004be2:	68f8      	ldr	r0, [r7, #12]
 8004be4:	f000 f840 	bl	8004c68 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3730      	adds	r7, #48	@ 0x30
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b08a      	sub	sp, #40	@ 0x28
 8004bf6:	af02      	add	r7, sp, #8
 8004bf8:	60f8      	str	r0, [r7, #12]
 8004bfa:	60b9      	str	r1, [r7, #8]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10b      	bne.n	8004c1e <xQueueGenericCreate+0x2c>
	__asm volatile
 8004c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c0a:	f383 8811 	msr	BASEPRI, r3
 8004c0e:	f3bf 8f6f 	isb	sy
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	613b      	str	r3, [r7, #16]
}
 8004c18:	bf00      	nop
 8004c1a:	bf00      	nop
 8004c1c:	e7fd      	b.n	8004c1a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	fb02 f303 	mul.w	r3, r2, r3
 8004c26:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004c28:	69fb      	ldr	r3, [r7, #28]
 8004c2a:	3350      	adds	r3, #80	@ 0x50
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f002 fd0d 	bl	800764c <pvPortMalloc>
 8004c32:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d011      	beq.n	8004c5e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	3350      	adds	r3, #80	@ 0x50
 8004c42:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004c4c:	79fa      	ldrb	r2, [r7, #7]
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	9300      	str	r3, [sp, #0]
 8004c52:	4613      	mov	r3, r2
 8004c54:	697a      	ldr	r2, [r7, #20]
 8004c56:	68b9      	ldr	r1, [r7, #8]
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f000 f805 	bl	8004c68 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c5e:	69bb      	ldr	r3, [r7, #24]
	}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3720      	adds	r7, #32
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	607a      	str	r2, [r7, #4]
 8004c74:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d103      	bne.n	8004c84 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	601a      	str	r2, [r3, #0]
 8004c82:	e002      	b.n	8004c8a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004c90:	69bb      	ldr	r3, [r7, #24]
 8004c92:	68ba      	ldr	r2, [r7, #8]
 8004c94:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004c96:	2101      	movs	r1, #1
 8004c98:	69b8      	ldr	r0, [r7, #24]
 8004c9a:	f7ff fec3 	bl	8004a24 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	78fa      	ldrb	r2, [r7, #3]
 8004ca2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004ca6:	bf00      	nop
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}

08004cae <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b08a      	sub	sp, #40	@ 0x28
 8004cb2:	af02      	add	r7, sp, #8
 8004cb4:	60f8      	str	r0, [r7, #12]
 8004cb6:	60b9      	str	r1, [r7, #8]
 8004cb8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10b      	bne.n	8004cd8 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8004cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc4:	f383 8811 	msr	BASEPRI, r3
 8004cc8:	f3bf 8f6f 	isb	sy
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	61bb      	str	r3, [r7, #24]
}
 8004cd2:	bf00      	nop
 8004cd4:	bf00      	nop
 8004cd6:	e7fd      	b.n	8004cd4 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d90b      	bls.n	8004cf8 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8004ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	617b      	str	r3, [r7, #20]
}
 8004cf2:	bf00      	nop
 8004cf4:	bf00      	nop
 8004cf6:	e7fd      	b.n	8004cf4 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	9300      	str	r3, [sp, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	2100      	movs	r1, #0
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f7ff fef8 	bl	8004af8 <xQueueGenericCreateStatic>
 8004d08:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d002      	beq.n	8004d16 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	68ba      	ldr	r2, [r7, #8]
 8004d14:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004d16:	69fb      	ldr	r3, [r7, #28]
	}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3720      	adds	r7, #32
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b086      	sub	sp, #24
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d10b      	bne.n	8004d48 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8004d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d34:	f383 8811 	msr	BASEPRI, r3
 8004d38:	f3bf 8f6f 	isb	sy
 8004d3c:	f3bf 8f4f 	dsb	sy
 8004d40:	613b      	str	r3, [r7, #16]
}
 8004d42:	bf00      	nop
 8004d44:	bf00      	nop
 8004d46:	e7fd      	b.n	8004d44 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d90b      	bls.n	8004d68 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8004d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d54:	f383 8811 	msr	BASEPRI, r3
 8004d58:	f3bf 8f6f 	isb	sy
 8004d5c:	f3bf 8f4f 	dsb	sy
 8004d60:	60fb      	str	r3, [r7, #12]
}
 8004d62:	bf00      	nop
 8004d64:	bf00      	nop
 8004d66:	e7fd      	b.n	8004d64 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004d68:	2202      	movs	r2, #2
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f7ff ff40 	bl	8004bf2 <xQueueGenericCreate>
 8004d72:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d002      	beq.n	8004d80 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	683a      	ldr	r2, [r7, #0]
 8004d7e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004d80:	697b      	ldr	r3, [r7, #20]
	}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3718      	adds	r7, #24
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
	...

08004d8c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b08e      	sub	sp, #56	@ 0x38
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
 8004d98:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d10b      	bne.n	8004dc0 <xQueueGenericSend+0x34>
	__asm volatile
 8004da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dac:	f383 8811 	msr	BASEPRI, r3
 8004db0:	f3bf 8f6f 	isb	sy
 8004db4:	f3bf 8f4f 	dsb	sy
 8004db8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004dba:	bf00      	nop
 8004dbc:	bf00      	nop
 8004dbe:	e7fd      	b.n	8004dbc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d103      	bne.n	8004dce <xQueueGenericSend+0x42>
 8004dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <xQueueGenericSend+0x46>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e000      	b.n	8004dd4 <xQueueGenericSend+0x48>
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d10b      	bne.n	8004df0 <xQueueGenericSend+0x64>
	__asm volatile
 8004dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ddc:	f383 8811 	msr	BASEPRI, r3
 8004de0:	f3bf 8f6f 	isb	sy
 8004de4:	f3bf 8f4f 	dsb	sy
 8004de8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004dea:	bf00      	nop
 8004dec:	bf00      	nop
 8004dee:	e7fd      	b.n	8004dec <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d103      	bne.n	8004dfe <xQueueGenericSend+0x72>
 8004df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d101      	bne.n	8004e02 <xQueueGenericSend+0x76>
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e000      	b.n	8004e04 <xQueueGenericSend+0x78>
 8004e02:	2300      	movs	r3, #0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d10b      	bne.n	8004e20 <xQueueGenericSend+0x94>
	__asm volatile
 8004e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0c:	f383 8811 	msr	BASEPRI, r3
 8004e10:	f3bf 8f6f 	isb	sy
 8004e14:	f3bf 8f4f 	dsb	sy
 8004e18:	623b      	str	r3, [r7, #32]
}
 8004e1a:	bf00      	nop
 8004e1c:	bf00      	nop
 8004e1e:	e7fd      	b.n	8004e1c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e20:	f001 fc84 	bl	800672c <xTaskGetSchedulerState>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d102      	bne.n	8004e30 <xQueueGenericSend+0xa4>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <xQueueGenericSend+0xa8>
 8004e30:	2301      	movs	r3, #1
 8004e32:	e000      	b.n	8004e36 <xQueueGenericSend+0xaa>
 8004e34:	2300      	movs	r3, #0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10b      	bne.n	8004e52 <xQueueGenericSend+0xc6>
	__asm volatile
 8004e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e3e:	f383 8811 	msr	BASEPRI, r3
 8004e42:	f3bf 8f6f 	isb	sy
 8004e46:	f3bf 8f4f 	dsb	sy
 8004e4a:	61fb      	str	r3, [r7, #28]
}
 8004e4c:	bf00      	nop
 8004e4e:	bf00      	nop
 8004e50:	e7fd      	b.n	8004e4e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e52:	f002 fad9 	bl	8007408 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d302      	bcc.n	8004e68 <xQueueGenericSend+0xdc>
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d129      	bne.n	8004ebc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	68b9      	ldr	r1, [r7, #8]
 8004e6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e6e:	f000 fc6d 	bl	800574c <prvCopyDataToQueue>
 8004e72:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d010      	beq.n	8004e9e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e7e:	3324      	adds	r3, #36	@ 0x24
 8004e80:	4618      	mov	r0, r3
 8004e82:	f001 fa8d 	bl	80063a0 <xTaskRemoveFromEventList>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d013      	beq.n	8004eb4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004e8c:	4b3f      	ldr	r3, [pc, #252]	@ (8004f8c <xQueueGenericSend+0x200>)
 8004e8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e92:	601a      	str	r2, [r3, #0]
 8004e94:	f3bf 8f4f 	dsb	sy
 8004e98:	f3bf 8f6f 	isb	sy
 8004e9c:	e00a      	b.n	8004eb4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d007      	beq.n	8004eb4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004ea4:	4b39      	ldr	r3, [pc, #228]	@ (8004f8c <xQueueGenericSend+0x200>)
 8004ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004eaa:	601a      	str	r2, [r3, #0]
 8004eac:	f3bf 8f4f 	dsb	sy
 8004eb0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004eb4:	f002 fada 	bl	800746c <vPortExitCritical>
				return pdPASS;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e063      	b.n	8004f84 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d103      	bne.n	8004eca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ec2:	f002 fad3 	bl	800746c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	e05c      	b.n	8004f84 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d106      	bne.n	8004ede <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ed0:	f107 0314 	add.w	r3, r7, #20
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f001 fac7 	bl	8006468 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004eda:	2301      	movs	r3, #1
 8004edc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ede:	f002 fac5 	bl	800746c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ee2:	f001 f82f 	bl	8005f44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ee6:	f002 fa8f 	bl	8007408 <vPortEnterCritical>
 8004eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ef0:	b25b      	sxtb	r3, r3
 8004ef2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ef6:	d103      	bne.n	8004f00 <xQueueGenericSend+0x174>
 8004ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f06:	b25b      	sxtb	r3, r3
 8004f08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f0c:	d103      	bne.n	8004f16 <xQueueGenericSend+0x18a>
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f16:	f002 faa9 	bl	800746c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f1a:	1d3a      	adds	r2, r7, #4
 8004f1c:	f107 0314 	add.w	r3, r7, #20
 8004f20:	4611      	mov	r1, r2
 8004f22:	4618      	mov	r0, r3
 8004f24:	f001 fab6 	bl	8006494 <xTaskCheckForTimeOut>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d124      	bne.n	8004f78 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f2e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f30:	f000 fd04 	bl	800593c <prvIsQueueFull>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d018      	beq.n	8004f6c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3c:	3310      	adds	r3, #16
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	4611      	mov	r1, r2
 8004f42:	4618      	mov	r0, r3
 8004f44:	f001 f9da 	bl	80062fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004f48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f4a:	f000 fc8f 	bl	800586c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004f4e:	f001 f807 	bl	8005f60 <xTaskResumeAll>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f47f af7c 	bne.w	8004e52 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f8c <xQueueGenericSend+0x200>)
 8004f5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	f3bf 8f4f 	dsb	sy
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	e772      	b.n	8004e52 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004f6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f6e:	f000 fc7d 	bl	800586c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f72:	f000 fff5 	bl	8005f60 <xTaskResumeAll>
 8004f76:	e76c      	b.n	8004e52 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004f78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f7a:	f000 fc77 	bl	800586c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f7e:	f000 ffef 	bl	8005f60 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004f82:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3738      	adds	r7, #56	@ 0x38
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	e000ed04 	.word	0xe000ed04

08004f90 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b090      	sub	sp, #64	@ 0x40
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
 8004f9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d10b      	bne.n	8004fc0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fac:	f383 8811 	msr	BASEPRI, r3
 8004fb0:	f3bf 8f6f 	isb	sy
 8004fb4:	f3bf 8f4f 	dsb	sy
 8004fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004fba:	bf00      	nop
 8004fbc:	bf00      	nop
 8004fbe:	e7fd      	b.n	8004fbc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d103      	bne.n	8004fce <xQueueGenericSendFromISR+0x3e>
 8004fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <xQueueGenericSendFromISR+0x42>
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e000      	b.n	8004fd4 <xQueueGenericSendFromISR+0x44>
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d10b      	bne.n	8004ff0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fdc:	f383 8811 	msr	BASEPRI, r3
 8004fe0:	f3bf 8f6f 	isb	sy
 8004fe4:	f3bf 8f4f 	dsb	sy
 8004fe8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004fea:	bf00      	nop
 8004fec:	bf00      	nop
 8004fee:	e7fd      	b.n	8004fec <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d103      	bne.n	8004ffe <xQueueGenericSendFromISR+0x6e>
 8004ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <xQueueGenericSendFromISR+0x72>
 8004ffe:	2301      	movs	r3, #1
 8005000:	e000      	b.n	8005004 <xQueueGenericSendFromISR+0x74>
 8005002:	2300      	movs	r3, #0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d10b      	bne.n	8005020 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800500c:	f383 8811 	msr	BASEPRI, r3
 8005010:	f3bf 8f6f 	isb	sy
 8005014:	f3bf 8f4f 	dsb	sy
 8005018:	623b      	str	r3, [r7, #32]
}
 800501a:	bf00      	nop
 800501c:	bf00      	nop
 800501e:	e7fd      	b.n	800501c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005020:	f002 fad2 	bl	80075c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005024:	f3ef 8211 	mrs	r2, BASEPRI
 8005028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800502c:	f383 8811 	msr	BASEPRI, r3
 8005030:	f3bf 8f6f 	isb	sy
 8005034:	f3bf 8f4f 	dsb	sy
 8005038:	61fa      	str	r2, [r7, #28]
 800503a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800503c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800503e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005042:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005048:	429a      	cmp	r2, r3
 800504a:	d302      	bcc.n	8005052 <xQueueGenericSendFromISR+0xc2>
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	2b02      	cmp	r3, #2
 8005050:	d12f      	bne.n	80050b2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005054:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005058:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800505c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005060:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005062:	683a      	ldr	r2, [r7, #0]
 8005064:	68b9      	ldr	r1, [r7, #8]
 8005066:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005068:	f000 fb70 	bl	800574c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800506c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005070:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005074:	d112      	bne.n	800509c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507a:	2b00      	cmp	r3, #0
 800507c:	d016      	beq.n	80050ac <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800507e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005080:	3324      	adds	r3, #36	@ 0x24
 8005082:	4618      	mov	r0, r3
 8005084:	f001 f98c 	bl	80063a0 <xTaskRemoveFromEventList>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00e      	beq.n	80050ac <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00b      	beq.n	80050ac <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	601a      	str	r2, [r3, #0]
 800509a:	e007      	b.n	80050ac <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800509c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80050a0:	3301      	adds	r3, #1
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	b25a      	sxtb	r2, r3
 80050a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80050ac:	2301      	movs	r3, #1
 80050ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80050b0:	e001      	b.n	80050b6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80050b2:	2300      	movs	r3, #0
 80050b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050b8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80050c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80050c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3740      	adds	r7, #64	@ 0x40
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b08e      	sub	sp, #56	@ 0x38
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80050da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d10b      	bne.n	80050f8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80050e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e4:	f383 8811 	msr	BASEPRI, r3
 80050e8:	f3bf 8f6f 	isb	sy
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	623b      	str	r3, [r7, #32]
}
 80050f2:	bf00      	nop
 80050f4:	bf00      	nop
 80050f6:	e7fd      	b.n	80050f4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80050f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00b      	beq.n	8005118 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	61fb      	str	r3, [r7, #28]
}
 8005112:	bf00      	nop
 8005114:	bf00      	nop
 8005116:	e7fd      	b.n	8005114 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d103      	bne.n	8005128 <xQueueGiveFromISR+0x5c>
 8005120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d101      	bne.n	800512c <xQueueGiveFromISR+0x60>
 8005128:	2301      	movs	r3, #1
 800512a:	e000      	b.n	800512e <xQueueGiveFromISR+0x62>
 800512c:	2300      	movs	r3, #0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10b      	bne.n	800514a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005136:	f383 8811 	msr	BASEPRI, r3
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	61bb      	str	r3, [r7, #24]
}
 8005144:	bf00      	nop
 8005146:	bf00      	nop
 8005148:	e7fd      	b.n	8005146 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800514a:	f002 fa3d 	bl	80075c8 <vPortValidateInterruptPriority>
	__asm volatile
 800514e:	f3ef 8211 	mrs	r2, BASEPRI
 8005152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005156:	f383 8811 	msr	BASEPRI, r3
 800515a:	f3bf 8f6f 	isb	sy
 800515e:	f3bf 8f4f 	dsb	sy
 8005162:	617a      	str	r2, [r7, #20]
 8005164:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005166:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005168:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800516a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800516e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005174:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005176:	429a      	cmp	r2, r3
 8005178:	d22b      	bcs.n	80051d2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800517a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005180:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005186:	1c5a      	adds	r2, r3, #1
 8005188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800518c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005190:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005194:	d112      	bne.n	80051bc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519a:	2b00      	cmp	r3, #0
 800519c:	d016      	beq.n	80051cc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800519e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a0:	3324      	adds	r3, #36	@ 0x24
 80051a2:	4618      	mov	r0, r3
 80051a4:	f001 f8fc 	bl	80063a0 <xTaskRemoveFromEventList>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00e      	beq.n	80051cc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d00b      	beq.n	80051cc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	2201      	movs	r2, #1
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	e007      	b.n	80051cc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80051bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051c0:	3301      	adds	r3, #1
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	b25a      	sxtb	r2, r3
 80051c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80051cc:	2301      	movs	r3, #1
 80051ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80051d0:	e001      	b.n	80051d6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80051d2:	2300      	movs	r3, #0
 80051d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80051d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051d8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f383 8811 	msr	BASEPRI, r3
}
 80051e0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80051e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3738      	adds	r7, #56	@ 0x38
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b08c      	sub	sp, #48	@ 0x30
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80051f8:	2300      	movs	r3, #0
 80051fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10b      	bne.n	800521e <xQueueReceive+0x32>
	__asm volatile
 8005206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520a:	f383 8811 	msr	BASEPRI, r3
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	623b      	str	r3, [r7, #32]
}
 8005218:	bf00      	nop
 800521a:	bf00      	nop
 800521c:	e7fd      	b.n	800521a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d103      	bne.n	800522c <xQueueReceive+0x40>
 8005224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <xQueueReceive+0x44>
 800522c:	2301      	movs	r3, #1
 800522e:	e000      	b.n	8005232 <xQueueReceive+0x46>
 8005230:	2300      	movs	r3, #0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10b      	bne.n	800524e <xQueueReceive+0x62>
	__asm volatile
 8005236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800523a:	f383 8811 	msr	BASEPRI, r3
 800523e:	f3bf 8f6f 	isb	sy
 8005242:	f3bf 8f4f 	dsb	sy
 8005246:	61fb      	str	r3, [r7, #28]
}
 8005248:	bf00      	nop
 800524a:	bf00      	nop
 800524c:	e7fd      	b.n	800524a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800524e:	f001 fa6d 	bl	800672c <xTaskGetSchedulerState>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d102      	bne.n	800525e <xQueueReceive+0x72>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d101      	bne.n	8005262 <xQueueReceive+0x76>
 800525e:	2301      	movs	r3, #1
 8005260:	e000      	b.n	8005264 <xQueueReceive+0x78>
 8005262:	2300      	movs	r3, #0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d10b      	bne.n	8005280 <xQueueReceive+0x94>
	__asm volatile
 8005268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800526c:	f383 8811 	msr	BASEPRI, r3
 8005270:	f3bf 8f6f 	isb	sy
 8005274:	f3bf 8f4f 	dsb	sy
 8005278:	61bb      	str	r3, [r7, #24]
}
 800527a:	bf00      	nop
 800527c:	bf00      	nop
 800527e:	e7fd      	b.n	800527c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005280:	f002 f8c2 	bl	8007408 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005288:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800528a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528c:	2b00      	cmp	r3, #0
 800528e:	d01f      	beq.n	80052d0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005290:	68b9      	ldr	r1, [r7, #8]
 8005292:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005294:	f000 fac4 	bl	8005820 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529a:	1e5a      	subs	r2, r3, #1
 800529c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800529e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00f      	beq.n	80052c8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052aa:	3310      	adds	r3, #16
 80052ac:	4618      	mov	r0, r3
 80052ae:	f001 f877 	bl	80063a0 <xTaskRemoveFromEventList>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d007      	beq.n	80052c8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80052b8:	4b3c      	ldr	r3, [pc, #240]	@ (80053ac <xQueueReceive+0x1c0>)
 80052ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052be:	601a      	str	r2, [r3, #0]
 80052c0:	f3bf 8f4f 	dsb	sy
 80052c4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80052c8:	f002 f8d0 	bl	800746c <vPortExitCritical>
				return pdPASS;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e069      	b.n	80053a4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d103      	bne.n	80052de <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80052d6:	f002 f8c9 	bl	800746c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80052da:	2300      	movs	r3, #0
 80052dc:	e062      	b.n	80053a4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d106      	bne.n	80052f2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052e4:	f107 0310 	add.w	r3, r7, #16
 80052e8:	4618      	mov	r0, r3
 80052ea:	f001 f8bd 	bl	8006468 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052ee:	2301      	movs	r3, #1
 80052f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052f2:	f002 f8bb 	bl	800746c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052f6:	f000 fe25 	bl	8005f44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052fa:	f002 f885 	bl	8007408 <vPortEnterCritical>
 80052fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005300:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005304:	b25b      	sxtb	r3, r3
 8005306:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800530a:	d103      	bne.n	8005314 <xQueueReceive+0x128>
 800530c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800530e:	2200      	movs	r2, #0
 8005310:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005316:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800531a:	b25b      	sxtb	r3, r3
 800531c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005320:	d103      	bne.n	800532a <xQueueReceive+0x13e>
 8005322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005324:	2200      	movs	r2, #0
 8005326:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800532a:	f002 f89f 	bl	800746c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800532e:	1d3a      	adds	r2, r7, #4
 8005330:	f107 0310 	add.w	r3, r7, #16
 8005334:	4611      	mov	r1, r2
 8005336:	4618      	mov	r0, r3
 8005338:	f001 f8ac 	bl	8006494 <xTaskCheckForTimeOut>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d123      	bne.n	800538a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005342:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005344:	f000 fae4 	bl	8005910 <prvIsQueueEmpty>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d017      	beq.n	800537e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800534e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005350:	3324      	adds	r3, #36	@ 0x24
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	4611      	mov	r1, r2
 8005356:	4618      	mov	r0, r3
 8005358:	f000 ffd0 	bl	80062fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800535c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800535e:	f000 fa85 	bl	800586c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005362:	f000 fdfd 	bl	8005f60 <xTaskResumeAll>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d189      	bne.n	8005280 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800536c:	4b0f      	ldr	r3, [pc, #60]	@ (80053ac <xQueueReceive+0x1c0>)
 800536e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005372:	601a      	str	r2, [r3, #0]
 8005374:	f3bf 8f4f 	dsb	sy
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	e780      	b.n	8005280 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800537e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005380:	f000 fa74 	bl	800586c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005384:	f000 fdec 	bl	8005f60 <xTaskResumeAll>
 8005388:	e77a      	b.n	8005280 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800538a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800538c:	f000 fa6e 	bl	800586c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005390:	f000 fde6 	bl	8005f60 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005394:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005396:	f000 fabb 	bl	8005910 <prvIsQueueEmpty>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	f43f af6f 	beq.w	8005280 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80053a2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3730      	adds	r7, #48	@ 0x30
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	e000ed04 	.word	0xe000ed04

080053b0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b08e      	sub	sp, #56	@ 0x38
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80053ba:	2300      	movs	r3, #0
 80053bc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80053c2:	2300      	movs	r3, #0
 80053c4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80053c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d10b      	bne.n	80053e4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80053cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d0:	f383 8811 	msr	BASEPRI, r3
 80053d4:	f3bf 8f6f 	isb	sy
 80053d8:	f3bf 8f4f 	dsb	sy
 80053dc:	623b      	str	r3, [r7, #32]
}
 80053de:	bf00      	nop
 80053e0:	bf00      	nop
 80053e2:	e7fd      	b.n	80053e0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80053e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00b      	beq.n	8005404 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80053ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f0:	f383 8811 	msr	BASEPRI, r3
 80053f4:	f3bf 8f6f 	isb	sy
 80053f8:	f3bf 8f4f 	dsb	sy
 80053fc:	61fb      	str	r3, [r7, #28]
}
 80053fe:	bf00      	nop
 8005400:	bf00      	nop
 8005402:	e7fd      	b.n	8005400 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005404:	f001 f992 	bl	800672c <xTaskGetSchedulerState>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d102      	bne.n	8005414 <xQueueSemaphoreTake+0x64>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d101      	bne.n	8005418 <xQueueSemaphoreTake+0x68>
 8005414:	2301      	movs	r3, #1
 8005416:	e000      	b.n	800541a <xQueueSemaphoreTake+0x6a>
 8005418:	2300      	movs	r3, #0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10b      	bne.n	8005436 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800541e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005422:	f383 8811 	msr	BASEPRI, r3
 8005426:	f3bf 8f6f 	isb	sy
 800542a:	f3bf 8f4f 	dsb	sy
 800542e:	61bb      	str	r3, [r7, #24]
}
 8005430:	bf00      	nop
 8005432:	bf00      	nop
 8005434:	e7fd      	b.n	8005432 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005436:	f001 ffe7 	bl	8007408 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800543a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800543c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800543e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005442:	2b00      	cmp	r3, #0
 8005444:	d024      	beq.n	8005490 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005448:	1e5a      	subs	r2, r3, #1
 800544a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800544c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800544e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d104      	bne.n	8005460 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005456:	f001 fae3 	bl	8006a20 <pvTaskIncrementMutexHeldCount>
 800545a:	4602      	mov	r2, r0
 800545c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00f      	beq.n	8005488 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546a:	3310      	adds	r3, #16
 800546c:	4618      	mov	r0, r3
 800546e:	f000 ff97 	bl	80063a0 <xTaskRemoveFromEventList>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d007      	beq.n	8005488 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005478:	4b54      	ldr	r3, [pc, #336]	@ (80055cc <xQueueSemaphoreTake+0x21c>)
 800547a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	f3bf 8f4f 	dsb	sy
 8005484:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005488:	f001 fff0 	bl	800746c <vPortExitCritical>
				return pdPASS;
 800548c:	2301      	movs	r3, #1
 800548e:	e098      	b.n	80055c2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d112      	bne.n	80054bc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005498:	2b00      	cmp	r3, #0
 800549a:	d00b      	beq.n	80054b4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800549c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a0:	f383 8811 	msr	BASEPRI, r3
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	617b      	str	r3, [r7, #20]
}
 80054ae:	bf00      	nop
 80054b0:	bf00      	nop
 80054b2:	e7fd      	b.n	80054b0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80054b4:	f001 ffda 	bl	800746c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80054b8:	2300      	movs	r3, #0
 80054ba:	e082      	b.n	80055c2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d106      	bne.n	80054d0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054c2:	f107 030c 	add.w	r3, r7, #12
 80054c6:	4618      	mov	r0, r3
 80054c8:	f000 ffce 	bl	8006468 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80054cc:	2301      	movs	r3, #1
 80054ce:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80054d0:	f001 ffcc 	bl	800746c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80054d4:	f000 fd36 	bl	8005f44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80054d8:	f001 ff96 	bl	8007408 <vPortEnterCritical>
 80054dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80054e2:	b25b      	sxtb	r3, r3
 80054e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054e8:	d103      	bne.n	80054f2 <xQueueSemaphoreTake+0x142>
 80054ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054f8:	b25b      	sxtb	r3, r3
 80054fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054fe:	d103      	bne.n	8005508 <xQueueSemaphoreTake+0x158>
 8005500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005502:	2200      	movs	r2, #0
 8005504:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005508:	f001 ffb0 	bl	800746c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800550c:	463a      	mov	r2, r7
 800550e:	f107 030c 	add.w	r3, r7, #12
 8005512:	4611      	mov	r1, r2
 8005514:	4618      	mov	r0, r3
 8005516:	f000 ffbd 	bl	8006494 <xTaskCheckForTimeOut>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d132      	bne.n	8005586 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005520:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005522:	f000 f9f5 	bl	8005910 <prvIsQueueEmpty>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d026      	beq.n	800557a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800552c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d109      	bne.n	8005548 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005534:	f001 ff68 	bl	8007408 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	4618      	mov	r0, r3
 800553e:	f001 f913 	bl	8006768 <xTaskPriorityInherit>
 8005542:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005544:	f001 ff92 	bl	800746c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800554a:	3324      	adds	r3, #36	@ 0x24
 800554c:	683a      	ldr	r2, [r7, #0]
 800554e:	4611      	mov	r1, r2
 8005550:	4618      	mov	r0, r3
 8005552:	f000 fed3 	bl	80062fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005556:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005558:	f000 f988 	bl	800586c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800555c:	f000 fd00 	bl	8005f60 <xTaskResumeAll>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	f47f af67 	bne.w	8005436 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005568:	4b18      	ldr	r3, [pc, #96]	@ (80055cc <xQueueSemaphoreTake+0x21c>)
 800556a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800556e:	601a      	str	r2, [r3, #0]
 8005570:	f3bf 8f4f 	dsb	sy
 8005574:	f3bf 8f6f 	isb	sy
 8005578:	e75d      	b.n	8005436 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800557a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800557c:	f000 f976 	bl	800586c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005580:	f000 fcee 	bl	8005f60 <xTaskResumeAll>
 8005584:	e757      	b.n	8005436 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005586:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005588:	f000 f970 	bl	800586c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800558c:	f000 fce8 	bl	8005f60 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005590:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005592:	f000 f9bd 	bl	8005910 <prvIsQueueEmpty>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	f43f af4c 	beq.w	8005436 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800559e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d00d      	beq.n	80055c0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80055a4:	f001 ff30 	bl	8007408 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80055a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80055aa:	f000 f8b7 	bl	800571c <prvGetDisinheritPriorityAfterTimeout>
 80055ae:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80055b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055b6:	4618      	mov	r0, r3
 80055b8:	f001 f9ae 	bl	8006918 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80055bc:	f001 ff56 	bl	800746c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80055c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3738      	adds	r7, #56	@ 0x38
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	e000ed04 	.word	0xe000ed04

080055d0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b08e      	sub	sp, #56	@ 0x38
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80055e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d10b      	bne.n	80055fe <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80055e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ea:	f383 8811 	msr	BASEPRI, r3
 80055ee:	f3bf 8f6f 	isb	sy
 80055f2:	f3bf 8f4f 	dsb	sy
 80055f6:	623b      	str	r3, [r7, #32]
}
 80055f8:	bf00      	nop
 80055fa:	bf00      	nop
 80055fc:	e7fd      	b.n	80055fa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d103      	bne.n	800560c <xQueueReceiveFromISR+0x3c>
 8005604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005608:	2b00      	cmp	r3, #0
 800560a:	d101      	bne.n	8005610 <xQueueReceiveFromISR+0x40>
 800560c:	2301      	movs	r3, #1
 800560e:	e000      	b.n	8005612 <xQueueReceiveFromISR+0x42>
 8005610:	2300      	movs	r3, #0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10b      	bne.n	800562e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561a:	f383 8811 	msr	BASEPRI, r3
 800561e:	f3bf 8f6f 	isb	sy
 8005622:	f3bf 8f4f 	dsb	sy
 8005626:	61fb      	str	r3, [r7, #28]
}
 8005628:	bf00      	nop
 800562a:	bf00      	nop
 800562c:	e7fd      	b.n	800562a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800562e:	f001 ffcb 	bl	80075c8 <vPortValidateInterruptPriority>
	__asm volatile
 8005632:	f3ef 8211 	mrs	r2, BASEPRI
 8005636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800563a:	f383 8811 	msr	BASEPRI, r3
 800563e:	f3bf 8f6f 	isb	sy
 8005642:	f3bf 8f4f 	dsb	sy
 8005646:	61ba      	str	r2, [r7, #24]
 8005648:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800564a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800564c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800564e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005652:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005656:	2b00      	cmp	r3, #0
 8005658:	d02f      	beq.n	80056ba <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800565a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005660:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005664:	68b9      	ldr	r1, [r7, #8]
 8005666:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005668:	f000 f8da 	bl	8005820 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800566c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566e:	1e5a      	subs	r2, r3, #1
 8005670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005672:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005674:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005678:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800567c:	d112      	bne.n	80056a4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800567e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d016      	beq.n	80056b4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005688:	3310      	adds	r3, #16
 800568a:	4618      	mov	r0, r3
 800568c:	f000 fe88 	bl	80063a0 <xTaskRemoveFromEventList>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00e      	beq.n	80056b4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00b      	beq.n	80056b4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	601a      	str	r2, [r3, #0]
 80056a2:	e007      	b.n	80056b4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80056a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056a8:	3301      	adds	r3, #1
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	b25a      	sxtb	r2, r3
 80056ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80056b4:	2301      	movs	r3, #1
 80056b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80056b8:	e001      	b.n	80056be <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80056ba:	2300      	movs	r3, #0
 80056bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80056be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	f383 8811 	msr	BASEPRI, r3
}
 80056c8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80056ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3738      	adds	r7, #56	@ 0x38
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d10b      	bne.n	80056fe <vQueueDelete+0x2a>
	__asm volatile
 80056e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ea:	f383 8811 	msr	BASEPRI, r3
 80056ee:	f3bf 8f6f 	isb	sy
 80056f2:	f3bf 8f4f 	dsb	sy
 80056f6:	60bb      	str	r3, [r7, #8]
}
 80056f8:	bf00      	nop
 80056fa:	bf00      	nop
 80056fc:	e7fd      	b.n	80056fa <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f000 f95e 	bl	80059c0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800570a:	2b00      	cmp	r3, #0
 800570c:	d102      	bne.n	8005714 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f002 f86a 	bl	80077e8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005714:	bf00      	nop
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800571c:	b480      	push	{r7}
 800571e:	b085      	sub	sp, #20
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005728:	2b00      	cmp	r3, #0
 800572a:	d006      	beq.n	800573a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005736:	60fb      	str	r3, [r7, #12]
 8005738:	e001      	b.n	800573e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800573a:	2300      	movs	r3, #0
 800573c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800573e:	68fb      	ldr	r3, [r7, #12]
	}
 8005740:	4618      	mov	r0, r3
 8005742:	3714      	adds	r7, #20
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005758:	2300      	movs	r3, #0
 800575a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005766:	2b00      	cmp	r3, #0
 8005768:	d10d      	bne.n	8005786 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d14d      	bne.n	800580e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	4618      	mov	r0, r3
 8005778:	f001 f85e 	bl	8006838 <xTaskPriorityDisinherit>
 800577c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	609a      	str	r2, [r3, #8]
 8005784:	e043      	b.n	800580e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d119      	bne.n	80057c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6858      	ldr	r0, [r3, #4]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005794:	461a      	mov	r2, r3
 8005796:	68b9      	ldr	r1, [r7, #8]
 8005798:	f002 ffad 	bl	80086f6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	685a      	ldr	r2, [r3, #4]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a4:	441a      	add	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	685a      	ldr	r2, [r3, #4]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d32b      	bcc.n	800580e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	605a      	str	r2, [r3, #4]
 80057be:	e026      	b.n	800580e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	68d8      	ldr	r0, [r3, #12]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c8:	461a      	mov	r2, r3
 80057ca:	68b9      	ldr	r1, [r7, #8]
 80057cc:	f002 ff93 	bl	80086f6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	68da      	ldr	r2, [r3, #12]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d8:	425b      	negs	r3, r3
 80057da:	441a      	add	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	68da      	ldr	r2, [r3, #12]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d207      	bcs.n	80057fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	689a      	ldr	r2, [r3, #8]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f4:	425b      	negs	r3, r3
 80057f6:	441a      	add	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d105      	bne.n	800580e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d002      	beq.n	800580e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	3b01      	subs	r3, #1
 800580c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005816:	697b      	ldr	r3, [r7, #20]
}
 8005818:	4618      	mov	r0, r3
 800581a:	3718      	adds	r7, #24
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582e:	2b00      	cmp	r3, #0
 8005830:	d018      	beq.n	8005864 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68da      	ldr	r2, [r3, #12]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583a:	441a      	add	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	68da      	ldr	r2, [r3, #12]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	429a      	cmp	r2, r3
 800584a:	d303      	bcc.n	8005854 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	68d9      	ldr	r1, [r3, #12]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585c:	461a      	mov	r2, r3
 800585e:	6838      	ldr	r0, [r7, #0]
 8005860:	f002 ff49 	bl	80086f6 <memcpy>
	}
}
 8005864:	bf00      	nop
 8005866:	3708      	adds	r7, #8
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005874:	f001 fdc8 	bl	8007408 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800587e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005880:	e011      	b.n	80058a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005886:	2b00      	cmp	r3, #0
 8005888:	d012      	beq.n	80058b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	3324      	adds	r3, #36	@ 0x24
 800588e:	4618      	mov	r0, r3
 8005890:	f000 fd86 	bl	80063a0 <xTaskRemoveFromEventList>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800589a:	f000 fe5f 	bl	800655c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800589e:	7bfb      	ldrb	r3, [r7, #15]
 80058a0:	3b01      	subs	r3, #1
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	dce9      	bgt.n	8005882 <prvUnlockQueue+0x16>
 80058ae:	e000      	b.n	80058b2 <prvUnlockQueue+0x46>
					break;
 80058b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	22ff      	movs	r2, #255	@ 0xff
 80058b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80058ba:	f001 fdd7 	bl	800746c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80058be:	f001 fda3 	bl	8007408 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058ca:	e011      	b.n	80058f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d012      	beq.n	80058fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	3310      	adds	r3, #16
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 fd61 	bl	80063a0 <xTaskRemoveFromEventList>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80058e4:	f000 fe3a 	bl	800655c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80058e8:	7bbb      	ldrb	r3, [r7, #14]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	dce9      	bgt.n	80058cc <prvUnlockQueue+0x60>
 80058f8:	e000      	b.n	80058fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80058fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	22ff      	movs	r2, #255	@ 0xff
 8005900:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005904:	f001 fdb2 	bl	800746c <vPortExitCritical>
}
 8005908:	bf00      	nop
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005918:	f001 fd76 	bl	8007408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005920:	2b00      	cmp	r3, #0
 8005922:	d102      	bne.n	800592a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005924:	2301      	movs	r3, #1
 8005926:	60fb      	str	r3, [r7, #12]
 8005928:	e001      	b.n	800592e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800592a:	2300      	movs	r3, #0
 800592c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800592e:	f001 fd9d 	bl	800746c <vPortExitCritical>

	return xReturn;
 8005932:	68fb      	ldr	r3, [r7, #12]
}
 8005934:	4618      	mov	r0, r3
 8005936:	3710      	adds	r7, #16
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005944:	f001 fd60 	bl	8007408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005950:	429a      	cmp	r2, r3
 8005952:	d102      	bne.n	800595a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005954:	2301      	movs	r3, #1
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	e001      	b.n	800595e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800595a:	2300      	movs	r3, #0
 800595c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800595e:	f001 fd85 	bl	800746c <vPortExitCritical>

	return xReturn;
 8005962:	68fb      	ldr	r3, [r7, #12]
}
 8005964:	4618      	mov	r0, r3
 8005966:	3710      	adds	r7, #16
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}

0800596c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005976:	2300      	movs	r3, #0
 8005978:	60fb      	str	r3, [r7, #12]
 800597a:	e014      	b.n	80059a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800597c:	4a0f      	ldr	r2, [pc, #60]	@ (80059bc <vQueueAddToRegistry+0x50>)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d10b      	bne.n	80059a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005988:	490c      	ldr	r1, [pc, #48]	@ (80059bc <vQueueAddToRegistry+0x50>)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005992:	4a0a      	ldr	r2, [pc, #40]	@ (80059bc <vQueueAddToRegistry+0x50>)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	00db      	lsls	r3, r3, #3
 8005998:	4413      	add	r3, r2
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800599e:	e006      	b.n	80059ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	3301      	adds	r3, #1
 80059a4:	60fb      	str	r3, [r7, #12]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2b07      	cmp	r3, #7
 80059aa:	d9e7      	bls.n	800597c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80059ac:	bf00      	nop
 80059ae:	bf00      	nop
 80059b0:	3714      	adds	r7, #20
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	20000dc8 	.word	0x20000dc8

080059c0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80059c0:	b480      	push	{r7}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059c8:	2300      	movs	r3, #0
 80059ca:	60fb      	str	r3, [r7, #12]
 80059cc:	e016      	b.n	80059fc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80059ce:	4a10      	ldr	r2, [pc, #64]	@ (8005a10 <vQueueUnregisterQueue+0x50>)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	00db      	lsls	r3, r3, #3
 80059d4:	4413      	add	r3, r2
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d10b      	bne.n	80059f6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80059de:	4a0c      	ldr	r2, [pc, #48]	@ (8005a10 <vQueueUnregisterQueue+0x50>)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2100      	movs	r1, #0
 80059e4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80059e8:	4a09      	ldr	r2, [pc, #36]	@ (8005a10 <vQueueUnregisterQueue+0x50>)
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	00db      	lsls	r3, r3, #3
 80059ee:	4413      	add	r3, r2
 80059f0:	2200      	movs	r2, #0
 80059f2:	605a      	str	r2, [r3, #4]
				break;
 80059f4:	e006      	b.n	8005a04 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	3301      	adds	r3, #1
 80059fa:	60fb      	str	r3, [r7, #12]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2b07      	cmp	r3, #7
 8005a00:	d9e5      	bls.n	80059ce <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005a02:	bf00      	nop
 8005a04:	bf00      	nop
 8005a06:	3714      	adds	r7, #20
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr
 8005a10:	20000dc8 	.word	0x20000dc8

08005a14 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b086      	sub	sp, #24
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005a24:	f001 fcf0 	bl	8007408 <vPortEnterCritical>
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a2e:	b25b      	sxtb	r3, r3
 8005a30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a34:	d103      	bne.n	8005a3e <vQueueWaitForMessageRestricted+0x2a>
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a44:	b25b      	sxtb	r3, r3
 8005a46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a4a:	d103      	bne.n	8005a54 <vQueueWaitForMessageRestricted+0x40>
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a54:	f001 fd0a 	bl	800746c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d106      	bne.n	8005a6e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	3324      	adds	r3, #36	@ 0x24
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	68b9      	ldr	r1, [r7, #8]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f000 fc6d 	bl	8006348 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005a6e:	6978      	ldr	r0, [r7, #20]
 8005a70:	f7ff fefc 	bl	800586c <prvUnlockQueue>
	}
 8005a74:	bf00      	nop
 8005a76:	3718      	adds	r7, #24
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b08e      	sub	sp, #56	@ 0x38
 8005a80:	af04      	add	r7, sp, #16
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	607a      	str	r2, [r7, #4]
 8005a88:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10b      	bne.n	8005aa8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a94:	f383 8811 	msr	BASEPRI, r3
 8005a98:	f3bf 8f6f 	isb	sy
 8005a9c:	f3bf 8f4f 	dsb	sy
 8005aa0:	623b      	str	r3, [r7, #32]
}
 8005aa2:	bf00      	nop
 8005aa4:	bf00      	nop
 8005aa6:	e7fd      	b.n	8005aa4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10b      	bne.n	8005ac6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab2:	f383 8811 	msr	BASEPRI, r3
 8005ab6:	f3bf 8f6f 	isb	sy
 8005aba:	f3bf 8f4f 	dsb	sy
 8005abe:	61fb      	str	r3, [r7, #28]
}
 8005ac0:	bf00      	nop
 8005ac2:	bf00      	nop
 8005ac4:	e7fd      	b.n	8005ac2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005ac6:	23a8      	movs	r3, #168	@ 0xa8
 8005ac8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	2ba8      	cmp	r3, #168	@ 0xa8
 8005ace:	d00b      	beq.n	8005ae8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad4:	f383 8811 	msr	BASEPRI, r3
 8005ad8:	f3bf 8f6f 	isb	sy
 8005adc:	f3bf 8f4f 	dsb	sy
 8005ae0:	61bb      	str	r3, [r7, #24]
}
 8005ae2:	bf00      	nop
 8005ae4:	bf00      	nop
 8005ae6:	e7fd      	b.n	8005ae4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ae8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d01e      	beq.n	8005b2e <xTaskCreateStatic+0xb2>
 8005af0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d01b      	beq.n	8005b2e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005af8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005afe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b02:	2202      	movs	r2, #2
 8005b04:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b08:	2300      	movs	r3, #0
 8005b0a:	9303      	str	r3, [sp, #12]
 8005b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0e:	9302      	str	r3, [sp, #8]
 8005b10:	f107 0314 	add.w	r3, r7, #20
 8005b14:	9301      	str	r3, [sp, #4]
 8005b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	68b9      	ldr	r1, [r7, #8]
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f000 f851 	bl	8005bc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b28:	f000 f8f6 	bl	8005d18 <prvAddNewTaskToReadyList>
 8005b2c:	e001      	b.n	8005b32 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b32:	697b      	ldr	r3, [r7, #20]
	}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3728      	adds	r7, #40	@ 0x28
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b08c      	sub	sp, #48	@ 0x30
 8005b40:	af04      	add	r7, sp, #16
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	603b      	str	r3, [r7, #0]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b4c:	88fb      	ldrh	r3, [r7, #6]
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	4618      	mov	r0, r3
 8005b52:	f001 fd7b 	bl	800764c <pvPortMalloc>
 8005b56:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00e      	beq.n	8005b7c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b5e:	20a8      	movs	r0, #168	@ 0xa8
 8005b60:	f001 fd74 	bl	800764c <pvPortMalloc>
 8005b64:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d003      	beq.n	8005b74 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b72:	e005      	b.n	8005b80 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b74:	6978      	ldr	r0, [r7, #20]
 8005b76:	f001 fe37 	bl	80077e8 <vPortFree>
 8005b7a:	e001      	b.n	8005b80 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d017      	beq.n	8005bb6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b8e:	88fa      	ldrh	r2, [r7, #6]
 8005b90:	2300      	movs	r3, #0
 8005b92:	9303      	str	r3, [sp, #12]
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	9302      	str	r3, [sp, #8]
 8005b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b9a:	9301      	str	r3, [sp, #4]
 8005b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	68b9      	ldr	r1, [r7, #8]
 8005ba4:	68f8      	ldr	r0, [r7, #12]
 8005ba6:	f000 f80f 	bl	8005bc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005baa:	69f8      	ldr	r0, [r7, #28]
 8005bac:	f000 f8b4 	bl	8005d18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	61bb      	str	r3, [r7, #24]
 8005bb4:	e002      	b.n	8005bbc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005bb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005bba:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005bbc:	69bb      	ldr	r3, [r7, #24]
	}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3720      	adds	r7, #32
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
	...

08005bc8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b088      	sub	sp, #32
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	607a      	str	r2, [r7, #4]
 8005bd4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	461a      	mov	r2, r3
 8005be0:	21a5      	movs	r1, #165	@ 0xa5
 8005be2:	f002 fcb2 	bl	800854a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	4413      	add	r3, r2
 8005bf6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	f023 0307 	bic.w	r3, r3, #7
 8005bfe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	f003 0307 	and.w	r3, r3, #7
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00b      	beq.n	8005c22 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0e:	f383 8811 	msr	BASEPRI, r3
 8005c12:	f3bf 8f6f 	isb	sy
 8005c16:	f3bf 8f4f 	dsb	sy
 8005c1a:	617b      	str	r3, [r7, #20]
}
 8005c1c:	bf00      	nop
 8005c1e:	bf00      	nop
 8005c20:	e7fd      	b.n	8005c1e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d01f      	beq.n	8005c68 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c28:	2300      	movs	r3, #0
 8005c2a:	61fb      	str	r3, [r7, #28]
 8005c2c:	e012      	b.n	8005c54 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c2e:	68ba      	ldr	r2, [r7, #8]
 8005c30:	69fb      	ldr	r3, [r7, #28]
 8005c32:	4413      	add	r3, r2
 8005c34:	7819      	ldrb	r1, [r3, #0]
 8005c36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	3334      	adds	r3, #52	@ 0x34
 8005c3e:	460a      	mov	r2, r1
 8005c40:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	4413      	add	r3, r2
 8005c48:	781b      	ldrb	r3, [r3, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d006      	beq.n	8005c5c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	3301      	adds	r3, #1
 8005c52:	61fb      	str	r3, [r7, #28]
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	2b0f      	cmp	r3, #15
 8005c58:	d9e9      	bls.n	8005c2e <prvInitialiseNewTask+0x66>
 8005c5a:	e000      	b.n	8005c5e <prvInitialiseNewTask+0x96>
			{
				break;
 8005c5c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c66:	e003      	b.n	8005c70 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c72:	2b37      	cmp	r3, #55	@ 0x37
 8005c74:	d901      	bls.n	8005c7a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c76:	2337      	movs	r3, #55	@ 0x37
 8005c78:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c84:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c88:	2200      	movs	r2, #0
 8005c8a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8e:	3304      	adds	r3, #4
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7fe fe32 	bl	80048fa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c98:	3318      	adds	r3, #24
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7fe fe2d 	bl	80048fa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ca4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cae:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cb4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc8:	3354      	adds	r3, #84	@ 0x54
 8005cca:	224c      	movs	r2, #76	@ 0x4c
 8005ccc:	2100      	movs	r1, #0
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f002 fc3b 	bl	800854a <memset>
 8005cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd6:	4a0d      	ldr	r2, [pc, #52]	@ (8005d0c <prvInitialiseNewTask+0x144>)
 8005cd8:	659a      	str	r2, [r3, #88]	@ 0x58
 8005cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cdc:	4a0c      	ldr	r2, [pc, #48]	@ (8005d10 <prvInitialiseNewTask+0x148>)
 8005cde:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce2:	4a0c      	ldr	r2, [pc, #48]	@ (8005d14 <prvInitialiseNewTask+0x14c>)
 8005ce4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005ce6:	683a      	ldr	r2, [r7, #0]
 8005ce8:	68f9      	ldr	r1, [r7, #12]
 8005cea:	69b8      	ldr	r0, [r7, #24]
 8005cec:	f001 fa5a 	bl	80071a4 <pxPortInitialiseStack>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d002      	beq.n	8005d02 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d02:	bf00      	nop
 8005d04:	3720      	adds	r7, #32
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	2000505c 	.word	0x2000505c
 8005d10:	200050c4 	.word	0x200050c4
 8005d14:	2000512c 	.word	0x2000512c

08005d18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d20:	f001 fb72 	bl	8007408 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d24:	4b2d      	ldr	r3, [pc, #180]	@ (8005ddc <prvAddNewTaskToReadyList+0xc4>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	4a2c      	ldr	r2, [pc, #176]	@ (8005ddc <prvAddNewTaskToReadyList+0xc4>)
 8005d2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d2e:	4b2c      	ldr	r3, [pc, #176]	@ (8005de0 <prvAddNewTaskToReadyList+0xc8>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d109      	bne.n	8005d4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d36:	4a2a      	ldr	r2, [pc, #168]	@ (8005de0 <prvAddNewTaskToReadyList+0xc8>)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d3c:	4b27      	ldr	r3, [pc, #156]	@ (8005ddc <prvAddNewTaskToReadyList+0xc4>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d110      	bne.n	8005d66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d44:	f000 fc2e 	bl	80065a4 <prvInitialiseTaskLists>
 8005d48:	e00d      	b.n	8005d66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d4a:	4b26      	ldr	r3, [pc, #152]	@ (8005de4 <prvAddNewTaskToReadyList+0xcc>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d109      	bne.n	8005d66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d52:	4b23      	ldr	r3, [pc, #140]	@ (8005de0 <prvAddNewTaskToReadyList+0xc8>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d802      	bhi.n	8005d66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d60:	4a1f      	ldr	r2, [pc, #124]	@ (8005de0 <prvAddNewTaskToReadyList+0xc8>)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d66:	4b20      	ldr	r3, [pc, #128]	@ (8005de8 <prvAddNewTaskToReadyList+0xd0>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	4a1e      	ldr	r2, [pc, #120]	@ (8005de8 <prvAddNewTaskToReadyList+0xd0>)
 8005d6e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005d70:	4b1d      	ldr	r3, [pc, #116]	@ (8005de8 <prvAddNewTaskToReadyList+0xd0>)
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8005dec <prvAddNewTaskToReadyList+0xd4>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d903      	bls.n	8005d8c <prvAddNewTaskToReadyList+0x74>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d88:	4a18      	ldr	r2, [pc, #96]	@ (8005dec <prvAddNewTaskToReadyList+0xd4>)
 8005d8a:	6013      	str	r3, [r2, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d90:	4613      	mov	r3, r2
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	4413      	add	r3, r2
 8005d96:	009b      	lsls	r3, r3, #2
 8005d98:	4a15      	ldr	r2, [pc, #84]	@ (8005df0 <prvAddNewTaskToReadyList+0xd8>)
 8005d9a:	441a      	add	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	3304      	adds	r3, #4
 8005da0:	4619      	mov	r1, r3
 8005da2:	4610      	mov	r0, r2
 8005da4:	f7fe fdb6 	bl	8004914 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005da8:	f001 fb60 	bl	800746c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005dac:	4b0d      	ldr	r3, [pc, #52]	@ (8005de4 <prvAddNewTaskToReadyList+0xcc>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00e      	beq.n	8005dd2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005db4:	4b0a      	ldr	r3, [pc, #40]	@ (8005de0 <prvAddNewTaskToReadyList+0xc8>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d207      	bcs.n	8005dd2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8005df4 <prvAddNewTaskToReadyList+0xdc>)
 8005dc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dc8:	601a      	str	r2, [r3, #0]
 8005dca:	f3bf 8f4f 	dsb	sy
 8005dce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dd2:	bf00      	nop
 8005dd4:	3708      	adds	r7, #8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	bf00      	nop
 8005ddc:	200012dc 	.word	0x200012dc
 8005de0:	20000e08 	.word	0x20000e08
 8005de4:	200012e8 	.word	0x200012e8
 8005de8:	200012f8 	.word	0x200012f8
 8005dec:	200012e4 	.word	0x200012e4
 8005df0:	20000e0c 	.word	0x20000e0c
 8005df4:	e000ed04 	.word	0xe000ed04

08005df8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005e00:	2300      	movs	r3, #0
 8005e02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d018      	beq.n	8005e3c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005e0a:	4b14      	ldr	r3, [pc, #80]	@ (8005e5c <vTaskDelay+0x64>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00b      	beq.n	8005e2a <vTaskDelay+0x32>
	__asm volatile
 8005e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e16:	f383 8811 	msr	BASEPRI, r3
 8005e1a:	f3bf 8f6f 	isb	sy
 8005e1e:	f3bf 8f4f 	dsb	sy
 8005e22:	60bb      	str	r3, [r7, #8]
}
 8005e24:	bf00      	nop
 8005e26:	bf00      	nop
 8005e28:	e7fd      	b.n	8005e26 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e2a:	f000 f88b 	bl	8005f44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e2e:	2100      	movs	r1, #0
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 fe09 	bl	8006a48 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e36:	f000 f893 	bl	8005f60 <xTaskResumeAll>
 8005e3a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d107      	bne.n	8005e52 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005e42:	4b07      	ldr	r3, [pc, #28]	@ (8005e60 <vTaskDelay+0x68>)
 8005e44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e48:	601a      	str	r2, [r3, #0]
 8005e4a:	f3bf 8f4f 	dsb	sy
 8005e4e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e52:	bf00      	nop
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	20001304 	.word	0x20001304
 8005e60:	e000ed04 	.word	0xe000ed04

08005e64 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b08a      	sub	sp, #40	@ 0x28
 8005e68:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e72:	463a      	mov	r2, r7
 8005e74:	1d39      	adds	r1, r7, #4
 8005e76:	f107 0308 	add.w	r3, r7, #8
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f7fe fc96 	bl	80047ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e80:	6839      	ldr	r1, [r7, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	68ba      	ldr	r2, [r7, #8]
 8005e86:	9202      	str	r2, [sp, #8]
 8005e88:	9301      	str	r3, [sp, #4]
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	9300      	str	r3, [sp, #0]
 8005e8e:	2300      	movs	r3, #0
 8005e90:	460a      	mov	r2, r1
 8005e92:	4924      	ldr	r1, [pc, #144]	@ (8005f24 <vTaskStartScheduler+0xc0>)
 8005e94:	4824      	ldr	r0, [pc, #144]	@ (8005f28 <vTaskStartScheduler+0xc4>)
 8005e96:	f7ff fdf1 	bl	8005a7c <xTaskCreateStatic>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	4a23      	ldr	r2, [pc, #140]	@ (8005f2c <vTaskStartScheduler+0xc8>)
 8005e9e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ea0:	4b22      	ldr	r3, [pc, #136]	@ (8005f2c <vTaskStartScheduler+0xc8>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d002      	beq.n	8005eae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	617b      	str	r3, [r7, #20]
 8005eac:	e001      	b.n	8005eb2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d102      	bne.n	8005ebe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005eb8:	f000 fe1a 	bl	8006af0 <xTimerCreateTimerTask>
 8005ebc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d11b      	bne.n	8005efc <vTaskStartScheduler+0x98>
	__asm volatile
 8005ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec8:	f383 8811 	msr	BASEPRI, r3
 8005ecc:	f3bf 8f6f 	isb	sy
 8005ed0:	f3bf 8f4f 	dsb	sy
 8005ed4:	613b      	str	r3, [r7, #16]
}
 8005ed6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ed8:	4b15      	ldr	r3, [pc, #84]	@ (8005f30 <vTaskStartScheduler+0xcc>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	3354      	adds	r3, #84	@ 0x54
 8005ede:	4a15      	ldr	r2, [pc, #84]	@ (8005f34 <vTaskStartScheduler+0xd0>)
 8005ee0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005ee2:	4b15      	ldr	r3, [pc, #84]	@ (8005f38 <vTaskStartScheduler+0xd4>)
 8005ee4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ee8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005eea:	4b14      	ldr	r3, [pc, #80]	@ (8005f3c <vTaskStartScheduler+0xd8>)
 8005eec:	2201      	movs	r2, #1
 8005eee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ef0:	4b13      	ldr	r3, [pc, #76]	@ (8005f40 <vTaskStartScheduler+0xdc>)
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ef6:	f001 f9e3 	bl	80072c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005efa:	e00f      	b.n	8005f1c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f02:	d10b      	bne.n	8005f1c <vTaskStartScheduler+0xb8>
	__asm volatile
 8005f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f08:	f383 8811 	msr	BASEPRI, r3
 8005f0c:	f3bf 8f6f 	isb	sy
 8005f10:	f3bf 8f4f 	dsb	sy
 8005f14:	60fb      	str	r3, [r7, #12]
}
 8005f16:	bf00      	nop
 8005f18:	bf00      	nop
 8005f1a:	e7fd      	b.n	8005f18 <vTaskStartScheduler+0xb4>
}
 8005f1c:	bf00      	nop
 8005f1e:	3718      	adds	r7, #24
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	0800a918 	.word	0x0800a918
 8005f28:	08006575 	.word	0x08006575
 8005f2c:	20001300 	.word	0x20001300
 8005f30:	20000e08 	.word	0x20000e08
 8005f34:	2000001c 	.word	0x2000001c
 8005f38:	200012fc 	.word	0x200012fc
 8005f3c:	200012e8 	.word	0x200012e8
 8005f40:	200012e0 	.word	0x200012e0

08005f44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f44:	b480      	push	{r7}
 8005f46:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f48:	4b04      	ldr	r3, [pc, #16]	@ (8005f5c <vTaskSuspendAll+0x18>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	4a03      	ldr	r2, [pc, #12]	@ (8005f5c <vTaskSuspendAll+0x18>)
 8005f50:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f52:	bf00      	nop
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr
 8005f5c:	20001304 	.word	0x20001304

08005f60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f66:	2300      	movs	r3, #0
 8005f68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f6e:	4b42      	ldr	r3, [pc, #264]	@ (8006078 <xTaskResumeAll+0x118>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10b      	bne.n	8005f8e <xTaskResumeAll+0x2e>
	__asm volatile
 8005f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	603b      	str	r3, [r7, #0]
}
 8005f88:	bf00      	nop
 8005f8a:	bf00      	nop
 8005f8c:	e7fd      	b.n	8005f8a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f8e:	f001 fa3b 	bl	8007408 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f92:	4b39      	ldr	r3, [pc, #228]	@ (8006078 <xTaskResumeAll+0x118>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	3b01      	subs	r3, #1
 8005f98:	4a37      	ldr	r2, [pc, #220]	@ (8006078 <xTaskResumeAll+0x118>)
 8005f9a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f9c:	4b36      	ldr	r3, [pc, #216]	@ (8006078 <xTaskResumeAll+0x118>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d162      	bne.n	800606a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005fa4:	4b35      	ldr	r3, [pc, #212]	@ (800607c <xTaskResumeAll+0x11c>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d05e      	beq.n	800606a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fac:	e02f      	b.n	800600e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fae:	4b34      	ldr	r3, [pc, #208]	@ (8006080 <xTaskResumeAll+0x120>)
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	3318      	adds	r3, #24
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7fe fd07 	bl	80049ce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	3304      	adds	r3, #4
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7fe fd02 	bl	80049ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fce:	4b2d      	ldr	r3, [pc, #180]	@ (8006084 <xTaskResumeAll+0x124>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d903      	bls.n	8005fde <xTaskResumeAll+0x7e>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fda:	4a2a      	ldr	r2, [pc, #168]	@ (8006084 <xTaskResumeAll+0x124>)
 8005fdc:	6013      	str	r3, [r2, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	4413      	add	r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	4a27      	ldr	r2, [pc, #156]	@ (8006088 <xTaskResumeAll+0x128>)
 8005fec:	441a      	add	r2, r3
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	3304      	adds	r3, #4
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	4610      	mov	r0, r2
 8005ff6:	f7fe fc8d 	bl	8004914 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ffe:	4b23      	ldr	r3, [pc, #140]	@ (800608c <xTaskResumeAll+0x12c>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006004:	429a      	cmp	r2, r3
 8006006:	d302      	bcc.n	800600e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006008:	4b21      	ldr	r3, [pc, #132]	@ (8006090 <xTaskResumeAll+0x130>)
 800600a:	2201      	movs	r2, #1
 800600c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800600e:	4b1c      	ldr	r3, [pc, #112]	@ (8006080 <xTaskResumeAll+0x120>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1cb      	bne.n	8005fae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d001      	beq.n	8006020 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800601c:	f000 fb66 	bl	80066ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006020:	4b1c      	ldr	r3, [pc, #112]	@ (8006094 <xTaskResumeAll+0x134>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d010      	beq.n	800604e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800602c:	f000 f846 	bl	80060bc <xTaskIncrementTick>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d002      	beq.n	800603c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006036:	4b16      	ldr	r3, [pc, #88]	@ (8006090 <xTaskResumeAll+0x130>)
 8006038:	2201      	movs	r2, #1
 800603a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	3b01      	subs	r3, #1
 8006040:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1f1      	bne.n	800602c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006048:	4b12      	ldr	r3, [pc, #72]	@ (8006094 <xTaskResumeAll+0x134>)
 800604a:	2200      	movs	r2, #0
 800604c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800604e:	4b10      	ldr	r3, [pc, #64]	@ (8006090 <xTaskResumeAll+0x130>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d009      	beq.n	800606a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006056:	2301      	movs	r3, #1
 8006058:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800605a:	4b0f      	ldr	r3, [pc, #60]	@ (8006098 <xTaskResumeAll+0x138>)
 800605c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	f3bf 8f4f 	dsb	sy
 8006066:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800606a:	f001 f9ff 	bl	800746c <vPortExitCritical>

	return xAlreadyYielded;
 800606e:	68bb      	ldr	r3, [r7, #8]
}
 8006070:	4618      	mov	r0, r3
 8006072:	3710      	adds	r7, #16
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	20001304 	.word	0x20001304
 800607c:	200012dc 	.word	0x200012dc
 8006080:	2000129c 	.word	0x2000129c
 8006084:	200012e4 	.word	0x200012e4
 8006088:	20000e0c 	.word	0x20000e0c
 800608c:	20000e08 	.word	0x20000e08
 8006090:	200012f0 	.word	0x200012f0
 8006094:	200012ec 	.word	0x200012ec
 8006098:	e000ed04 	.word	0xe000ed04

0800609c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80060a2:	4b05      	ldr	r3, [pc, #20]	@ (80060b8 <xTaskGetTickCount+0x1c>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80060a8:	687b      	ldr	r3, [r7, #4]
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	370c      	adds	r7, #12
 80060ae:	46bd      	mov	sp, r7
 80060b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b4:	4770      	bx	lr
 80060b6:	bf00      	nop
 80060b8:	200012e0 	.word	0x200012e0

080060bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80060c2:	2300      	movs	r3, #0
 80060c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060c6:	4b4f      	ldr	r3, [pc, #316]	@ (8006204 <xTaskIncrementTick+0x148>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	f040 8090 	bne.w	80061f0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060d0:	4b4d      	ldr	r3, [pc, #308]	@ (8006208 <xTaskIncrementTick+0x14c>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	3301      	adds	r3, #1
 80060d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80060d8:	4a4b      	ldr	r2, [pc, #300]	@ (8006208 <xTaskIncrementTick+0x14c>)
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d121      	bne.n	8006128 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80060e4:	4b49      	ldr	r3, [pc, #292]	@ (800620c <xTaskIncrementTick+0x150>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00b      	beq.n	8006106 <xTaskIncrementTick+0x4a>
	__asm volatile
 80060ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f2:	f383 8811 	msr	BASEPRI, r3
 80060f6:	f3bf 8f6f 	isb	sy
 80060fa:	f3bf 8f4f 	dsb	sy
 80060fe:	603b      	str	r3, [r7, #0]
}
 8006100:	bf00      	nop
 8006102:	bf00      	nop
 8006104:	e7fd      	b.n	8006102 <xTaskIncrementTick+0x46>
 8006106:	4b41      	ldr	r3, [pc, #260]	@ (800620c <xTaskIncrementTick+0x150>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	60fb      	str	r3, [r7, #12]
 800610c:	4b40      	ldr	r3, [pc, #256]	@ (8006210 <xTaskIncrementTick+0x154>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a3e      	ldr	r2, [pc, #248]	@ (800620c <xTaskIncrementTick+0x150>)
 8006112:	6013      	str	r3, [r2, #0]
 8006114:	4a3e      	ldr	r2, [pc, #248]	@ (8006210 <xTaskIncrementTick+0x154>)
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6013      	str	r3, [r2, #0]
 800611a:	4b3e      	ldr	r3, [pc, #248]	@ (8006214 <xTaskIncrementTick+0x158>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	3301      	adds	r3, #1
 8006120:	4a3c      	ldr	r2, [pc, #240]	@ (8006214 <xTaskIncrementTick+0x158>)
 8006122:	6013      	str	r3, [r2, #0]
 8006124:	f000 fae2 	bl	80066ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006128:	4b3b      	ldr	r3, [pc, #236]	@ (8006218 <xTaskIncrementTick+0x15c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	693a      	ldr	r2, [r7, #16]
 800612e:	429a      	cmp	r2, r3
 8006130:	d349      	bcc.n	80061c6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006132:	4b36      	ldr	r3, [pc, #216]	@ (800620c <xTaskIncrementTick+0x150>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d104      	bne.n	8006146 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800613c:	4b36      	ldr	r3, [pc, #216]	@ (8006218 <xTaskIncrementTick+0x15c>)
 800613e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006142:	601a      	str	r2, [r3, #0]
					break;
 8006144:	e03f      	b.n	80061c6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006146:	4b31      	ldr	r3, [pc, #196]	@ (800620c <xTaskIncrementTick+0x150>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	429a      	cmp	r2, r3
 800615c:	d203      	bcs.n	8006166 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800615e:	4a2e      	ldr	r2, [pc, #184]	@ (8006218 <xTaskIncrementTick+0x15c>)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006164:	e02f      	b.n	80061c6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	3304      	adds	r3, #4
 800616a:	4618      	mov	r0, r3
 800616c:	f7fe fc2f 	bl	80049ce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006174:	2b00      	cmp	r3, #0
 8006176:	d004      	beq.n	8006182 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	3318      	adds	r3, #24
 800617c:	4618      	mov	r0, r3
 800617e:	f7fe fc26 	bl	80049ce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006186:	4b25      	ldr	r3, [pc, #148]	@ (800621c <xTaskIncrementTick+0x160>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	429a      	cmp	r2, r3
 800618c:	d903      	bls.n	8006196 <xTaskIncrementTick+0xda>
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006192:	4a22      	ldr	r2, [pc, #136]	@ (800621c <xTaskIncrementTick+0x160>)
 8006194:	6013      	str	r3, [r2, #0]
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800619a:	4613      	mov	r3, r2
 800619c:	009b      	lsls	r3, r3, #2
 800619e:	4413      	add	r3, r2
 80061a0:	009b      	lsls	r3, r3, #2
 80061a2:	4a1f      	ldr	r2, [pc, #124]	@ (8006220 <xTaskIncrementTick+0x164>)
 80061a4:	441a      	add	r2, r3
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	3304      	adds	r3, #4
 80061aa:	4619      	mov	r1, r3
 80061ac:	4610      	mov	r0, r2
 80061ae:	f7fe fbb1 	bl	8004914 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061b6:	4b1b      	ldr	r3, [pc, #108]	@ (8006224 <xTaskIncrementTick+0x168>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061bc:	429a      	cmp	r2, r3
 80061be:	d3b8      	bcc.n	8006132 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80061c0:	2301      	movs	r3, #1
 80061c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061c4:	e7b5      	b.n	8006132 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80061c6:	4b17      	ldr	r3, [pc, #92]	@ (8006224 <xTaskIncrementTick+0x168>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061cc:	4914      	ldr	r1, [pc, #80]	@ (8006220 <xTaskIncrementTick+0x164>)
 80061ce:	4613      	mov	r3, r2
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	4413      	add	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	440b      	add	r3, r1
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d901      	bls.n	80061e2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80061de:	2301      	movs	r3, #1
 80061e0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80061e2:	4b11      	ldr	r3, [pc, #68]	@ (8006228 <xTaskIncrementTick+0x16c>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d007      	beq.n	80061fa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80061ea:	2301      	movs	r3, #1
 80061ec:	617b      	str	r3, [r7, #20]
 80061ee:	e004      	b.n	80061fa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80061f0:	4b0e      	ldr	r3, [pc, #56]	@ (800622c <xTaskIncrementTick+0x170>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	3301      	adds	r3, #1
 80061f6:	4a0d      	ldr	r2, [pc, #52]	@ (800622c <xTaskIncrementTick+0x170>)
 80061f8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80061fa:	697b      	ldr	r3, [r7, #20]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}
 8006204:	20001304 	.word	0x20001304
 8006208:	200012e0 	.word	0x200012e0
 800620c:	20001294 	.word	0x20001294
 8006210:	20001298 	.word	0x20001298
 8006214:	200012f4 	.word	0x200012f4
 8006218:	200012fc 	.word	0x200012fc
 800621c:	200012e4 	.word	0x200012e4
 8006220:	20000e0c 	.word	0x20000e0c
 8006224:	20000e08 	.word	0x20000e08
 8006228:	200012f0 	.word	0x200012f0
 800622c:	200012ec 	.word	0x200012ec

08006230 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006230:	b480      	push	{r7}
 8006232:	b085      	sub	sp, #20
 8006234:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006236:	4b2b      	ldr	r3, [pc, #172]	@ (80062e4 <vTaskSwitchContext+0xb4>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d003      	beq.n	8006246 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800623e:	4b2a      	ldr	r3, [pc, #168]	@ (80062e8 <vTaskSwitchContext+0xb8>)
 8006240:	2201      	movs	r2, #1
 8006242:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006244:	e047      	b.n	80062d6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006246:	4b28      	ldr	r3, [pc, #160]	@ (80062e8 <vTaskSwitchContext+0xb8>)
 8006248:	2200      	movs	r2, #0
 800624a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800624c:	4b27      	ldr	r3, [pc, #156]	@ (80062ec <vTaskSwitchContext+0xbc>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	60fb      	str	r3, [r7, #12]
 8006252:	e011      	b.n	8006278 <vTaskSwitchContext+0x48>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d10b      	bne.n	8006272 <vTaskSwitchContext+0x42>
	__asm volatile
 800625a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625e:	f383 8811 	msr	BASEPRI, r3
 8006262:	f3bf 8f6f 	isb	sy
 8006266:	f3bf 8f4f 	dsb	sy
 800626a:	607b      	str	r3, [r7, #4]
}
 800626c:	bf00      	nop
 800626e:	bf00      	nop
 8006270:	e7fd      	b.n	800626e <vTaskSwitchContext+0x3e>
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	3b01      	subs	r3, #1
 8006276:	60fb      	str	r3, [r7, #12]
 8006278:	491d      	ldr	r1, [pc, #116]	@ (80062f0 <vTaskSwitchContext+0xc0>)
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	4613      	mov	r3, r2
 800627e:	009b      	lsls	r3, r3, #2
 8006280:	4413      	add	r3, r2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	440b      	add	r3, r1
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d0e3      	beq.n	8006254 <vTaskSwitchContext+0x24>
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4613      	mov	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4413      	add	r3, r2
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	4a16      	ldr	r2, [pc, #88]	@ (80062f0 <vTaskSwitchContext+0xc0>)
 8006298:	4413      	add	r3, r2
 800629a:	60bb      	str	r3, [r7, #8]
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	685a      	ldr	r2, [r3, #4]
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	605a      	str	r2, [r3, #4]
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	685a      	ldr	r2, [r3, #4]
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	3308      	adds	r3, #8
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d104      	bne.n	80062bc <vTaskSwitchContext+0x8c>
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	685a      	ldr	r2, [r3, #4]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	605a      	str	r2, [r3, #4]
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	4a0c      	ldr	r2, [pc, #48]	@ (80062f4 <vTaskSwitchContext+0xc4>)
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	4a09      	ldr	r2, [pc, #36]	@ (80062ec <vTaskSwitchContext+0xbc>)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80062cc:	4b09      	ldr	r3, [pc, #36]	@ (80062f4 <vTaskSwitchContext+0xc4>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	3354      	adds	r3, #84	@ 0x54
 80062d2:	4a09      	ldr	r2, [pc, #36]	@ (80062f8 <vTaskSwitchContext+0xc8>)
 80062d4:	6013      	str	r3, [r2, #0]
}
 80062d6:	bf00      	nop
 80062d8:	3714      	adds	r7, #20
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	20001304 	.word	0x20001304
 80062e8:	200012f0 	.word	0x200012f0
 80062ec:	200012e4 	.word	0x200012e4
 80062f0:	20000e0c 	.word	0x20000e0c
 80062f4:	20000e08 	.word	0x20000e08
 80062f8:	2000001c 	.word	0x2000001c

080062fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d10b      	bne.n	8006324 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800630c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006310:	f383 8811 	msr	BASEPRI, r3
 8006314:	f3bf 8f6f 	isb	sy
 8006318:	f3bf 8f4f 	dsb	sy
 800631c:	60fb      	str	r3, [r7, #12]
}
 800631e:	bf00      	nop
 8006320:	bf00      	nop
 8006322:	e7fd      	b.n	8006320 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006324:	4b07      	ldr	r3, [pc, #28]	@ (8006344 <vTaskPlaceOnEventList+0x48>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	3318      	adds	r3, #24
 800632a:	4619      	mov	r1, r3
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f7fe fb15 	bl	800495c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006332:	2101      	movs	r1, #1
 8006334:	6838      	ldr	r0, [r7, #0]
 8006336:	f000 fb87 	bl	8006a48 <prvAddCurrentTaskToDelayedList>
}
 800633a:	bf00      	nop
 800633c:	3710      	adds	r7, #16
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop
 8006344:	20000e08 	.word	0x20000e08

08006348 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d10b      	bne.n	8006372 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800635a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800635e:	f383 8811 	msr	BASEPRI, r3
 8006362:	f3bf 8f6f 	isb	sy
 8006366:	f3bf 8f4f 	dsb	sy
 800636a:	617b      	str	r3, [r7, #20]
}
 800636c:	bf00      	nop
 800636e:	bf00      	nop
 8006370:	e7fd      	b.n	800636e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006372:	4b0a      	ldr	r3, [pc, #40]	@ (800639c <vTaskPlaceOnEventListRestricted+0x54>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	3318      	adds	r3, #24
 8006378:	4619      	mov	r1, r3
 800637a:	68f8      	ldr	r0, [r7, #12]
 800637c:	f7fe faca 	bl	8004914 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d002      	beq.n	800638c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006386:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800638a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800638c:	6879      	ldr	r1, [r7, #4]
 800638e:	68b8      	ldr	r0, [r7, #8]
 8006390:	f000 fb5a 	bl	8006a48 <prvAddCurrentTaskToDelayedList>
	}
 8006394:	bf00      	nop
 8006396:	3718      	adds	r7, #24
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	20000e08 	.word	0x20000e08

080063a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d10b      	bne.n	80063ce <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80063b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ba:	f383 8811 	msr	BASEPRI, r3
 80063be:	f3bf 8f6f 	isb	sy
 80063c2:	f3bf 8f4f 	dsb	sy
 80063c6:	60fb      	str	r3, [r7, #12]
}
 80063c8:	bf00      	nop
 80063ca:	bf00      	nop
 80063cc:	e7fd      	b.n	80063ca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	3318      	adds	r3, #24
 80063d2:	4618      	mov	r0, r3
 80063d4:	f7fe fafb 	bl	80049ce <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063d8:	4b1d      	ldr	r3, [pc, #116]	@ (8006450 <xTaskRemoveFromEventList+0xb0>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d11d      	bne.n	800641c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	3304      	adds	r3, #4
 80063e4:	4618      	mov	r0, r3
 80063e6:	f7fe faf2 	bl	80049ce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063ee:	4b19      	ldr	r3, [pc, #100]	@ (8006454 <xTaskRemoveFromEventList+0xb4>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d903      	bls.n	80063fe <xTaskRemoveFromEventList+0x5e>
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063fa:	4a16      	ldr	r2, [pc, #88]	@ (8006454 <xTaskRemoveFromEventList+0xb4>)
 80063fc:	6013      	str	r3, [r2, #0]
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006402:	4613      	mov	r3, r2
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	4413      	add	r3, r2
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	4a13      	ldr	r2, [pc, #76]	@ (8006458 <xTaskRemoveFromEventList+0xb8>)
 800640c:	441a      	add	r2, r3
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	3304      	adds	r3, #4
 8006412:	4619      	mov	r1, r3
 8006414:	4610      	mov	r0, r2
 8006416:	f7fe fa7d 	bl	8004914 <vListInsertEnd>
 800641a:	e005      	b.n	8006428 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	3318      	adds	r3, #24
 8006420:	4619      	mov	r1, r3
 8006422:	480e      	ldr	r0, [pc, #56]	@ (800645c <xTaskRemoveFromEventList+0xbc>)
 8006424:	f7fe fa76 	bl	8004914 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800642c:	4b0c      	ldr	r3, [pc, #48]	@ (8006460 <xTaskRemoveFromEventList+0xc0>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006432:	429a      	cmp	r2, r3
 8006434:	d905      	bls.n	8006442 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006436:	2301      	movs	r3, #1
 8006438:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800643a:	4b0a      	ldr	r3, [pc, #40]	@ (8006464 <xTaskRemoveFromEventList+0xc4>)
 800643c:	2201      	movs	r2, #1
 800643e:	601a      	str	r2, [r3, #0]
 8006440:	e001      	b.n	8006446 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006442:	2300      	movs	r3, #0
 8006444:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006446:	697b      	ldr	r3, [r7, #20]
}
 8006448:	4618      	mov	r0, r3
 800644a:	3718      	adds	r7, #24
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	20001304 	.word	0x20001304
 8006454:	200012e4 	.word	0x200012e4
 8006458:	20000e0c 	.word	0x20000e0c
 800645c:	2000129c 	.word	0x2000129c
 8006460:	20000e08 	.word	0x20000e08
 8006464:	200012f0 	.word	0x200012f0

08006468 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006470:	4b06      	ldr	r3, [pc, #24]	@ (800648c <vTaskInternalSetTimeOutState+0x24>)
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006478:	4b05      	ldr	r3, [pc, #20]	@ (8006490 <vTaskInternalSetTimeOutState+0x28>)
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	605a      	str	r2, [r3, #4]
}
 8006480:	bf00      	nop
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr
 800648c:	200012f4 	.word	0x200012f4
 8006490:	200012e0 	.word	0x200012e0

08006494 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b088      	sub	sp, #32
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d10b      	bne.n	80064bc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80064a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a8:	f383 8811 	msr	BASEPRI, r3
 80064ac:	f3bf 8f6f 	isb	sy
 80064b0:	f3bf 8f4f 	dsb	sy
 80064b4:	613b      	str	r3, [r7, #16]
}
 80064b6:	bf00      	nop
 80064b8:	bf00      	nop
 80064ba:	e7fd      	b.n	80064b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10b      	bne.n	80064da <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80064c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c6:	f383 8811 	msr	BASEPRI, r3
 80064ca:	f3bf 8f6f 	isb	sy
 80064ce:	f3bf 8f4f 	dsb	sy
 80064d2:	60fb      	str	r3, [r7, #12]
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop
 80064d8:	e7fd      	b.n	80064d6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80064da:	f000 ff95 	bl	8007408 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80064de:	4b1d      	ldr	r3, [pc, #116]	@ (8006554 <xTaskCheckForTimeOut+0xc0>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	69ba      	ldr	r2, [r7, #24]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064f6:	d102      	bne.n	80064fe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80064f8:	2300      	movs	r3, #0
 80064fa:	61fb      	str	r3, [r7, #28]
 80064fc:	e023      	b.n	8006546 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	4b15      	ldr	r3, [pc, #84]	@ (8006558 <xTaskCheckForTimeOut+0xc4>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	429a      	cmp	r2, r3
 8006508:	d007      	beq.n	800651a <xTaskCheckForTimeOut+0x86>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	69ba      	ldr	r2, [r7, #24]
 8006510:	429a      	cmp	r2, r3
 8006512:	d302      	bcc.n	800651a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006514:	2301      	movs	r3, #1
 8006516:	61fb      	str	r3, [r7, #28]
 8006518:	e015      	b.n	8006546 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	697a      	ldr	r2, [r7, #20]
 8006520:	429a      	cmp	r2, r3
 8006522:	d20b      	bcs.n	800653c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	1ad2      	subs	r2, r2, r3
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f7ff ff99 	bl	8006468 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006536:	2300      	movs	r3, #0
 8006538:	61fb      	str	r3, [r7, #28]
 800653a:	e004      	b.n	8006546 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	2200      	movs	r2, #0
 8006540:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006542:	2301      	movs	r3, #1
 8006544:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006546:	f000 ff91 	bl	800746c <vPortExitCritical>

	return xReturn;
 800654a:	69fb      	ldr	r3, [r7, #28]
}
 800654c:	4618      	mov	r0, r3
 800654e:	3720      	adds	r7, #32
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}
 8006554:	200012e0 	.word	0x200012e0
 8006558:	200012f4 	.word	0x200012f4

0800655c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800655c:	b480      	push	{r7}
 800655e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006560:	4b03      	ldr	r3, [pc, #12]	@ (8006570 <vTaskMissedYield+0x14>)
 8006562:	2201      	movs	r2, #1
 8006564:	601a      	str	r2, [r3, #0]
}
 8006566:	bf00      	nop
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr
 8006570:	200012f0 	.word	0x200012f0

08006574 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800657c:	f000 f852 	bl	8006624 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006580:	4b06      	ldr	r3, [pc, #24]	@ (800659c <prvIdleTask+0x28>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	2b01      	cmp	r3, #1
 8006586:	d9f9      	bls.n	800657c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006588:	4b05      	ldr	r3, [pc, #20]	@ (80065a0 <prvIdleTask+0x2c>)
 800658a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800658e:	601a      	str	r2, [r3, #0]
 8006590:	f3bf 8f4f 	dsb	sy
 8006594:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006598:	e7f0      	b.n	800657c <prvIdleTask+0x8>
 800659a:	bf00      	nop
 800659c:	20000e0c 	.word	0x20000e0c
 80065a0:	e000ed04 	.word	0xe000ed04

080065a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b082      	sub	sp, #8
 80065a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065aa:	2300      	movs	r3, #0
 80065ac:	607b      	str	r3, [r7, #4]
 80065ae:	e00c      	b.n	80065ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	4613      	mov	r3, r2
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	4413      	add	r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	4a12      	ldr	r2, [pc, #72]	@ (8006604 <prvInitialiseTaskLists+0x60>)
 80065bc:	4413      	add	r3, r2
 80065be:	4618      	mov	r0, r3
 80065c0:	f7fe f97b 	bl	80048ba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	3301      	adds	r3, #1
 80065c8:	607b      	str	r3, [r7, #4]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2b37      	cmp	r3, #55	@ 0x37
 80065ce:	d9ef      	bls.n	80065b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80065d0:	480d      	ldr	r0, [pc, #52]	@ (8006608 <prvInitialiseTaskLists+0x64>)
 80065d2:	f7fe f972 	bl	80048ba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80065d6:	480d      	ldr	r0, [pc, #52]	@ (800660c <prvInitialiseTaskLists+0x68>)
 80065d8:	f7fe f96f 	bl	80048ba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80065dc:	480c      	ldr	r0, [pc, #48]	@ (8006610 <prvInitialiseTaskLists+0x6c>)
 80065de:	f7fe f96c 	bl	80048ba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80065e2:	480c      	ldr	r0, [pc, #48]	@ (8006614 <prvInitialiseTaskLists+0x70>)
 80065e4:	f7fe f969 	bl	80048ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80065e8:	480b      	ldr	r0, [pc, #44]	@ (8006618 <prvInitialiseTaskLists+0x74>)
 80065ea:	f7fe f966 	bl	80048ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80065ee:	4b0b      	ldr	r3, [pc, #44]	@ (800661c <prvInitialiseTaskLists+0x78>)
 80065f0:	4a05      	ldr	r2, [pc, #20]	@ (8006608 <prvInitialiseTaskLists+0x64>)
 80065f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80065f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006620 <prvInitialiseTaskLists+0x7c>)
 80065f6:	4a05      	ldr	r2, [pc, #20]	@ (800660c <prvInitialiseTaskLists+0x68>)
 80065f8:	601a      	str	r2, [r3, #0]
}
 80065fa:	bf00      	nop
 80065fc:	3708      	adds	r7, #8
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	bf00      	nop
 8006604:	20000e0c 	.word	0x20000e0c
 8006608:	2000126c 	.word	0x2000126c
 800660c:	20001280 	.word	0x20001280
 8006610:	2000129c 	.word	0x2000129c
 8006614:	200012b0 	.word	0x200012b0
 8006618:	200012c8 	.word	0x200012c8
 800661c:	20001294 	.word	0x20001294
 8006620:	20001298 	.word	0x20001298

08006624 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b082      	sub	sp, #8
 8006628:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800662a:	e019      	b.n	8006660 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800662c:	f000 feec 	bl	8007408 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006630:	4b10      	ldr	r3, [pc, #64]	@ (8006674 <prvCheckTasksWaitingTermination+0x50>)
 8006632:	68db      	ldr	r3, [r3, #12]
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	3304      	adds	r3, #4
 800663c:	4618      	mov	r0, r3
 800663e:	f7fe f9c6 	bl	80049ce <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006642:	4b0d      	ldr	r3, [pc, #52]	@ (8006678 <prvCheckTasksWaitingTermination+0x54>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	3b01      	subs	r3, #1
 8006648:	4a0b      	ldr	r2, [pc, #44]	@ (8006678 <prvCheckTasksWaitingTermination+0x54>)
 800664a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800664c:	4b0b      	ldr	r3, [pc, #44]	@ (800667c <prvCheckTasksWaitingTermination+0x58>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	3b01      	subs	r3, #1
 8006652:	4a0a      	ldr	r2, [pc, #40]	@ (800667c <prvCheckTasksWaitingTermination+0x58>)
 8006654:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006656:	f000 ff09 	bl	800746c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f810 	bl	8006680 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006660:	4b06      	ldr	r3, [pc, #24]	@ (800667c <prvCheckTasksWaitingTermination+0x58>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d1e1      	bne.n	800662c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006668:	bf00      	nop
 800666a:	bf00      	nop
 800666c:	3708      	adds	r7, #8
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	200012b0 	.word	0x200012b0
 8006678:	200012dc 	.word	0x200012dc
 800667c:	200012c4 	.word	0x200012c4

08006680 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006680:	b580      	push	{r7, lr}
 8006682:	b084      	sub	sp, #16
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	3354      	adds	r3, #84	@ 0x54
 800668c:	4618      	mov	r0, r3
 800668e:	f001 ff79 	bl	8008584 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006698:	2b00      	cmp	r3, #0
 800669a:	d108      	bne.n	80066ae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a0:	4618      	mov	r0, r3
 80066a2:	f001 f8a1 	bl	80077e8 <vPortFree>
				vPortFree( pxTCB );
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f001 f89e 	bl	80077e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80066ac:	e019      	b.n	80066e2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d103      	bne.n	80066c0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f001 f895 	bl	80077e8 <vPortFree>
	}
 80066be:	e010      	b.n	80066e2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d00b      	beq.n	80066e2 <prvDeleteTCB+0x62>
	__asm volatile
 80066ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ce:	f383 8811 	msr	BASEPRI, r3
 80066d2:	f3bf 8f6f 	isb	sy
 80066d6:	f3bf 8f4f 	dsb	sy
 80066da:	60fb      	str	r3, [r7, #12]
}
 80066dc:	bf00      	nop
 80066de:	bf00      	nop
 80066e0:	e7fd      	b.n	80066de <prvDeleteTCB+0x5e>
	}
 80066e2:	bf00      	nop
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
	...

080066ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006724 <prvResetNextTaskUnblockTime+0x38>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d104      	bne.n	8006706 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80066fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006728 <prvResetNextTaskUnblockTime+0x3c>)
 80066fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006702:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006704:	e008      	b.n	8006718 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006706:	4b07      	ldr	r3, [pc, #28]	@ (8006724 <prvResetNextTaskUnblockTime+0x38>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	4a04      	ldr	r2, [pc, #16]	@ (8006728 <prvResetNextTaskUnblockTime+0x3c>)
 8006716:	6013      	str	r3, [r2, #0]
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr
 8006724:	20001294 	.word	0x20001294
 8006728:	200012fc 	.word	0x200012fc

0800672c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006732:	4b0b      	ldr	r3, [pc, #44]	@ (8006760 <xTaskGetSchedulerState+0x34>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d102      	bne.n	8006740 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800673a:	2301      	movs	r3, #1
 800673c:	607b      	str	r3, [r7, #4]
 800673e:	e008      	b.n	8006752 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006740:	4b08      	ldr	r3, [pc, #32]	@ (8006764 <xTaskGetSchedulerState+0x38>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d102      	bne.n	800674e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006748:	2302      	movs	r3, #2
 800674a:	607b      	str	r3, [r7, #4]
 800674c:	e001      	b.n	8006752 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800674e:	2300      	movs	r3, #0
 8006750:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006752:	687b      	ldr	r3, [r7, #4]
	}
 8006754:	4618      	mov	r0, r3
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr
 8006760:	200012e8 	.word	0x200012e8
 8006764:	20001304 	.word	0x20001304

08006768 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006774:	2300      	movs	r3, #0
 8006776:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d051      	beq.n	8006822 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006782:	4b2a      	ldr	r3, [pc, #168]	@ (800682c <xTaskPriorityInherit+0xc4>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006788:	429a      	cmp	r2, r3
 800678a:	d241      	bcs.n	8006810 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	699b      	ldr	r3, [r3, #24]
 8006790:	2b00      	cmp	r3, #0
 8006792:	db06      	blt.n	80067a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006794:	4b25      	ldr	r3, [pc, #148]	@ (800682c <xTaskPriorityInherit+0xc4>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800679a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	6959      	ldr	r1, [r3, #20]
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067aa:	4613      	mov	r3, r2
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	4413      	add	r3, r2
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	4a1f      	ldr	r2, [pc, #124]	@ (8006830 <xTaskPriorityInherit+0xc8>)
 80067b4:	4413      	add	r3, r2
 80067b6:	4299      	cmp	r1, r3
 80067b8:	d122      	bne.n	8006800 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	3304      	adds	r3, #4
 80067be:	4618      	mov	r0, r3
 80067c0:	f7fe f905 	bl	80049ce <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80067c4:	4b19      	ldr	r3, [pc, #100]	@ (800682c <xTaskPriorityInherit+0xc4>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067d2:	4b18      	ldr	r3, [pc, #96]	@ (8006834 <xTaskPriorityInherit+0xcc>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d903      	bls.n	80067e2 <xTaskPriorityInherit+0x7a>
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067de:	4a15      	ldr	r2, [pc, #84]	@ (8006834 <xTaskPriorityInherit+0xcc>)
 80067e0:	6013      	str	r3, [r2, #0]
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067e6:	4613      	mov	r3, r2
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	4413      	add	r3, r2
 80067ec:	009b      	lsls	r3, r3, #2
 80067ee:	4a10      	ldr	r2, [pc, #64]	@ (8006830 <xTaskPriorityInherit+0xc8>)
 80067f0:	441a      	add	r2, r3
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	3304      	adds	r3, #4
 80067f6:	4619      	mov	r1, r3
 80067f8:	4610      	mov	r0, r2
 80067fa:	f7fe f88b 	bl	8004914 <vListInsertEnd>
 80067fe:	e004      	b.n	800680a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006800:	4b0a      	ldr	r3, [pc, #40]	@ (800682c <xTaskPriorityInherit+0xc4>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800680a:	2301      	movs	r3, #1
 800680c:	60fb      	str	r3, [r7, #12]
 800680e:	e008      	b.n	8006822 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006814:	4b05      	ldr	r3, [pc, #20]	@ (800682c <xTaskPriorityInherit+0xc4>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681a:	429a      	cmp	r2, r3
 800681c:	d201      	bcs.n	8006822 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800681e:	2301      	movs	r3, #1
 8006820:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006822:	68fb      	ldr	r3, [r7, #12]
	}
 8006824:	4618      	mov	r0, r3
 8006826:	3710      	adds	r7, #16
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	20000e08 	.word	0x20000e08
 8006830:	20000e0c 	.word	0x20000e0c
 8006834:	200012e4 	.word	0x200012e4

08006838 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006838:	b580      	push	{r7, lr}
 800683a:	b086      	sub	sp, #24
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006844:	2300      	movs	r3, #0
 8006846:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d058      	beq.n	8006900 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800684e:	4b2f      	ldr	r3, [pc, #188]	@ (800690c <xTaskPriorityDisinherit+0xd4>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	693a      	ldr	r2, [r7, #16]
 8006854:	429a      	cmp	r2, r3
 8006856:	d00b      	beq.n	8006870 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800685c:	f383 8811 	msr	BASEPRI, r3
 8006860:	f3bf 8f6f 	isb	sy
 8006864:	f3bf 8f4f 	dsb	sy
 8006868:	60fb      	str	r3, [r7, #12]
}
 800686a:	bf00      	nop
 800686c:	bf00      	nop
 800686e:	e7fd      	b.n	800686c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006874:	2b00      	cmp	r3, #0
 8006876:	d10b      	bne.n	8006890 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800687c:	f383 8811 	msr	BASEPRI, r3
 8006880:	f3bf 8f6f 	isb	sy
 8006884:	f3bf 8f4f 	dsb	sy
 8006888:	60bb      	str	r3, [r7, #8]
}
 800688a:	bf00      	nop
 800688c:	bf00      	nop
 800688e:	e7fd      	b.n	800688c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006894:	1e5a      	subs	r2, r3, #1
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d02c      	beq.n	8006900 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d128      	bne.n	8006900 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	3304      	adds	r3, #4
 80068b2:	4618      	mov	r0, r3
 80068b4:	f7fe f88b 	bl	80049ce <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006910 <xTaskPriorityDisinherit+0xd8>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d903      	bls.n	80068e0 <xTaskPriorityDisinherit+0xa8>
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068dc:	4a0c      	ldr	r2, [pc, #48]	@ (8006910 <xTaskPriorityDisinherit+0xd8>)
 80068de:	6013      	str	r3, [r2, #0]
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068e4:	4613      	mov	r3, r2
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4413      	add	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	4a09      	ldr	r2, [pc, #36]	@ (8006914 <xTaskPriorityDisinherit+0xdc>)
 80068ee:	441a      	add	r2, r3
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	3304      	adds	r3, #4
 80068f4:	4619      	mov	r1, r3
 80068f6:	4610      	mov	r0, r2
 80068f8:	f7fe f80c 	bl	8004914 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80068fc:	2301      	movs	r3, #1
 80068fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006900:	697b      	ldr	r3, [r7, #20]
	}
 8006902:	4618      	mov	r0, r3
 8006904:	3718      	adds	r7, #24
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	20000e08 	.word	0x20000e08
 8006910:	200012e4 	.word	0x200012e4
 8006914:	20000e0c 	.word	0x20000e0c

08006918 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006918:	b580      	push	{r7, lr}
 800691a:	b088      	sub	sp, #32
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006926:	2301      	movs	r3, #1
 8006928:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d06c      	beq.n	8006a0a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10b      	bne.n	8006950 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693c:	f383 8811 	msr	BASEPRI, r3
 8006940:	f3bf 8f6f 	isb	sy
 8006944:	f3bf 8f4f 	dsb	sy
 8006948:	60fb      	str	r3, [r7, #12]
}
 800694a:	bf00      	nop
 800694c:	bf00      	nop
 800694e:	e7fd      	b.n	800694c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006954:	683a      	ldr	r2, [r7, #0]
 8006956:	429a      	cmp	r2, r3
 8006958:	d902      	bls.n	8006960 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	61fb      	str	r3, [r7, #28]
 800695e:	e002      	b.n	8006966 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006964:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696a:	69fa      	ldr	r2, [r7, #28]
 800696c:	429a      	cmp	r2, r3
 800696e:	d04c      	beq.n	8006a0a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006970:	69bb      	ldr	r3, [r7, #24]
 8006972:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	429a      	cmp	r2, r3
 8006978:	d147      	bne.n	8006a0a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800697a:	4b26      	ldr	r3, [pc, #152]	@ (8006a14 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	69ba      	ldr	r2, [r7, #24]
 8006980:	429a      	cmp	r2, r3
 8006982:	d10b      	bne.n	800699c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006988:	f383 8811 	msr	BASEPRI, r3
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	60bb      	str	r3, [r7, #8]
}
 8006996:	bf00      	nop
 8006998:	bf00      	nop
 800699a:	e7fd      	b.n	8006998 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	69fa      	ldr	r2, [r7, #28]
 80069a6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	699b      	ldr	r3, [r3, #24]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	db04      	blt.n	80069ba <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	6959      	ldr	r1, [r3, #20]
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	4613      	mov	r3, r2
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	4413      	add	r3, r2
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	4a13      	ldr	r2, [pc, #76]	@ (8006a18 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80069ca:	4413      	add	r3, r2
 80069cc:	4299      	cmp	r1, r3
 80069ce:	d11c      	bne.n	8006a0a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	3304      	adds	r3, #4
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7fd fffa 	bl	80049ce <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069de:	4b0f      	ldr	r3, [pc, #60]	@ (8006a1c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d903      	bls.n	80069ee <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ea:	4a0c      	ldr	r2, [pc, #48]	@ (8006a1c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80069ec:	6013      	str	r3, [r2, #0]
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069f2:	4613      	mov	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	4413      	add	r3, r2
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	4a07      	ldr	r2, [pc, #28]	@ (8006a18 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80069fc:	441a      	add	r2, r3
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	3304      	adds	r3, #4
 8006a02:	4619      	mov	r1, r3
 8006a04:	4610      	mov	r0, r2
 8006a06:	f7fd ff85 	bl	8004914 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a0a:	bf00      	nop
 8006a0c:	3720      	adds	r7, #32
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	20000e08 	.word	0x20000e08
 8006a18:	20000e0c 	.word	0x20000e0c
 8006a1c:	200012e4 	.word	0x200012e4

08006a20 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006a20:	b480      	push	{r7}
 8006a22:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006a24:	4b07      	ldr	r3, [pc, #28]	@ (8006a44 <pvTaskIncrementMutexHeldCount+0x24>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d004      	beq.n	8006a36 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006a2c:	4b05      	ldr	r3, [pc, #20]	@ (8006a44 <pvTaskIncrementMutexHeldCount+0x24>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006a32:	3201      	adds	r2, #1
 8006a34:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006a36:	4b03      	ldr	r3, [pc, #12]	@ (8006a44 <pvTaskIncrementMutexHeldCount+0x24>)
 8006a38:	681b      	ldr	r3, [r3, #0]
	}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr
 8006a44:	20000e08 	.word	0x20000e08

08006a48 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006a52:	4b21      	ldr	r3, [pc, #132]	@ (8006ad8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a58:	4b20      	ldr	r3, [pc, #128]	@ (8006adc <prvAddCurrentTaskToDelayedList+0x94>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7fd ffb5 	bl	80049ce <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a6a:	d10a      	bne.n	8006a82 <prvAddCurrentTaskToDelayedList+0x3a>
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d007      	beq.n	8006a82 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a72:	4b1a      	ldr	r3, [pc, #104]	@ (8006adc <prvAddCurrentTaskToDelayedList+0x94>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	3304      	adds	r3, #4
 8006a78:	4619      	mov	r1, r3
 8006a7a:	4819      	ldr	r0, [pc, #100]	@ (8006ae0 <prvAddCurrentTaskToDelayedList+0x98>)
 8006a7c:	f7fd ff4a 	bl	8004914 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006a80:	e026      	b.n	8006ad0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006a82:	68fa      	ldr	r2, [r7, #12]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4413      	add	r3, r2
 8006a88:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006a8a:	4b14      	ldr	r3, [pc, #80]	@ (8006adc <prvAddCurrentTaskToDelayedList+0x94>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d209      	bcs.n	8006aae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a9a:	4b12      	ldr	r3, [pc, #72]	@ (8006ae4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8006adc <prvAddCurrentTaskToDelayedList+0x94>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	3304      	adds	r3, #4
 8006aa4:	4619      	mov	r1, r3
 8006aa6:	4610      	mov	r0, r2
 8006aa8:	f7fd ff58 	bl	800495c <vListInsert>
}
 8006aac:	e010      	b.n	8006ad0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006aae:	4b0e      	ldr	r3, [pc, #56]	@ (8006ae8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8006adc <prvAddCurrentTaskToDelayedList+0x94>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	3304      	adds	r3, #4
 8006ab8:	4619      	mov	r1, r3
 8006aba:	4610      	mov	r0, r2
 8006abc:	f7fd ff4e 	bl	800495c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8006aec <prvAddCurrentTaskToDelayedList+0xa4>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68ba      	ldr	r2, [r7, #8]
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d202      	bcs.n	8006ad0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006aca:	4a08      	ldr	r2, [pc, #32]	@ (8006aec <prvAddCurrentTaskToDelayedList+0xa4>)
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	6013      	str	r3, [r2, #0]
}
 8006ad0:	bf00      	nop
 8006ad2:	3710      	adds	r7, #16
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}
 8006ad8:	200012e0 	.word	0x200012e0
 8006adc:	20000e08 	.word	0x20000e08
 8006ae0:	200012c8 	.word	0x200012c8
 8006ae4:	20001298 	.word	0x20001298
 8006ae8:	20001294 	.word	0x20001294
 8006aec:	200012fc 	.word	0x200012fc

08006af0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b08a      	sub	sp, #40	@ 0x28
 8006af4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006af6:	2300      	movs	r3, #0
 8006af8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006afa:	f000 fb13 	bl	8007124 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006afe:	4b1d      	ldr	r3, [pc, #116]	@ (8006b74 <xTimerCreateTimerTask+0x84>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d021      	beq.n	8006b4a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006b06:	2300      	movs	r3, #0
 8006b08:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006b0e:	1d3a      	adds	r2, r7, #4
 8006b10:	f107 0108 	add.w	r1, r7, #8
 8006b14:	f107 030c 	add.w	r3, r7, #12
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f7fd fe61 	bl	80047e0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006b1e:	6879      	ldr	r1, [r7, #4]
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	9202      	str	r2, [sp, #8]
 8006b26:	9301      	str	r3, [sp, #4]
 8006b28:	2302      	movs	r3, #2
 8006b2a:	9300      	str	r3, [sp, #0]
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	460a      	mov	r2, r1
 8006b30:	4911      	ldr	r1, [pc, #68]	@ (8006b78 <xTimerCreateTimerTask+0x88>)
 8006b32:	4812      	ldr	r0, [pc, #72]	@ (8006b7c <xTimerCreateTimerTask+0x8c>)
 8006b34:	f7fe ffa2 	bl	8005a7c <xTaskCreateStatic>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	4a11      	ldr	r2, [pc, #68]	@ (8006b80 <xTimerCreateTimerTask+0x90>)
 8006b3c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006b3e:	4b10      	ldr	r3, [pc, #64]	@ (8006b80 <xTimerCreateTimerTask+0x90>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d001      	beq.n	8006b4a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006b46:	2301      	movs	r3, #1
 8006b48:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d10b      	bne.n	8006b68 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b54:	f383 8811 	msr	BASEPRI, r3
 8006b58:	f3bf 8f6f 	isb	sy
 8006b5c:	f3bf 8f4f 	dsb	sy
 8006b60:	613b      	str	r3, [r7, #16]
}
 8006b62:	bf00      	nop
 8006b64:	bf00      	nop
 8006b66:	e7fd      	b.n	8006b64 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006b68:	697b      	ldr	r3, [r7, #20]
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3718      	adds	r7, #24
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	20001338 	.word	0x20001338
 8006b78:	0800a920 	.word	0x0800a920
 8006b7c:	08006cbd 	.word	0x08006cbd
 8006b80:	2000133c 	.word	0x2000133c

08006b84 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b08a      	sub	sp, #40	@ 0x28
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	607a      	str	r2, [r7, #4]
 8006b90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006b92:	2300      	movs	r3, #0
 8006b94:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d10b      	bne.n	8006bb4 <xTimerGenericCommand+0x30>
	__asm volatile
 8006b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba0:	f383 8811 	msr	BASEPRI, r3
 8006ba4:	f3bf 8f6f 	isb	sy
 8006ba8:	f3bf 8f4f 	dsb	sy
 8006bac:	623b      	str	r3, [r7, #32]
}
 8006bae:	bf00      	nop
 8006bb0:	bf00      	nop
 8006bb2:	e7fd      	b.n	8006bb0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006bb4:	4b19      	ldr	r3, [pc, #100]	@ (8006c1c <xTimerGenericCommand+0x98>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d02a      	beq.n	8006c12 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	2b05      	cmp	r3, #5
 8006bcc:	dc18      	bgt.n	8006c00 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006bce:	f7ff fdad 	bl	800672c <xTaskGetSchedulerState>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b02      	cmp	r3, #2
 8006bd6:	d109      	bne.n	8006bec <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006bd8:	4b10      	ldr	r3, [pc, #64]	@ (8006c1c <xTimerGenericCommand+0x98>)
 8006bda:	6818      	ldr	r0, [r3, #0]
 8006bdc:	f107 0110 	add.w	r1, r7, #16
 8006be0:	2300      	movs	r3, #0
 8006be2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006be4:	f7fe f8d2 	bl	8004d8c <xQueueGenericSend>
 8006be8:	6278      	str	r0, [r7, #36]	@ 0x24
 8006bea:	e012      	b.n	8006c12 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006bec:	4b0b      	ldr	r3, [pc, #44]	@ (8006c1c <xTimerGenericCommand+0x98>)
 8006bee:	6818      	ldr	r0, [r3, #0]
 8006bf0:	f107 0110 	add.w	r1, r7, #16
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	f7fe f8c8 	bl	8004d8c <xQueueGenericSend>
 8006bfc:	6278      	str	r0, [r7, #36]	@ 0x24
 8006bfe:	e008      	b.n	8006c12 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006c00:	4b06      	ldr	r3, [pc, #24]	@ (8006c1c <xTimerGenericCommand+0x98>)
 8006c02:	6818      	ldr	r0, [r3, #0]
 8006c04:	f107 0110 	add.w	r1, r7, #16
 8006c08:	2300      	movs	r3, #0
 8006c0a:	683a      	ldr	r2, [r7, #0]
 8006c0c:	f7fe f9c0 	bl	8004f90 <xQueueGenericSendFromISR>
 8006c10:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	3728      	adds	r7, #40	@ 0x28
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}
 8006c1c:	20001338 	.word	0x20001338

08006c20 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b088      	sub	sp, #32
 8006c24:	af02      	add	r7, sp, #8
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c2a:	4b23      	ldr	r3, [pc, #140]	@ (8006cb8 <prvProcessExpiredTimer+0x98>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	3304      	adds	r3, #4
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7fd fec8 	bl	80049ce <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c44:	f003 0304 	and.w	r3, r3, #4
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d023      	beq.n	8006c94 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	699a      	ldr	r2, [r3, #24]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	18d1      	adds	r1, r2, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	683a      	ldr	r2, [r7, #0]
 8006c58:	6978      	ldr	r0, [r7, #20]
 8006c5a:	f000 f8d5 	bl	8006e08 <prvInsertTimerInActiveList>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d020      	beq.n	8006ca6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006c64:	2300      	movs	r3, #0
 8006c66:	9300      	str	r3, [sp, #0]
 8006c68:	2300      	movs	r3, #0
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	6978      	ldr	r0, [r7, #20]
 8006c70:	f7ff ff88 	bl	8006b84 <xTimerGenericCommand>
 8006c74:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d114      	bne.n	8006ca6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c80:	f383 8811 	msr	BASEPRI, r3
 8006c84:	f3bf 8f6f 	isb	sy
 8006c88:	f3bf 8f4f 	dsb	sy
 8006c8c:	60fb      	str	r3, [r7, #12]
}
 8006c8e:	bf00      	nop
 8006c90:	bf00      	nop
 8006c92:	e7fd      	b.n	8006c90 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c9a:	f023 0301 	bic.w	r3, r3, #1
 8006c9e:	b2da      	uxtb	r2, r3
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	6a1b      	ldr	r3, [r3, #32]
 8006caa:	6978      	ldr	r0, [r7, #20]
 8006cac:	4798      	blx	r3
}
 8006cae:	bf00      	nop
 8006cb0:	3718      	adds	r7, #24
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	20001330 	.word	0x20001330

08006cbc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006cc4:	f107 0308 	add.w	r3, r7, #8
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f000 f859 	bl	8006d80 <prvGetNextExpireTime>
 8006cce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f000 f805 	bl	8006ce4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006cda:	f000 f8d7 	bl	8006e8c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006cde:	bf00      	nop
 8006ce0:	e7f0      	b.n	8006cc4 <prvTimerTask+0x8>
	...

08006ce4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006cee:	f7ff f929 	bl	8005f44 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006cf2:	f107 0308 	add.w	r3, r7, #8
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f000 f866 	bl	8006dc8 <prvSampleTimeNow>
 8006cfc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d130      	bne.n	8006d66 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d10a      	bne.n	8006d20 <prvProcessTimerOrBlockTask+0x3c>
 8006d0a:	687a      	ldr	r2, [r7, #4]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d806      	bhi.n	8006d20 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006d12:	f7ff f925 	bl	8005f60 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006d16:	68f9      	ldr	r1, [r7, #12]
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f7ff ff81 	bl	8006c20 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006d1e:	e024      	b.n	8006d6a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d008      	beq.n	8006d38 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006d26:	4b13      	ldr	r3, [pc, #76]	@ (8006d74 <prvProcessTimerOrBlockTask+0x90>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d101      	bne.n	8006d34 <prvProcessTimerOrBlockTask+0x50>
 8006d30:	2301      	movs	r3, #1
 8006d32:	e000      	b.n	8006d36 <prvProcessTimerOrBlockTask+0x52>
 8006d34:	2300      	movs	r3, #0
 8006d36:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006d38:	4b0f      	ldr	r3, [pc, #60]	@ (8006d78 <prvProcessTimerOrBlockTask+0x94>)
 8006d3a:	6818      	ldr	r0, [r3, #0]
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	1ad3      	subs	r3, r2, r3
 8006d42:	683a      	ldr	r2, [r7, #0]
 8006d44:	4619      	mov	r1, r3
 8006d46:	f7fe fe65 	bl	8005a14 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006d4a:	f7ff f909 	bl	8005f60 <xTaskResumeAll>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d10a      	bne.n	8006d6a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006d54:	4b09      	ldr	r3, [pc, #36]	@ (8006d7c <prvProcessTimerOrBlockTask+0x98>)
 8006d56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d5a:	601a      	str	r2, [r3, #0]
 8006d5c:	f3bf 8f4f 	dsb	sy
 8006d60:	f3bf 8f6f 	isb	sy
}
 8006d64:	e001      	b.n	8006d6a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006d66:	f7ff f8fb 	bl	8005f60 <xTaskResumeAll>
}
 8006d6a:	bf00      	nop
 8006d6c:	3710      	adds	r7, #16
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	20001334 	.word	0x20001334
 8006d78:	20001338 	.word	0x20001338
 8006d7c:	e000ed04 	.word	0xe000ed04

08006d80 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006d80:	b480      	push	{r7}
 8006d82:	b085      	sub	sp, #20
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006d88:	4b0e      	ldr	r3, [pc, #56]	@ (8006dc4 <prvGetNextExpireTime+0x44>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d101      	bne.n	8006d96 <prvGetNextExpireTime+0x16>
 8006d92:	2201      	movs	r2, #1
 8006d94:	e000      	b.n	8006d98 <prvGetNextExpireTime+0x18>
 8006d96:	2200      	movs	r2, #0
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d105      	bne.n	8006db0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006da4:	4b07      	ldr	r3, [pc, #28]	@ (8006dc4 <prvGetNextExpireTime+0x44>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	60fb      	str	r3, [r7, #12]
 8006dae:	e001      	b.n	8006db4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006db0:	2300      	movs	r3, #0
 8006db2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006db4:	68fb      	ldr	r3, [r7, #12]
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3714      	adds	r7, #20
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop
 8006dc4:	20001330 	.word	0x20001330

08006dc8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006dd0:	f7ff f964 	bl	800609c <xTaskGetTickCount>
 8006dd4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8006e04 <prvSampleTimeNow+0x3c>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d205      	bcs.n	8006dec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006de0:	f000 f93a 	bl	8007058 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	601a      	str	r2, [r3, #0]
 8006dea:	e002      	b.n	8006df2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006df2:	4a04      	ldr	r2, [pc, #16]	@ (8006e04 <prvSampleTimeNow+0x3c>)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006df8:	68fb      	ldr	r3, [r7, #12]
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3710      	adds	r7, #16
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	20001340 	.word	0x20001340

08006e08 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b086      	sub	sp, #24
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	607a      	str	r2, [r7, #4]
 8006e14:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006e16:	2300      	movs	r3, #0
 8006e18:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	68ba      	ldr	r2, [r7, #8]
 8006e1e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006e26:	68ba      	ldr	r2, [r7, #8]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d812      	bhi.n	8006e54 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	1ad2      	subs	r2, r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	699b      	ldr	r3, [r3, #24]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d302      	bcc.n	8006e42 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	617b      	str	r3, [r7, #20]
 8006e40:	e01b      	b.n	8006e7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006e42:	4b10      	ldr	r3, [pc, #64]	@ (8006e84 <prvInsertTimerInActiveList+0x7c>)
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	3304      	adds	r3, #4
 8006e4a:	4619      	mov	r1, r3
 8006e4c:	4610      	mov	r0, r2
 8006e4e:	f7fd fd85 	bl	800495c <vListInsert>
 8006e52:	e012      	b.n	8006e7a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d206      	bcs.n	8006e6a <prvInsertTimerInActiveList+0x62>
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d302      	bcc.n	8006e6a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006e64:	2301      	movs	r3, #1
 8006e66:	617b      	str	r3, [r7, #20]
 8006e68:	e007      	b.n	8006e7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e6a:	4b07      	ldr	r3, [pc, #28]	@ (8006e88 <prvInsertTimerInActiveList+0x80>)
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	3304      	adds	r3, #4
 8006e72:	4619      	mov	r1, r3
 8006e74:	4610      	mov	r0, r2
 8006e76:	f7fd fd71 	bl	800495c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006e7a:	697b      	ldr	r3, [r7, #20]
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3718      	adds	r7, #24
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	20001334 	.word	0x20001334
 8006e88:	20001330 	.word	0x20001330

08006e8c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b08e      	sub	sp, #56	@ 0x38
 8006e90:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006e92:	e0ce      	b.n	8007032 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	da19      	bge.n	8006ece <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006e9a:	1d3b      	adds	r3, r7, #4
 8006e9c:	3304      	adds	r3, #4
 8006e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d10b      	bne.n	8006ebe <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eaa:	f383 8811 	msr	BASEPRI, r3
 8006eae:	f3bf 8f6f 	isb	sy
 8006eb2:	f3bf 8f4f 	dsb	sy
 8006eb6:	61fb      	str	r3, [r7, #28]
}
 8006eb8:	bf00      	nop
 8006eba:	bf00      	nop
 8006ebc:	e7fd      	b.n	8006eba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ec4:	6850      	ldr	r0, [r2, #4]
 8006ec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ec8:	6892      	ldr	r2, [r2, #8]
 8006eca:	4611      	mov	r1, r2
 8006ecc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f2c0 80ae 	blt.w	8007032 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006edc:	695b      	ldr	r3, [r3, #20]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d004      	beq.n	8006eec <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee4:	3304      	adds	r3, #4
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f7fd fd71 	bl	80049ce <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006eec:	463b      	mov	r3, r7
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7ff ff6a 	bl	8006dc8 <prvSampleTimeNow>
 8006ef4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2b09      	cmp	r3, #9
 8006efa:	f200 8097 	bhi.w	800702c <prvProcessReceivedCommands+0x1a0>
 8006efe:	a201      	add	r2, pc, #4	@ (adr r2, 8006f04 <prvProcessReceivedCommands+0x78>)
 8006f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f04:	08006f2d 	.word	0x08006f2d
 8006f08:	08006f2d 	.word	0x08006f2d
 8006f0c:	08006f2d 	.word	0x08006f2d
 8006f10:	08006fa3 	.word	0x08006fa3
 8006f14:	08006fb7 	.word	0x08006fb7
 8006f18:	08007003 	.word	0x08007003
 8006f1c:	08006f2d 	.word	0x08006f2d
 8006f20:	08006f2d 	.word	0x08006f2d
 8006f24:	08006fa3 	.word	0x08006fa3
 8006f28:	08006fb7 	.word	0x08006fb7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f32:	f043 0301 	orr.w	r3, r3, #1
 8006f36:	b2da      	uxtb	r2, r3
 8006f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f42:	699b      	ldr	r3, [r3, #24]
 8006f44:	18d1      	adds	r1, r2, r3
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f4c:	f7ff ff5c 	bl	8006e08 <prvInsertTimerInActiveList>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d06c      	beq.n	8007030 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f58:	6a1b      	ldr	r3, [r3, #32]
 8006f5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f5c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f64:	f003 0304 	and.w	r3, r3, #4
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d061      	beq.n	8007030 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006f6c:	68ba      	ldr	r2, [r7, #8]
 8006f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f70:	699b      	ldr	r3, [r3, #24]
 8006f72:	441a      	add	r2, r3
 8006f74:	2300      	movs	r3, #0
 8006f76:	9300      	str	r3, [sp, #0]
 8006f78:	2300      	movs	r3, #0
 8006f7a:	2100      	movs	r1, #0
 8006f7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f7e:	f7ff fe01 	bl	8006b84 <xTimerGenericCommand>
 8006f82:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006f84:	6a3b      	ldr	r3, [r7, #32]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d152      	bne.n	8007030 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f8e:	f383 8811 	msr	BASEPRI, r3
 8006f92:	f3bf 8f6f 	isb	sy
 8006f96:	f3bf 8f4f 	dsb	sy
 8006f9a:	61bb      	str	r3, [r7, #24]
}
 8006f9c:	bf00      	nop
 8006f9e:	bf00      	nop
 8006fa0:	e7fd      	b.n	8006f9e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006fa8:	f023 0301 	bic.w	r3, r3, #1
 8006fac:	b2da      	uxtb	r2, r3
 8006fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fb0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006fb4:	e03d      	b.n	8007032 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006fbc:	f043 0301 	orr.w	r3, r3, #1
 8006fc0:	b2da      	uxtb	r2, r3
 8006fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fc4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006fc8:	68ba      	ldr	r2, [r7, #8]
 8006fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fcc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd0:	699b      	ldr	r3, [r3, #24]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d10b      	bne.n	8006fee <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fda:	f383 8811 	msr	BASEPRI, r3
 8006fde:	f3bf 8f6f 	isb	sy
 8006fe2:	f3bf 8f4f 	dsb	sy
 8006fe6:	617b      	str	r3, [r7, #20]
}
 8006fe8:	bf00      	nop
 8006fea:	bf00      	nop
 8006fec:	e7fd      	b.n	8006fea <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ff0:	699a      	ldr	r2, [r3, #24]
 8006ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff4:	18d1      	adds	r1, r2, r3
 8006ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ffa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ffc:	f7ff ff04 	bl	8006e08 <prvInsertTimerInActiveList>
					break;
 8007000:	e017      	b.n	8007032 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007004:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007008:	f003 0302 	and.w	r3, r3, #2
 800700c:	2b00      	cmp	r3, #0
 800700e:	d103      	bne.n	8007018 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007010:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007012:	f000 fbe9 	bl	80077e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007016:	e00c      	b.n	8007032 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800701a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800701e:	f023 0301 	bic.w	r3, r3, #1
 8007022:	b2da      	uxtb	r2, r3
 8007024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007026:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800702a:	e002      	b.n	8007032 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800702c:	bf00      	nop
 800702e:	e000      	b.n	8007032 <prvProcessReceivedCommands+0x1a6>
					break;
 8007030:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007032:	4b08      	ldr	r3, [pc, #32]	@ (8007054 <prvProcessReceivedCommands+0x1c8>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	1d39      	adds	r1, r7, #4
 8007038:	2200      	movs	r2, #0
 800703a:	4618      	mov	r0, r3
 800703c:	f7fe f8d6 	bl	80051ec <xQueueReceive>
 8007040:	4603      	mov	r3, r0
 8007042:	2b00      	cmp	r3, #0
 8007044:	f47f af26 	bne.w	8006e94 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007048:	bf00      	nop
 800704a:	bf00      	nop
 800704c:	3730      	adds	r7, #48	@ 0x30
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop
 8007054:	20001338 	.word	0x20001338

08007058 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b088      	sub	sp, #32
 800705c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800705e:	e049      	b.n	80070f4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007060:	4b2e      	ldr	r3, [pc, #184]	@ (800711c <prvSwitchTimerLists+0xc4>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800706a:	4b2c      	ldr	r3, [pc, #176]	@ (800711c <prvSwitchTimerLists+0xc4>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	3304      	adds	r3, #4
 8007078:	4618      	mov	r0, r3
 800707a:	f7fd fca8 	bl	80049ce <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6a1b      	ldr	r3, [r3, #32]
 8007082:	68f8      	ldr	r0, [r7, #12]
 8007084:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800708c:	f003 0304 	and.w	r3, r3, #4
 8007090:	2b00      	cmp	r3, #0
 8007092:	d02f      	beq.n	80070f4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	693a      	ldr	r2, [r7, #16]
 800709a:	4413      	add	r3, r2
 800709c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800709e:	68ba      	ldr	r2, [r7, #8]
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d90e      	bls.n	80070c4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	68ba      	ldr	r2, [r7, #8]
 80070aa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80070b2:	4b1a      	ldr	r3, [pc, #104]	@ (800711c <prvSwitchTimerLists+0xc4>)
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	3304      	adds	r3, #4
 80070ba:	4619      	mov	r1, r3
 80070bc:	4610      	mov	r0, r2
 80070be:	f7fd fc4d 	bl	800495c <vListInsert>
 80070c2:	e017      	b.n	80070f4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80070c4:	2300      	movs	r3, #0
 80070c6:	9300      	str	r3, [sp, #0]
 80070c8:	2300      	movs	r3, #0
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	2100      	movs	r1, #0
 80070ce:	68f8      	ldr	r0, [r7, #12]
 80070d0:	f7ff fd58 	bl	8006b84 <xTimerGenericCommand>
 80070d4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10b      	bne.n	80070f4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80070dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e0:	f383 8811 	msr	BASEPRI, r3
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	603b      	str	r3, [r7, #0]
}
 80070ee:	bf00      	nop
 80070f0:	bf00      	nop
 80070f2:	e7fd      	b.n	80070f0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80070f4:	4b09      	ldr	r3, [pc, #36]	@ (800711c <prvSwitchTimerLists+0xc4>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d1b0      	bne.n	8007060 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80070fe:	4b07      	ldr	r3, [pc, #28]	@ (800711c <prvSwitchTimerLists+0xc4>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007104:	4b06      	ldr	r3, [pc, #24]	@ (8007120 <prvSwitchTimerLists+0xc8>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a04      	ldr	r2, [pc, #16]	@ (800711c <prvSwitchTimerLists+0xc4>)
 800710a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800710c:	4a04      	ldr	r2, [pc, #16]	@ (8007120 <prvSwitchTimerLists+0xc8>)
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	6013      	str	r3, [r2, #0]
}
 8007112:	bf00      	nop
 8007114:	3718      	adds	r7, #24
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
 800711a:	bf00      	nop
 800711c:	20001330 	.word	0x20001330
 8007120:	20001334 	.word	0x20001334

08007124 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b082      	sub	sp, #8
 8007128:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800712a:	f000 f96d 	bl	8007408 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800712e:	4b15      	ldr	r3, [pc, #84]	@ (8007184 <prvCheckForValidListAndQueue+0x60>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d120      	bne.n	8007178 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007136:	4814      	ldr	r0, [pc, #80]	@ (8007188 <prvCheckForValidListAndQueue+0x64>)
 8007138:	f7fd fbbf 	bl	80048ba <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800713c:	4813      	ldr	r0, [pc, #76]	@ (800718c <prvCheckForValidListAndQueue+0x68>)
 800713e:	f7fd fbbc 	bl	80048ba <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007142:	4b13      	ldr	r3, [pc, #76]	@ (8007190 <prvCheckForValidListAndQueue+0x6c>)
 8007144:	4a10      	ldr	r2, [pc, #64]	@ (8007188 <prvCheckForValidListAndQueue+0x64>)
 8007146:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007148:	4b12      	ldr	r3, [pc, #72]	@ (8007194 <prvCheckForValidListAndQueue+0x70>)
 800714a:	4a10      	ldr	r2, [pc, #64]	@ (800718c <prvCheckForValidListAndQueue+0x68>)
 800714c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800714e:	2300      	movs	r3, #0
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	4b11      	ldr	r3, [pc, #68]	@ (8007198 <prvCheckForValidListAndQueue+0x74>)
 8007154:	4a11      	ldr	r2, [pc, #68]	@ (800719c <prvCheckForValidListAndQueue+0x78>)
 8007156:	2110      	movs	r1, #16
 8007158:	200a      	movs	r0, #10
 800715a:	f7fd fccd 	bl	8004af8 <xQueueGenericCreateStatic>
 800715e:	4603      	mov	r3, r0
 8007160:	4a08      	ldr	r2, [pc, #32]	@ (8007184 <prvCheckForValidListAndQueue+0x60>)
 8007162:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007164:	4b07      	ldr	r3, [pc, #28]	@ (8007184 <prvCheckForValidListAndQueue+0x60>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d005      	beq.n	8007178 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800716c:	4b05      	ldr	r3, [pc, #20]	@ (8007184 <prvCheckForValidListAndQueue+0x60>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	490b      	ldr	r1, [pc, #44]	@ (80071a0 <prvCheckForValidListAndQueue+0x7c>)
 8007172:	4618      	mov	r0, r3
 8007174:	f7fe fbfa 	bl	800596c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007178:	f000 f978 	bl	800746c <vPortExitCritical>
}
 800717c:	bf00      	nop
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	20001338 	.word	0x20001338
 8007188:	20001308 	.word	0x20001308
 800718c:	2000131c 	.word	0x2000131c
 8007190:	20001330 	.word	0x20001330
 8007194:	20001334 	.word	0x20001334
 8007198:	200013e4 	.word	0x200013e4
 800719c:	20001344 	.word	0x20001344
 80071a0:	0800a928 	.word	0x0800a928

080071a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80071a4:	b480      	push	{r7}
 80071a6:	b085      	sub	sp, #20
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	60b9      	str	r1, [r7, #8]
 80071ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	3b04      	subs	r3, #4
 80071b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80071bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	3b04      	subs	r3, #4
 80071c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	f023 0201 	bic.w	r2, r3, #1
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	3b04      	subs	r3, #4
 80071d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80071d4:	4a0c      	ldr	r2, [pc, #48]	@ (8007208 <pxPortInitialiseStack+0x64>)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	3b14      	subs	r3, #20
 80071de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80071e0:	687a      	ldr	r2, [r7, #4]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	3b04      	subs	r3, #4
 80071ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f06f 0202 	mvn.w	r2, #2
 80071f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	3b20      	subs	r3, #32
 80071f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80071fa:	68fb      	ldr	r3, [r7, #12]
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3714      	adds	r7, #20
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr
 8007208:	0800720d 	.word	0x0800720d

0800720c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800720c:	b480      	push	{r7}
 800720e:	b085      	sub	sp, #20
 8007210:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007212:	2300      	movs	r3, #0
 8007214:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007216:	4b13      	ldr	r3, [pc, #76]	@ (8007264 <prvTaskExitError+0x58>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800721e:	d00b      	beq.n	8007238 <prvTaskExitError+0x2c>
	__asm volatile
 8007220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007224:	f383 8811 	msr	BASEPRI, r3
 8007228:	f3bf 8f6f 	isb	sy
 800722c:	f3bf 8f4f 	dsb	sy
 8007230:	60fb      	str	r3, [r7, #12]
}
 8007232:	bf00      	nop
 8007234:	bf00      	nop
 8007236:	e7fd      	b.n	8007234 <prvTaskExitError+0x28>
	__asm volatile
 8007238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800723c:	f383 8811 	msr	BASEPRI, r3
 8007240:	f3bf 8f6f 	isb	sy
 8007244:	f3bf 8f4f 	dsb	sy
 8007248:	60bb      	str	r3, [r7, #8]
}
 800724a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800724c:	bf00      	nop
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d0fc      	beq.n	800724e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007254:	bf00      	nop
 8007256:	bf00      	nop
 8007258:	3714      	adds	r7, #20
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr
 8007262:	bf00      	nop
 8007264:	2000000c 	.word	0x2000000c
	...

08007270 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007270:	4b07      	ldr	r3, [pc, #28]	@ (8007290 <pxCurrentTCBConst2>)
 8007272:	6819      	ldr	r1, [r3, #0]
 8007274:	6808      	ldr	r0, [r1, #0]
 8007276:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800727a:	f380 8809 	msr	PSP, r0
 800727e:	f3bf 8f6f 	isb	sy
 8007282:	f04f 0000 	mov.w	r0, #0
 8007286:	f380 8811 	msr	BASEPRI, r0
 800728a:	4770      	bx	lr
 800728c:	f3af 8000 	nop.w

08007290 <pxCurrentTCBConst2>:
 8007290:	20000e08 	.word	0x20000e08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007294:	bf00      	nop
 8007296:	bf00      	nop

08007298 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007298:	4808      	ldr	r0, [pc, #32]	@ (80072bc <prvPortStartFirstTask+0x24>)
 800729a:	6800      	ldr	r0, [r0, #0]
 800729c:	6800      	ldr	r0, [r0, #0]
 800729e:	f380 8808 	msr	MSP, r0
 80072a2:	f04f 0000 	mov.w	r0, #0
 80072a6:	f380 8814 	msr	CONTROL, r0
 80072aa:	b662      	cpsie	i
 80072ac:	b661      	cpsie	f
 80072ae:	f3bf 8f4f 	dsb	sy
 80072b2:	f3bf 8f6f 	isb	sy
 80072b6:	df00      	svc	0
 80072b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80072ba:	bf00      	nop
 80072bc:	e000ed08 	.word	0xe000ed08

080072c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b086      	sub	sp, #24
 80072c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80072c6:	4b47      	ldr	r3, [pc, #284]	@ (80073e4 <xPortStartScheduler+0x124>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a47      	ldr	r2, [pc, #284]	@ (80073e8 <xPortStartScheduler+0x128>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d10b      	bne.n	80072e8 <xPortStartScheduler+0x28>
	__asm volatile
 80072d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d4:	f383 8811 	msr	BASEPRI, r3
 80072d8:	f3bf 8f6f 	isb	sy
 80072dc:	f3bf 8f4f 	dsb	sy
 80072e0:	613b      	str	r3, [r7, #16]
}
 80072e2:	bf00      	nop
 80072e4:	bf00      	nop
 80072e6:	e7fd      	b.n	80072e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80072e8:	4b3e      	ldr	r3, [pc, #248]	@ (80073e4 <xPortStartScheduler+0x124>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a3f      	ldr	r2, [pc, #252]	@ (80073ec <xPortStartScheduler+0x12c>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d10b      	bne.n	800730a <xPortStartScheduler+0x4a>
	__asm volatile
 80072f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072f6:	f383 8811 	msr	BASEPRI, r3
 80072fa:	f3bf 8f6f 	isb	sy
 80072fe:	f3bf 8f4f 	dsb	sy
 8007302:	60fb      	str	r3, [r7, #12]
}
 8007304:	bf00      	nop
 8007306:	bf00      	nop
 8007308:	e7fd      	b.n	8007306 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800730a:	4b39      	ldr	r3, [pc, #228]	@ (80073f0 <xPortStartScheduler+0x130>)
 800730c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	781b      	ldrb	r3, [r3, #0]
 8007312:	b2db      	uxtb	r3, r3
 8007314:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	22ff      	movs	r2, #255	@ 0xff
 800731a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	781b      	ldrb	r3, [r3, #0]
 8007320:	b2db      	uxtb	r3, r3
 8007322:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007324:	78fb      	ldrb	r3, [r7, #3]
 8007326:	b2db      	uxtb	r3, r3
 8007328:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800732c:	b2da      	uxtb	r2, r3
 800732e:	4b31      	ldr	r3, [pc, #196]	@ (80073f4 <xPortStartScheduler+0x134>)
 8007330:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007332:	4b31      	ldr	r3, [pc, #196]	@ (80073f8 <xPortStartScheduler+0x138>)
 8007334:	2207      	movs	r2, #7
 8007336:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007338:	e009      	b.n	800734e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800733a:	4b2f      	ldr	r3, [pc, #188]	@ (80073f8 <xPortStartScheduler+0x138>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	3b01      	subs	r3, #1
 8007340:	4a2d      	ldr	r2, [pc, #180]	@ (80073f8 <xPortStartScheduler+0x138>)
 8007342:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007344:	78fb      	ldrb	r3, [r7, #3]
 8007346:	b2db      	uxtb	r3, r3
 8007348:	005b      	lsls	r3, r3, #1
 800734a:	b2db      	uxtb	r3, r3
 800734c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800734e:	78fb      	ldrb	r3, [r7, #3]
 8007350:	b2db      	uxtb	r3, r3
 8007352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007356:	2b80      	cmp	r3, #128	@ 0x80
 8007358:	d0ef      	beq.n	800733a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800735a:	4b27      	ldr	r3, [pc, #156]	@ (80073f8 <xPortStartScheduler+0x138>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f1c3 0307 	rsb	r3, r3, #7
 8007362:	2b04      	cmp	r3, #4
 8007364:	d00b      	beq.n	800737e <xPortStartScheduler+0xbe>
	__asm volatile
 8007366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800736a:	f383 8811 	msr	BASEPRI, r3
 800736e:	f3bf 8f6f 	isb	sy
 8007372:	f3bf 8f4f 	dsb	sy
 8007376:	60bb      	str	r3, [r7, #8]
}
 8007378:	bf00      	nop
 800737a:	bf00      	nop
 800737c:	e7fd      	b.n	800737a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800737e:	4b1e      	ldr	r3, [pc, #120]	@ (80073f8 <xPortStartScheduler+0x138>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	021b      	lsls	r3, r3, #8
 8007384:	4a1c      	ldr	r2, [pc, #112]	@ (80073f8 <xPortStartScheduler+0x138>)
 8007386:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007388:	4b1b      	ldr	r3, [pc, #108]	@ (80073f8 <xPortStartScheduler+0x138>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007390:	4a19      	ldr	r2, [pc, #100]	@ (80073f8 <xPortStartScheduler+0x138>)
 8007392:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	b2da      	uxtb	r2, r3
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800739c:	4b17      	ldr	r3, [pc, #92]	@ (80073fc <xPortStartScheduler+0x13c>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a16      	ldr	r2, [pc, #88]	@ (80073fc <xPortStartScheduler+0x13c>)
 80073a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80073a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80073a8:	4b14      	ldr	r3, [pc, #80]	@ (80073fc <xPortStartScheduler+0x13c>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a13      	ldr	r2, [pc, #76]	@ (80073fc <xPortStartScheduler+0x13c>)
 80073ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80073b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80073b4:	f000 f8da 	bl	800756c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80073b8:	4b11      	ldr	r3, [pc, #68]	@ (8007400 <xPortStartScheduler+0x140>)
 80073ba:	2200      	movs	r2, #0
 80073bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80073be:	f000 f8f9 	bl	80075b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80073c2:	4b10      	ldr	r3, [pc, #64]	@ (8007404 <xPortStartScheduler+0x144>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a0f      	ldr	r2, [pc, #60]	@ (8007404 <xPortStartScheduler+0x144>)
 80073c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80073cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80073ce:	f7ff ff63 	bl	8007298 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80073d2:	f7fe ff2d 	bl	8006230 <vTaskSwitchContext>
	prvTaskExitError();
 80073d6:	f7ff ff19 	bl	800720c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80073da:	2300      	movs	r3, #0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3718      	adds	r7, #24
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	e000ed00 	.word	0xe000ed00
 80073e8:	410fc271 	.word	0x410fc271
 80073ec:	410fc270 	.word	0x410fc270
 80073f0:	e000e400 	.word	0xe000e400
 80073f4:	20001434 	.word	0x20001434
 80073f8:	20001438 	.word	0x20001438
 80073fc:	e000ed20 	.word	0xe000ed20
 8007400:	2000000c 	.word	0x2000000c
 8007404:	e000ef34 	.word	0xe000ef34

08007408 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
	__asm volatile
 800740e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007412:	f383 8811 	msr	BASEPRI, r3
 8007416:	f3bf 8f6f 	isb	sy
 800741a:	f3bf 8f4f 	dsb	sy
 800741e:	607b      	str	r3, [r7, #4]
}
 8007420:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007422:	4b10      	ldr	r3, [pc, #64]	@ (8007464 <vPortEnterCritical+0x5c>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	3301      	adds	r3, #1
 8007428:	4a0e      	ldr	r2, [pc, #56]	@ (8007464 <vPortEnterCritical+0x5c>)
 800742a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800742c:	4b0d      	ldr	r3, [pc, #52]	@ (8007464 <vPortEnterCritical+0x5c>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2b01      	cmp	r3, #1
 8007432:	d110      	bne.n	8007456 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007434:	4b0c      	ldr	r3, [pc, #48]	@ (8007468 <vPortEnterCritical+0x60>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	b2db      	uxtb	r3, r3
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00b      	beq.n	8007456 <vPortEnterCritical+0x4e>
	__asm volatile
 800743e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007442:	f383 8811 	msr	BASEPRI, r3
 8007446:	f3bf 8f6f 	isb	sy
 800744a:	f3bf 8f4f 	dsb	sy
 800744e:	603b      	str	r3, [r7, #0]
}
 8007450:	bf00      	nop
 8007452:	bf00      	nop
 8007454:	e7fd      	b.n	8007452 <vPortEnterCritical+0x4a>
	}
}
 8007456:	bf00      	nop
 8007458:	370c      	adds	r7, #12
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	2000000c 	.word	0x2000000c
 8007468:	e000ed04 	.word	0xe000ed04

0800746c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007472:	4b12      	ldr	r3, [pc, #72]	@ (80074bc <vPortExitCritical+0x50>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d10b      	bne.n	8007492 <vPortExitCritical+0x26>
	__asm volatile
 800747a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800747e:	f383 8811 	msr	BASEPRI, r3
 8007482:	f3bf 8f6f 	isb	sy
 8007486:	f3bf 8f4f 	dsb	sy
 800748a:	607b      	str	r3, [r7, #4]
}
 800748c:	bf00      	nop
 800748e:	bf00      	nop
 8007490:	e7fd      	b.n	800748e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007492:	4b0a      	ldr	r3, [pc, #40]	@ (80074bc <vPortExitCritical+0x50>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	3b01      	subs	r3, #1
 8007498:	4a08      	ldr	r2, [pc, #32]	@ (80074bc <vPortExitCritical+0x50>)
 800749a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800749c:	4b07      	ldr	r3, [pc, #28]	@ (80074bc <vPortExitCritical+0x50>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d105      	bne.n	80074b0 <vPortExitCritical+0x44>
 80074a4:	2300      	movs	r3, #0
 80074a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	f383 8811 	msr	BASEPRI, r3
}
 80074ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr
 80074bc:	2000000c 	.word	0x2000000c

080074c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80074c0:	f3ef 8009 	mrs	r0, PSP
 80074c4:	f3bf 8f6f 	isb	sy
 80074c8:	4b15      	ldr	r3, [pc, #84]	@ (8007520 <pxCurrentTCBConst>)
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	f01e 0f10 	tst.w	lr, #16
 80074d0:	bf08      	it	eq
 80074d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80074d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074da:	6010      	str	r0, [r2, #0]
 80074dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80074e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80074e4:	f380 8811 	msr	BASEPRI, r0
 80074e8:	f3bf 8f4f 	dsb	sy
 80074ec:	f3bf 8f6f 	isb	sy
 80074f0:	f7fe fe9e 	bl	8006230 <vTaskSwitchContext>
 80074f4:	f04f 0000 	mov.w	r0, #0
 80074f8:	f380 8811 	msr	BASEPRI, r0
 80074fc:	bc09      	pop	{r0, r3}
 80074fe:	6819      	ldr	r1, [r3, #0]
 8007500:	6808      	ldr	r0, [r1, #0]
 8007502:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007506:	f01e 0f10 	tst.w	lr, #16
 800750a:	bf08      	it	eq
 800750c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007510:	f380 8809 	msr	PSP, r0
 8007514:	f3bf 8f6f 	isb	sy
 8007518:	4770      	bx	lr
 800751a:	bf00      	nop
 800751c:	f3af 8000 	nop.w

08007520 <pxCurrentTCBConst>:
 8007520:	20000e08 	.word	0x20000e08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007524:	bf00      	nop
 8007526:	bf00      	nop

08007528 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
	__asm volatile
 800752e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007532:	f383 8811 	msr	BASEPRI, r3
 8007536:	f3bf 8f6f 	isb	sy
 800753a:	f3bf 8f4f 	dsb	sy
 800753e:	607b      	str	r3, [r7, #4]
}
 8007540:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007542:	f7fe fdbb 	bl	80060bc <xTaskIncrementTick>
 8007546:	4603      	mov	r3, r0
 8007548:	2b00      	cmp	r3, #0
 800754a:	d003      	beq.n	8007554 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800754c:	4b06      	ldr	r3, [pc, #24]	@ (8007568 <xPortSysTickHandler+0x40>)
 800754e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007552:	601a      	str	r2, [r3, #0]
 8007554:	2300      	movs	r3, #0
 8007556:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	f383 8811 	msr	BASEPRI, r3
}
 800755e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007560:	bf00      	nop
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	e000ed04 	.word	0xe000ed04

0800756c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800756c:	b480      	push	{r7}
 800756e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007570:	4b0b      	ldr	r3, [pc, #44]	@ (80075a0 <vPortSetupTimerInterrupt+0x34>)
 8007572:	2200      	movs	r2, #0
 8007574:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007576:	4b0b      	ldr	r3, [pc, #44]	@ (80075a4 <vPortSetupTimerInterrupt+0x38>)
 8007578:	2200      	movs	r2, #0
 800757a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800757c:	4b0a      	ldr	r3, [pc, #40]	@ (80075a8 <vPortSetupTimerInterrupt+0x3c>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a0a      	ldr	r2, [pc, #40]	@ (80075ac <vPortSetupTimerInterrupt+0x40>)
 8007582:	fba2 2303 	umull	r2, r3, r2, r3
 8007586:	099b      	lsrs	r3, r3, #6
 8007588:	4a09      	ldr	r2, [pc, #36]	@ (80075b0 <vPortSetupTimerInterrupt+0x44>)
 800758a:	3b01      	subs	r3, #1
 800758c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800758e:	4b04      	ldr	r3, [pc, #16]	@ (80075a0 <vPortSetupTimerInterrupt+0x34>)
 8007590:	2207      	movs	r2, #7
 8007592:	601a      	str	r2, [r3, #0]
}
 8007594:	bf00      	nop
 8007596:	46bd      	mov	sp, r7
 8007598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759c:	4770      	bx	lr
 800759e:	bf00      	nop
 80075a0:	e000e010 	.word	0xe000e010
 80075a4:	e000e018 	.word	0xe000e018
 80075a8:	20000000 	.word	0x20000000
 80075ac:	10624dd3 	.word	0x10624dd3
 80075b0:	e000e014 	.word	0xe000e014

080075b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80075b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80075c4 <vPortEnableVFP+0x10>
 80075b8:	6801      	ldr	r1, [r0, #0]
 80075ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80075be:	6001      	str	r1, [r0, #0]
 80075c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80075c2:	bf00      	nop
 80075c4:	e000ed88 	.word	0xe000ed88

080075c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80075ce:	f3ef 8305 	mrs	r3, IPSR
 80075d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2b0f      	cmp	r3, #15
 80075d8:	d915      	bls.n	8007606 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80075da:	4a18      	ldr	r2, [pc, #96]	@ (800763c <vPortValidateInterruptPriority+0x74>)
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	4413      	add	r3, r2
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80075e4:	4b16      	ldr	r3, [pc, #88]	@ (8007640 <vPortValidateInterruptPriority+0x78>)
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	7afa      	ldrb	r2, [r7, #11]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d20b      	bcs.n	8007606 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80075ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f2:	f383 8811 	msr	BASEPRI, r3
 80075f6:	f3bf 8f6f 	isb	sy
 80075fa:	f3bf 8f4f 	dsb	sy
 80075fe:	607b      	str	r3, [r7, #4]
}
 8007600:	bf00      	nop
 8007602:	bf00      	nop
 8007604:	e7fd      	b.n	8007602 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007606:	4b0f      	ldr	r3, [pc, #60]	@ (8007644 <vPortValidateInterruptPriority+0x7c>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800760e:	4b0e      	ldr	r3, [pc, #56]	@ (8007648 <vPortValidateInterruptPriority+0x80>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	429a      	cmp	r2, r3
 8007614:	d90b      	bls.n	800762e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800761a:	f383 8811 	msr	BASEPRI, r3
 800761e:	f3bf 8f6f 	isb	sy
 8007622:	f3bf 8f4f 	dsb	sy
 8007626:	603b      	str	r3, [r7, #0]
}
 8007628:	bf00      	nop
 800762a:	bf00      	nop
 800762c:	e7fd      	b.n	800762a <vPortValidateInterruptPriority+0x62>
	}
 800762e:	bf00      	nop
 8007630:	3714      	adds	r7, #20
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	e000e3f0 	.word	0xe000e3f0
 8007640:	20001434 	.word	0x20001434
 8007644:	e000ed0c 	.word	0xe000ed0c
 8007648:	20001438 	.word	0x20001438

0800764c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b08a      	sub	sp, #40	@ 0x28
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007654:	2300      	movs	r3, #0
 8007656:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007658:	f7fe fc74 	bl	8005f44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800765c:	4b5c      	ldr	r3, [pc, #368]	@ (80077d0 <pvPortMalloc+0x184>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d101      	bne.n	8007668 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007664:	f000 f924 	bl	80078b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007668:	4b5a      	ldr	r3, [pc, #360]	@ (80077d4 <pvPortMalloc+0x188>)
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4013      	ands	r3, r2
 8007670:	2b00      	cmp	r3, #0
 8007672:	f040 8095 	bne.w	80077a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d01e      	beq.n	80076ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800767c:	2208      	movs	r2, #8
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4413      	add	r3, r2
 8007682:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f003 0307 	and.w	r3, r3, #7
 800768a:	2b00      	cmp	r3, #0
 800768c:	d015      	beq.n	80076ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f023 0307 	bic.w	r3, r3, #7
 8007694:	3308      	adds	r3, #8
 8007696:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f003 0307 	and.w	r3, r3, #7
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d00b      	beq.n	80076ba <pvPortMalloc+0x6e>
	__asm volatile
 80076a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	617b      	str	r3, [r7, #20]
}
 80076b4:	bf00      	nop
 80076b6:	bf00      	nop
 80076b8:	e7fd      	b.n	80076b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d06f      	beq.n	80077a0 <pvPortMalloc+0x154>
 80076c0:	4b45      	ldr	r3, [pc, #276]	@ (80077d8 <pvPortMalloc+0x18c>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d86a      	bhi.n	80077a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80076ca:	4b44      	ldr	r3, [pc, #272]	@ (80077dc <pvPortMalloc+0x190>)
 80076cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80076ce:	4b43      	ldr	r3, [pc, #268]	@ (80077dc <pvPortMalloc+0x190>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80076d4:	e004      	b.n	80076e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80076d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80076da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80076e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	687a      	ldr	r2, [r7, #4]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d903      	bls.n	80076f2 <pvPortMalloc+0xa6>
 80076ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1f1      	bne.n	80076d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80076f2:	4b37      	ldr	r3, [pc, #220]	@ (80077d0 <pvPortMalloc+0x184>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d051      	beq.n	80077a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80076fc:	6a3b      	ldr	r3, [r7, #32]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2208      	movs	r2, #8
 8007702:	4413      	add	r3, r2
 8007704:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	6a3b      	ldr	r3, [r7, #32]
 800770c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800770e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007710:	685a      	ldr	r2, [r3, #4]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	1ad2      	subs	r2, r2, r3
 8007716:	2308      	movs	r3, #8
 8007718:	005b      	lsls	r3, r3, #1
 800771a:	429a      	cmp	r2, r3
 800771c:	d920      	bls.n	8007760 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800771e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4413      	add	r3, r2
 8007724:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007726:	69bb      	ldr	r3, [r7, #24]
 8007728:	f003 0307 	and.w	r3, r3, #7
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00b      	beq.n	8007748 <pvPortMalloc+0xfc>
	__asm volatile
 8007730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007734:	f383 8811 	msr	BASEPRI, r3
 8007738:	f3bf 8f6f 	isb	sy
 800773c:	f3bf 8f4f 	dsb	sy
 8007740:	613b      	str	r3, [r7, #16]
}
 8007742:	bf00      	nop
 8007744:	bf00      	nop
 8007746:	e7fd      	b.n	8007744 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774a:	685a      	ldr	r2, [r3, #4]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	1ad2      	subs	r2, r2, r3
 8007750:	69bb      	ldr	r3, [r7, #24]
 8007752:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007756:	687a      	ldr	r2, [r7, #4]
 8007758:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800775a:	69b8      	ldr	r0, [r7, #24]
 800775c:	f000 f90a 	bl	8007974 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007760:	4b1d      	ldr	r3, [pc, #116]	@ (80077d8 <pvPortMalloc+0x18c>)
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	1ad3      	subs	r3, r2, r3
 800776a:	4a1b      	ldr	r2, [pc, #108]	@ (80077d8 <pvPortMalloc+0x18c>)
 800776c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800776e:	4b1a      	ldr	r3, [pc, #104]	@ (80077d8 <pvPortMalloc+0x18c>)
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	4b1b      	ldr	r3, [pc, #108]	@ (80077e0 <pvPortMalloc+0x194>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	429a      	cmp	r2, r3
 8007778:	d203      	bcs.n	8007782 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800777a:	4b17      	ldr	r3, [pc, #92]	@ (80077d8 <pvPortMalloc+0x18c>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a18      	ldr	r2, [pc, #96]	@ (80077e0 <pvPortMalloc+0x194>)
 8007780:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007784:	685a      	ldr	r2, [r3, #4]
 8007786:	4b13      	ldr	r3, [pc, #76]	@ (80077d4 <pvPortMalloc+0x188>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	431a      	orrs	r2, r3
 800778c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007792:	2200      	movs	r2, #0
 8007794:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007796:	4b13      	ldr	r3, [pc, #76]	@ (80077e4 <pvPortMalloc+0x198>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3301      	adds	r3, #1
 800779c:	4a11      	ldr	r2, [pc, #68]	@ (80077e4 <pvPortMalloc+0x198>)
 800779e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80077a0:	f7fe fbde 	bl	8005f60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	f003 0307 	and.w	r3, r3, #7
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d00b      	beq.n	80077c6 <pvPortMalloc+0x17a>
	__asm volatile
 80077ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b2:	f383 8811 	msr	BASEPRI, r3
 80077b6:	f3bf 8f6f 	isb	sy
 80077ba:	f3bf 8f4f 	dsb	sy
 80077be:	60fb      	str	r3, [r7, #12]
}
 80077c0:	bf00      	nop
 80077c2:	bf00      	nop
 80077c4:	e7fd      	b.n	80077c2 <pvPortMalloc+0x176>
	return pvReturn;
 80077c6:	69fb      	ldr	r3, [r7, #28]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3728      	adds	r7, #40	@ 0x28
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}
 80077d0:	20005044 	.word	0x20005044
 80077d4:	20005058 	.word	0x20005058
 80077d8:	20005048 	.word	0x20005048
 80077dc:	2000503c 	.word	0x2000503c
 80077e0:	2000504c 	.word	0x2000504c
 80077e4:	20005050 	.word	0x20005050

080077e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b086      	sub	sp, #24
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d04f      	beq.n	800789a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80077fa:	2308      	movs	r3, #8
 80077fc:	425b      	negs	r3, r3
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	4413      	add	r3, r2
 8007802:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	685a      	ldr	r2, [r3, #4]
 800780c:	4b25      	ldr	r3, [pc, #148]	@ (80078a4 <vPortFree+0xbc>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4013      	ands	r3, r2
 8007812:	2b00      	cmp	r3, #0
 8007814:	d10b      	bne.n	800782e <vPortFree+0x46>
	__asm volatile
 8007816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800781a:	f383 8811 	msr	BASEPRI, r3
 800781e:	f3bf 8f6f 	isb	sy
 8007822:	f3bf 8f4f 	dsb	sy
 8007826:	60fb      	str	r3, [r7, #12]
}
 8007828:	bf00      	nop
 800782a:	bf00      	nop
 800782c:	e7fd      	b.n	800782a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00b      	beq.n	800784e <vPortFree+0x66>
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	60bb      	str	r3, [r7, #8]
}
 8007848:	bf00      	nop
 800784a:	bf00      	nop
 800784c:	e7fd      	b.n	800784a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	685a      	ldr	r2, [r3, #4]
 8007852:	4b14      	ldr	r3, [pc, #80]	@ (80078a4 <vPortFree+0xbc>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4013      	ands	r3, r2
 8007858:	2b00      	cmp	r3, #0
 800785a:	d01e      	beq.n	800789a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d11a      	bne.n	800789a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	685a      	ldr	r2, [r3, #4]
 8007868:	4b0e      	ldr	r3, [pc, #56]	@ (80078a4 <vPortFree+0xbc>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	43db      	mvns	r3, r3
 800786e:	401a      	ands	r2, r3
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007874:	f7fe fb66 	bl	8005f44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	685a      	ldr	r2, [r3, #4]
 800787c:	4b0a      	ldr	r3, [pc, #40]	@ (80078a8 <vPortFree+0xc0>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4413      	add	r3, r2
 8007882:	4a09      	ldr	r2, [pc, #36]	@ (80078a8 <vPortFree+0xc0>)
 8007884:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007886:	6938      	ldr	r0, [r7, #16]
 8007888:	f000 f874 	bl	8007974 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800788c:	4b07      	ldr	r3, [pc, #28]	@ (80078ac <vPortFree+0xc4>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	3301      	adds	r3, #1
 8007892:	4a06      	ldr	r2, [pc, #24]	@ (80078ac <vPortFree+0xc4>)
 8007894:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007896:	f7fe fb63 	bl	8005f60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800789a:	bf00      	nop
 800789c:	3718      	adds	r7, #24
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	20005058 	.word	0x20005058
 80078a8:	20005048 	.word	0x20005048
 80078ac:	20005054 	.word	0x20005054

080078b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80078b0:	b480      	push	{r7}
 80078b2:	b085      	sub	sp, #20
 80078b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80078b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80078ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80078bc:	4b27      	ldr	r3, [pc, #156]	@ (800795c <prvHeapInit+0xac>)
 80078be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f003 0307 	and.w	r3, r3, #7
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00c      	beq.n	80078e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	3307      	adds	r3, #7
 80078ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f023 0307 	bic.w	r3, r3, #7
 80078d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80078d8:	68ba      	ldr	r2, [r7, #8]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	1ad3      	subs	r3, r2, r3
 80078de:	4a1f      	ldr	r2, [pc, #124]	@ (800795c <prvHeapInit+0xac>)
 80078e0:	4413      	add	r3, r2
 80078e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80078e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007960 <prvHeapInit+0xb0>)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80078ee:	4b1c      	ldr	r3, [pc, #112]	@ (8007960 <prvHeapInit+0xb0>)
 80078f0:	2200      	movs	r2, #0
 80078f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	68ba      	ldr	r2, [r7, #8]
 80078f8:	4413      	add	r3, r2
 80078fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80078fc:	2208      	movs	r2, #8
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	1a9b      	subs	r3, r3, r2
 8007902:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f023 0307 	bic.w	r3, r3, #7
 800790a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	4a15      	ldr	r2, [pc, #84]	@ (8007964 <prvHeapInit+0xb4>)
 8007910:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007912:	4b14      	ldr	r3, [pc, #80]	@ (8007964 <prvHeapInit+0xb4>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2200      	movs	r2, #0
 8007918:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800791a:	4b12      	ldr	r3, [pc, #72]	@ (8007964 <prvHeapInit+0xb4>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	2200      	movs	r2, #0
 8007920:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	68fa      	ldr	r2, [r7, #12]
 800792a:	1ad2      	subs	r2, r2, r3
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007930:	4b0c      	ldr	r3, [pc, #48]	@ (8007964 <prvHeapInit+0xb4>)
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	4a0a      	ldr	r2, [pc, #40]	@ (8007968 <prvHeapInit+0xb8>)
 800793e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	4a09      	ldr	r2, [pc, #36]	@ (800796c <prvHeapInit+0xbc>)
 8007946:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007948:	4b09      	ldr	r3, [pc, #36]	@ (8007970 <prvHeapInit+0xc0>)
 800794a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800794e:	601a      	str	r2, [r3, #0]
}
 8007950:	bf00      	nop
 8007952:	3714      	adds	r7, #20
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	2000143c 	.word	0x2000143c
 8007960:	2000503c 	.word	0x2000503c
 8007964:	20005044 	.word	0x20005044
 8007968:	2000504c 	.word	0x2000504c
 800796c:	20005048 	.word	0x20005048
 8007970:	20005058 	.word	0x20005058

08007974 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800797c:	4b28      	ldr	r3, [pc, #160]	@ (8007a20 <prvInsertBlockIntoFreeList+0xac>)
 800797e:	60fb      	str	r3, [r7, #12]
 8007980:	e002      	b.n	8007988 <prvInsertBlockIntoFreeList+0x14>
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	60fb      	str	r3, [r7, #12]
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	429a      	cmp	r2, r3
 8007990:	d8f7      	bhi.n	8007982 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	4413      	add	r3, r2
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d108      	bne.n	80079b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	685a      	ldr	r2, [r3, #4]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	441a      	add	r2, r3
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	68ba      	ldr	r2, [r7, #8]
 80079c0:	441a      	add	r2, r3
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d118      	bne.n	80079fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	4b15      	ldr	r3, [pc, #84]	@ (8007a24 <prvInsertBlockIntoFreeList+0xb0>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d00d      	beq.n	80079f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	685a      	ldr	r2, [r3, #4]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	441a      	add	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	601a      	str	r2, [r3, #0]
 80079f0:	e008      	b.n	8007a04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80079f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007a24 <prvInsertBlockIntoFreeList+0xb0>)
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	601a      	str	r2, [r3, #0]
 80079fa:	e003      	b.n	8007a04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d002      	beq.n	8007a12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a12:	bf00      	nop
 8007a14:	3714      	adds	r7, #20
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	2000503c 	.word	0x2000503c
 8007a24:	20005044 	.word	0x20005044

08007a28 <__cvt>:
 8007a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a2c:	ec57 6b10 	vmov	r6, r7, d0
 8007a30:	2f00      	cmp	r7, #0
 8007a32:	460c      	mov	r4, r1
 8007a34:	4619      	mov	r1, r3
 8007a36:	463b      	mov	r3, r7
 8007a38:	bfbb      	ittet	lt
 8007a3a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007a3e:	461f      	movlt	r7, r3
 8007a40:	2300      	movge	r3, #0
 8007a42:	232d      	movlt	r3, #45	@ 0x2d
 8007a44:	700b      	strb	r3, [r1, #0]
 8007a46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a48:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007a4c:	4691      	mov	r9, r2
 8007a4e:	f023 0820 	bic.w	r8, r3, #32
 8007a52:	bfbc      	itt	lt
 8007a54:	4632      	movlt	r2, r6
 8007a56:	4616      	movlt	r6, r2
 8007a58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007a5c:	d005      	beq.n	8007a6a <__cvt+0x42>
 8007a5e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007a62:	d100      	bne.n	8007a66 <__cvt+0x3e>
 8007a64:	3401      	adds	r4, #1
 8007a66:	2102      	movs	r1, #2
 8007a68:	e000      	b.n	8007a6c <__cvt+0x44>
 8007a6a:	2103      	movs	r1, #3
 8007a6c:	ab03      	add	r3, sp, #12
 8007a6e:	9301      	str	r3, [sp, #4]
 8007a70:	ab02      	add	r3, sp, #8
 8007a72:	9300      	str	r3, [sp, #0]
 8007a74:	ec47 6b10 	vmov	d0, r6, r7
 8007a78:	4653      	mov	r3, sl
 8007a7a:	4622      	mov	r2, r4
 8007a7c:	f000 fed4 	bl	8008828 <_dtoa_r>
 8007a80:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007a84:	4605      	mov	r5, r0
 8007a86:	d119      	bne.n	8007abc <__cvt+0x94>
 8007a88:	f019 0f01 	tst.w	r9, #1
 8007a8c:	d00e      	beq.n	8007aac <__cvt+0x84>
 8007a8e:	eb00 0904 	add.w	r9, r0, r4
 8007a92:	2200      	movs	r2, #0
 8007a94:	2300      	movs	r3, #0
 8007a96:	4630      	mov	r0, r6
 8007a98:	4639      	mov	r1, r7
 8007a9a:	f7f9 f835 	bl	8000b08 <__aeabi_dcmpeq>
 8007a9e:	b108      	cbz	r0, 8007aa4 <__cvt+0x7c>
 8007aa0:	f8cd 900c 	str.w	r9, [sp, #12]
 8007aa4:	2230      	movs	r2, #48	@ 0x30
 8007aa6:	9b03      	ldr	r3, [sp, #12]
 8007aa8:	454b      	cmp	r3, r9
 8007aaa:	d31e      	bcc.n	8007aea <__cvt+0xc2>
 8007aac:	9b03      	ldr	r3, [sp, #12]
 8007aae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ab0:	1b5b      	subs	r3, r3, r5
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	6013      	str	r3, [r2, #0]
 8007ab6:	b004      	add	sp, #16
 8007ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007abc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007ac0:	eb00 0904 	add.w	r9, r0, r4
 8007ac4:	d1e5      	bne.n	8007a92 <__cvt+0x6a>
 8007ac6:	7803      	ldrb	r3, [r0, #0]
 8007ac8:	2b30      	cmp	r3, #48	@ 0x30
 8007aca:	d10a      	bne.n	8007ae2 <__cvt+0xba>
 8007acc:	2200      	movs	r2, #0
 8007ace:	2300      	movs	r3, #0
 8007ad0:	4630      	mov	r0, r6
 8007ad2:	4639      	mov	r1, r7
 8007ad4:	f7f9 f818 	bl	8000b08 <__aeabi_dcmpeq>
 8007ad8:	b918      	cbnz	r0, 8007ae2 <__cvt+0xba>
 8007ada:	f1c4 0401 	rsb	r4, r4, #1
 8007ade:	f8ca 4000 	str.w	r4, [sl]
 8007ae2:	f8da 3000 	ldr.w	r3, [sl]
 8007ae6:	4499      	add	r9, r3
 8007ae8:	e7d3      	b.n	8007a92 <__cvt+0x6a>
 8007aea:	1c59      	adds	r1, r3, #1
 8007aec:	9103      	str	r1, [sp, #12]
 8007aee:	701a      	strb	r2, [r3, #0]
 8007af0:	e7d9      	b.n	8007aa6 <__cvt+0x7e>

08007af2 <__exponent>:
 8007af2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007af4:	2900      	cmp	r1, #0
 8007af6:	bfba      	itte	lt
 8007af8:	4249      	neglt	r1, r1
 8007afa:	232d      	movlt	r3, #45	@ 0x2d
 8007afc:	232b      	movge	r3, #43	@ 0x2b
 8007afe:	2909      	cmp	r1, #9
 8007b00:	7002      	strb	r2, [r0, #0]
 8007b02:	7043      	strb	r3, [r0, #1]
 8007b04:	dd29      	ble.n	8007b5a <__exponent+0x68>
 8007b06:	f10d 0307 	add.w	r3, sp, #7
 8007b0a:	461d      	mov	r5, r3
 8007b0c:	270a      	movs	r7, #10
 8007b0e:	461a      	mov	r2, r3
 8007b10:	fbb1 f6f7 	udiv	r6, r1, r7
 8007b14:	fb07 1416 	mls	r4, r7, r6, r1
 8007b18:	3430      	adds	r4, #48	@ 0x30
 8007b1a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007b1e:	460c      	mov	r4, r1
 8007b20:	2c63      	cmp	r4, #99	@ 0x63
 8007b22:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007b26:	4631      	mov	r1, r6
 8007b28:	dcf1      	bgt.n	8007b0e <__exponent+0x1c>
 8007b2a:	3130      	adds	r1, #48	@ 0x30
 8007b2c:	1e94      	subs	r4, r2, #2
 8007b2e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007b32:	1c41      	adds	r1, r0, #1
 8007b34:	4623      	mov	r3, r4
 8007b36:	42ab      	cmp	r3, r5
 8007b38:	d30a      	bcc.n	8007b50 <__exponent+0x5e>
 8007b3a:	f10d 0309 	add.w	r3, sp, #9
 8007b3e:	1a9b      	subs	r3, r3, r2
 8007b40:	42ac      	cmp	r4, r5
 8007b42:	bf88      	it	hi
 8007b44:	2300      	movhi	r3, #0
 8007b46:	3302      	adds	r3, #2
 8007b48:	4403      	add	r3, r0
 8007b4a:	1a18      	subs	r0, r3, r0
 8007b4c:	b003      	add	sp, #12
 8007b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b50:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007b54:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007b58:	e7ed      	b.n	8007b36 <__exponent+0x44>
 8007b5a:	2330      	movs	r3, #48	@ 0x30
 8007b5c:	3130      	adds	r1, #48	@ 0x30
 8007b5e:	7083      	strb	r3, [r0, #2]
 8007b60:	70c1      	strb	r1, [r0, #3]
 8007b62:	1d03      	adds	r3, r0, #4
 8007b64:	e7f1      	b.n	8007b4a <__exponent+0x58>
	...

08007b68 <_printf_float>:
 8007b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b6c:	b08d      	sub	sp, #52	@ 0x34
 8007b6e:	460c      	mov	r4, r1
 8007b70:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007b74:	4616      	mov	r6, r2
 8007b76:	461f      	mov	r7, r3
 8007b78:	4605      	mov	r5, r0
 8007b7a:	f000 fcef 	bl	800855c <_localeconv_r>
 8007b7e:	6803      	ldr	r3, [r0, #0]
 8007b80:	9304      	str	r3, [sp, #16]
 8007b82:	4618      	mov	r0, r3
 8007b84:	f7f8 fb94 	bl	80002b0 <strlen>
 8007b88:	2300      	movs	r3, #0
 8007b8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b8c:	f8d8 3000 	ldr.w	r3, [r8]
 8007b90:	9005      	str	r0, [sp, #20]
 8007b92:	3307      	adds	r3, #7
 8007b94:	f023 0307 	bic.w	r3, r3, #7
 8007b98:	f103 0208 	add.w	r2, r3, #8
 8007b9c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ba0:	f8d4 b000 	ldr.w	fp, [r4]
 8007ba4:	f8c8 2000 	str.w	r2, [r8]
 8007ba8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007bb0:	9307      	str	r3, [sp, #28]
 8007bb2:	f8cd 8018 	str.w	r8, [sp, #24]
 8007bb6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007bba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bbe:	4b9c      	ldr	r3, [pc, #624]	@ (8007e30 <_printf_float+0x2c8>)
 8007bc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007bc4:	f7f8 ffd2 	bl	8000b6c <__aeabi_dcmpun>
 8007bc8:	bb70      	cbnz	r0, 8007c28 <_printf_float+0xc0>
 8007bca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bce:	4b98      	ldr	r3, [pc, #608]	@ (8007e30 <_printf_float+0x2c8>)
 8007bd0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007bd4:	f7f8 ffac 	bl	8000b30 <__aeabi_dcmple>
 8007bd8:	bb30      	cbnz	r0, 8007c28 <_printf_float+0xc0>
 8007bda:	2200      	movs	r2, #0
 8007bdc:	2300      	movs	r3, #0
 8007bde:	4640      	mov	r0, r8
 8007be0:	4649      	mov	r1, r9
 8007be2:	f7f8 ff9b 	bl	8000b1c <__aeabi_dcmplt>
 8007be6:	b110      	cbz	r0, 8007bee <_printf_float+0x86>
 8007be8:	232d      	movs	r3, #45	@ 0x2d
 8007bea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bee:	4a91      	ldr	r2, [pc, #580]	@ (8007e34 <_printf_float+0x2cc>)
 8007bf0:	4b91      	ldr	r3, [pc, #580]	@ (8007e38 <_printf_float+0x2d0>)
 8007bf2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007bf6:	bf94      	ite	ls
 8007bf8:	4690      	movls	r8, r2
 8007bfa:	4698      	movhi	r8, r3
 8007bfc:	2303      	movs	r3, #3
 8007bfe:	6123      	str	r3, [r4, #16]
 8007c00:	f02b 0304 	bic.w	r3, fp, #4
 8007c04:	6023      	str	r3, [r4, #0]
 8007c06:	f04f 0900 	mov.w	r9, #0
 8007c0a:	9700      	str	r7, [sp, #0]
 8007c0c:	4633      	mov	r3, r6
 8007c0e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007c10:	4621      	mov	r1, r4
 8007c12:	4628      	mov	r0, r5
 8007c14:	f000 f9d2 	bl	8007fbc <_printf_common>
 8007c18:	3001      	adds	r0, #1
 8007c1a:	f040 808d 	bne.w	8007d38 <_printf_float+0x1d0>
 8007c1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c22:	b00d      	add	sp, #52	@ 0x34
 8007c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c28:	4642      	mov	r2, r8
 8007c2a:	464b      	mov	r3, r9
 8007c2c:	4640      	mov	r0, r8
 8007c2e:	4649      	mov	r1, r9
 8007c30:	f7f8 ff9c 	bl	8000b6c <__aeabi_dcmpun>
 8007c34:	b140      	cbz	r0, 8007c48 <_printf_float+0xe0>
 8007c36:	464b      	mov	r3, r9
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	bfbc      	itt	lt
 8007c3c:	232d      	movlt	r3, #45	@ 0x2d
 8007c3e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007c42:	4a7e      	ldr	r2, [pc, #504]	@ (8007e3c <_printf_float+0x2d4>)
 8007c44:	4b7e      	ldr	r3, [pc, #504]	@ (8007e40 <_printf_float+0x2d8>)
 8007c46:	e7d4      	b.n	8007bf2 <_printf_float+0x8a>
 8007c48:	6863      	ldr	r3, [r4, #4]
 8007c4a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007c4e:	9206      	str	r2, [sp, #24]
 8007c50:	1c5a      	adds	r2, r3, #1
 8007c52:	d13b      	bne.n	8007ccc <_printf_float+0x164>
 8007c54:	2306      	movs	r3, #6
 8007c56:	6063      	str	r3, [r4, #4]
 8007c58:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	6022      	str	r2, [r4, #0]
 8007c60:	9303      	str	r3, [sp, #12]
 8007c62:	ab0a      	add	r3, sp, #40	@ 0x28
 8007c64:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007c68:	ab09      	add	r3, sp, #36	@ 0x24
 8007c6a:	9300      	str	r3, [sp, #0]
 8007c6c:	6861      	ldr	r1, [r4, #4]
 8007c6e:	ec49 8b10 	vmov	d0, r8, r9
 8007c72:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007c76:	4628      	mov	r0, r5
 8007c78:	f7ff fed6 	bl	8007a28 <__cvt>
 8007c7c:	9b06      	ldr	r3, [sp, #24]
 8007c7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c80:	2b47      	cmp	r3, #71	@ 0x47
 8007c82:	4680      	mov	r8, r0
 8007c84:	d129      	bne.n	8007cda <_printf_float+0x172>
 8007c86:	1cc8      	adds	r0, r1, #3
 8007c88:	db02      	blt.n	8007c90 <_printf_float+0x128>
 8007c8a:	6863      	ldr	r3, [r4, #4]
 8007c8c:	4299      	cmp	r1, r3
 8007c8e:	dd41      	ble.n	8007d14 <_printf_float+0x1ac>
 8007c90:	f1aa 0a02 	sub.w	sl, sl, #2
 8007c94:	fa5f fa8a 	uxtb.w	sl, sl
 8007c98:	3901      	subs	r1, #1
 8007c9a:	4652      	mov	r2, sl
 8007c9c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007ca0:	9109      	str	r1, [sp, #36]	@ 0x24
 8007ca2:	f7ff ff26 	bl	8007af2 <__exponent>
 8007ca6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ca8:	1813      	adds	r3, r2, r0
 8007caa:	2a01      	cmp	r2, #1
 8007cac:	4681      	mov	r9, r0
 8007cae:	6123      	str	r3, [r4, #16]
 8007cb0:	dc02      	bgt.n	8007cb8 <_printf_float+0x150>
 8007cb2:	6822      	ldr	r2, [r4, #0]
 8007cb4:	07d2      	lsls	r2, r2, #31
 8007cb6:	d501      	bpl.n	8007cbc <_printf_float+0x154>
 8007cb8:	3301      	adds	r3, #1
 8007cba:	6123      	str	r3, [r4, #16]
 8007cbc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d0a2      	beq.n	8007c0a <_printf_float+0xa2>
 8007cc4:	232d      	movs	r3, #45	@ 0x2d
 8007cc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cca:	e79e      	b.n	8007c0a <_printf_float+0xa2>
 8007ccc:	9a06      	ldr	r2, [sp, #24]
 8007cce:	2a47      	cmp	r2, #71	@ 0x47
 8007cd0:	d1c2      	bne.n	8007c58 <_printf_float+0xf0>
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1c0      	bne.n	8007c58 <_printf_float+0xf0>
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e7bd      	b.n	8007c56 <_printf_float+0xee>
 8007cda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007cde:	d9db      	bls.n	8007c98 <_printf_float+0x130>
 8007ce0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007ce4:	d118      	bne.n	8007d18 <_printf_float+0x1b0>
 8007ce6:	2900      	cmp	r1, #0
 8007ce8:	6863      	ldr	r3, [r4, #4]
 8007cea:	dd0b      	ble.n	8007d04 <_printf_float+0x19c>
 8007cec:	6121      	str	r1, [r4, #16]
 8007cee:	b913      	cbnz	r3, 8007cf6 <_printf_float+0x18e>
 8007cf0:	6822      	ldr	r2, [r4, #0]
 8007cf2:	07d0      	lsls	r0, r2, #31
 8007cf4:	d502      	bpl.n	8007cfc <_printf_float+0x194>
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	440b      	add	r3, r1
 8007cfa:	6123      	str	r3, [r4, #16]
 8007cfc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007cfe:	f04f 0900 	mov.w	r9, #0
 8007d02:	e7db      	b.n	8007cbc <_printf_float+0x154>
 8007d04:	b913      	cbnz	r3, 8007d0c <_printf_float+0x1a4>
 8007d06:	6822      	ldr	r2, [r4, #0]
 8007d08:	07d2      	lsls	r2, r2, #31
 8007d0a:	d501      	bpl.n	8007d10 <_printf_float+0x1a8>
 8007d0c:	3302      	adds	r3, #2
 8007d0e:	e7f4      	b.n	8007cfa <_printf_float+0x192>
 8007d10:	2301      	movs	r3, #1
 8007d12:	e7f2      	b.n	8007cfa <_printf_float+0x192>
 8007d14:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007d18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d1a:	4299      	cmp	r1, r3
 8007d1c:	db05      	blt.n	8007d2a <_printf_float+0x1c2>
 8007d1e:	6823      	ldr	r3, [r4, #0]
 8007d20:	6121      	str	r1, [r4, #16]
 8007d22:	07d8      	lsls	r0, r3, #31
 8007d24:	d5ea      	bpl.n	8007cfc <_printf_float+0x194>
 8007d26:	1c4b      	adds	r3, r1, #1
 8007d28:	e7e7      	b.n	8007cfa <_printf_float+0x192>
 8007d2a:	2900      	cmp	r1, #0
 8007d2c:	bfd4      	ite	le
 8007d2e:	f1c1 0202 	rsble	r2, r1, #2
 8007d32:	2201      	movgt	r2, #1
 8007d34:	4413      	add	r3, r2
 8007d36:	e7e0      	b.n	8007cfa <_printf_float+0x192>
 8007d38:	6823      	ldr	r3, [r4, #0]
 8007d3a:	055a      	lsls	r2, r3, #21
 8007d3c:	d407      	bmi.n	8007d4e <_printf_float+0x1e6>
 8007d3e:	6923      	ldr	r3, [r4, #16]
 8007d40:	4642      	mov	r2, r8
 8007d42:	4631      	mov	r1, r6
 8007d44:	4628      	mov	r0, r5
 8007d46:	47b8      	blx	r7
 8007d48:	3001      	adds	r0, #1
 8007d4a:	d12b      	bne.n	8007da4 <_printf_float+0x23c>
 8007d4c:	e767      	b.n	8007c1e <_printf_float+0xb6>
 8007d4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007d52:	f240 80dd 	bls.w	8007f10 <_printf_float+0x3a8>
 8007d56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	f7f8 fed3 	bl	8000b08 <__aeabi_dcmpeq>
 8007d62:	2800      	cmp	r0, #0
 8007d64:	d033      	beq.n	8007dce <_printf_float+0x266>
 8007d66:	4a37      	ldr	r2, [pc, #220]	@ (8007e44 <_printf_float+0x2dc>)
 8007d68:	2301      	movs	r3, #1
 8007d6a:	4631      	mov	r1, r6
 8007d6c:	4628      	mov	r0, r5
 8007d6e:	47b8      	blx	r7
 8007d70:	3001      	adds	r0, #1
 8007d72:	f43f af54 	beq.w	8007c1e <_printf_float+0xb6>
 8007d76:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007d7a:	4543      	cmp	r3, r8
 8007d7c:	db02      	blt.n	8007d84 <_printf_float+0x21c>
 8007d7e:	6823      	ldr	r3, [r4, #0]
 8007d80:	07d8      	lsls	r0, r3, #31
 8007d82:	d50f      	bpl.n	8007da4 <_printf_float+0x23c>
 8007d84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d88:	4631      	mov	r1, r6
 8007d8a:	4628      	mov	r0, r5
 8007d8c:	47b8      	blx	r7
 8007d8e:	3001      	adds	r0, #1
 8007d90:	f43f af45 	beq.w	8007c1e <_printf_float+0xb6>
 8007d94:	f04f 0900 	mov.w	r9, #0
 8007d98:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007d9c:	f104 0a1a 	add.w	sl, r4, #26
 8007da0:	45c8      	cmp	r8, r9
 8007da2:	dc09      	bgt.n	8007db8 <_printf_float+0x250>
 8007da4:	6823      	ldr	r3, [r4, #0]
 8007da6:	079b      	lsls	r3, r3, #30
 8007da8:	f100 8103 	bmi.w	8007fb2 <_printf_float+0x44a>
 8007dac:	68e0      	ldr	r0, [r4, #12]
 8007dae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007db0:	4298      	cmp	r0, r3
 8007db2:	bfb8      	it	lt
 8007db4:	4618      	movlt	r0, r3
 8007db6:	e734      	b.n	8007c22 <_printf_float+0xba>
 8007db8:	2301      	movs	r3, #1
 8007dba:	4652      	mov	r2, sl
 8007dbc:	4631      	mov	r1, r6
 8007dbe:	4628      	mov	r0, r5
 8007dc0:	47b8      	blx	r7
 8007dc2:	3001      	adds	r0, #1
 8007dc4:	f43f af2b 	beq.w	8007c1e <_printf_float+0xb6>
 8007dc8:	f109 0901 	add.w	r9, r9, #1
 8007dcc:	e7e8      	b.n	8007da0 <_printf_float+0x238>
 8007dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	dc39      	bgt.n	8007e48 <_printf_float+0x2e0>
 8007dd4:	4a1b      	ldr	r2, [pc, #108]	@ (8007e44 <_printf_float+0x2dc>)
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	4631      	mov	r1, r6
 8007dda:	4628      	mov	r0, r5
 8007ddc:	47b8      	blx	r7
 8007dde:	3001      	adds	r0, #1
 8007de0:	f43f af1d 	beq.w	8007c1e <_printf_float+0xb6>
 8007de4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007de8:	ea59 0303 	orrs.w	r3, r9, r3
 8007dec:	d102      	bne.n	8007df4 <_printf_float+0x28c>
 8007dee:	6823      	ldr	r3, [r4, #0]
 8007df0:	07d9      	lsls	r1, r3, #31
 8007df2:	d5d7      	bpl.n	8007da4 <_printf_float+0x23c>
 8007df4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007df8:	4631      	mov	r1, r6
 8007dfa:	4628      	mov	r0, r5
 8007dfc:	47b8      	blx	r7
 8007dfe:	3001      	adds	r0, #1
 8007e00:	f43f af0d 	beq.w	8007c1e <_printf_float+0xb6>
 8007e04:	f04f 0a00 	mov.w	sl, #0
 8007e08:	f104 0b1a 	add.w	fp, r4, #26
 8007e0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e0e:	425b      	negs	r3, r3
 8007e10:	4553      	cmp	r3, sl
 8007e12:	dc01      	bgt.n	8007e18 <_printf_float+0x2b0>
 8007e14:	464b      	mov	r3, r9
 8007e16:	e793      	b.n	8007d40 <_printf_float+0x1d8>
 8007e18:	2301      	movs	r3, #1
 8007e1a:	465a      	mov	r2, fp
 8007e1c:	4631      	mov	r1, r6
 8007e1e:	4628      	mov	r0, r5
 8007e20:	47b8      	blx	r7
 8007e22:	3001      	adds	r0, #1
 8007e24:	f43f aefb 	beq.w	8007c1e <_printf_float+0xb6>
 8007e28:	f10a 0a01 	add.w	sl, sl, #1
 8007e2c:	e7ee      	b.n	8007e0c <_printf_float+0x2a4>
 8007e2e:	bf00      	nop
 8007e30:	7fefffff 	.word	0x7fefffff
 8007e34:	0800aa28 	.word	0x0800aa28
 8007e38:	0800aa2c 	.word	0x0800aa2c
 8007e3c:	0800aa30 	.word	0x0800aa30
 8007e40:	0800aa34 	.word	0x0800aa34
 8007e44:	0800aa38 	.word	0x0800aa38
 8007e48:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e4a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007e4e:	4553      	cmp	r3, sl
 8007e50:	bfa8      	it	ge
 8007e52:	4653      	movge	r3, sl
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	4699      	mov	r9, r3
 8007e58:	dc36      	bgt.n	8007ec8 <_printf_float+0x360>
 8007e5a:	f04f 0b00 	mov.w	fp, #0
 8007e5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e62:	f104 021a 	add.w	r2, r4, #26
 8007e66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e68:	9306      	str	r3, [sp, #24]
 8007e6a:	eba3 0309 	sub.w	r3, r3, r9
 8007e6e:	455b      	cmp	r3, fp
 8007e70:	dc31      	bgt.n	8007ed6 <_printf_float+0x36e>
 8007e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e74:	459a      	cmp	sl, r3
 8007e76:	dc3a      	bgt.n	8007eee <_printf_float+0x386>
 8007e78:	6823      	ldr	r3, [r4, #0]
 8007e7a:	07da      	lsls	r2, r3, #31
 8007e7c:	d437      	bmi.n	8007eee <_printf_float+0x386>
 8007e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e80:	ebaa 0903 	sub.w	r9, sl, r3
 8007e84:	9b06      	ldr	r3, [sp, #24]
 8007e86:	ebaa 0303 	sub.w	r3, sl, r3
 8007e8a:	4599      	cmp	r9, r3
 8007e8c:	bfa8      	it	ge
 8007e8e:	4699      	movge	r9, r3
 8007e90:	f1b9 0f00 	cmp.w	r9, #0
 8007e94:	dc33      	bgt.n	8007efe <_printf_float+0x396>
 8007e96:	f04f 0800 	mov.w	r8, #0
 8007e9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e9e:	f104 0b1a 	add.w	fp, r4, #26
 8007ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ea4:	ebaa 0303 	sub.w	r3, sl, r3
 8007ea8:	eba3 0309 	sub.w	r3, r3, r9
 8007eac:	4543      	cmp	r3, r8
 8007eae:	f77f af79 	ble.w	8007da4 <_printf_float+0x23c>
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	465a      	mov	r2, fp
 8007eb6:	4631      	mov	r1, r6
 8007eb8:	4628      	mov	r0, r5
 8007eba:	47b8      	blx	r7
 8007ebc:	3001      	adds	r0, #1
 8007ebe:	f43f aeae 	beq.w	8007c1e <_printf_float+0xb6>
 8007ec2:	f108 0801 	add.w	r8, r8, #1
 8007ec6:	e7ec      	b.n	8007ea2 <_printf_float+0x33a>
 8007ec8:	4642      	mov	r2, r8
 8007eca:	4631      	mov	r1, r6
 8007ecc:	4628      	mov	r0, r5
 8007ece:	47b8      	blx	r7
 8007ed0:	3001      	adds	r0, #1
 8007ed2:	d1c2      	bne.n	8007e5a <_printf_float+0x2f2>
 8007ed4:	e6a3      	b.n	8007c1e <_printf_float+0xb6>
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	4631      	mov	r1, r6
 8007eda:	4628      	mov	r0, r5
 8007edc:	9206      	str	r2, [sp, #24]
 8007ede:	47b8      	blx	r7
 8007ee0:	3001      	adds	r0, #1
 8007ee2:	f43f ae9c 	beq.w	8007c1e <_printf_float+0xb6>
 8007ee6:	9a06      	ldr	r2, [sp, #24]
 8007ee8:	f10b 0b01 	add.w	fp, fp, #1
 8007eec:	e7bb      	b.n	8007e66 <_printf_float+0x2fe>
 8007eee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ef2:	4631      	mov	r1, r6
 8007ef4:	4628      	mov	r0, r5
 8007ef6:	47b8      	blx	r7
 8007ef8:	3001      	adds	r0, #1
 8007efa:	d1c0      	bne.n	8007e7e <_printf_float+0x316>
 8007efc:	e68f      	b.n	8007c1e <_printf_float+0xb6>
 8007efe:	9a06      	ldr	r2, [sp, #24]
 8007f00:	464b      	mov	r3, r9
 8007f02:	4442      	add	r2, r8
 8007f04:	4631      	mov	r1, r6
 8007f06:	4628      	mov	r0, r5
 8007f08:	47b8      	blx	r7
 8007f0a:	3001      	adds	r0, #1
 8007f0c:	d1c3      	bne.n	8007e96 <_printf_float+0x32e>
 8007f0e:	e686      	b.n	8007c1e <_printf_float+0xb6>
 8007f10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007f14:	f1ba 0f01 	cmp.w	sl, #1
 8007f18:	dc01      	bgt.n	8007f1e <_printf_float+0x3b6>
 8007f1a:	07db      	lsls	r3, r3, #31
 8007f1c:	d536      	bpl.n	8007f8c <_printf_float+0x424>
 8007f1e:	2301      	movs	r3, #1
 8007f20:	4642      	mov	r2, r8
 8007f22:	4631      	mov	r1, r6
 8007f24:	4628      	mov	r0, r5
 8007f26:	47b8      	blx	r7
 8007f28:	3001      	adds	r0, #1
 8007f2a:	f43f ae78 	beq.w	8007c1e <_printf_float+0xb6>
 8007f2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f32:	4631      	mov	r1, r6
 8007f34:	4628      	mov	r0, r5
 8007f36:	47b8      	blx	r7
 8007f38:	3001      	adds	r0, #1
 8007f3a:	f43f ae70 	beq.w	8007c1e <_printf_float+0xb6>
 8007f3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007f42:	2200      	movs	r2, #0
 8007f44:	2300      	movs	r3, #0
 8007f46:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007f4a:	f7f8 fddd 	bl	8000b08 <__aeabi_dcmpeq>
 8007f4e:	b9c0      	cbnz	r0, 8007f82 <_printf_float+0x41a>
 8007f50:	4653      	mov	r3, sl
 8007f52:	f108 0201 	add.w	r2, r8, #1
 8007f56:	4631      	mov	r1, r6
 8007f58:	4628      	mov	r0, r5
 8007f5a:	47b8      	blx	r7
 8007f5c:	3001      	adds	r0, #1
 8007f5e:	d10c      	bne.n	8007f7a <_printf_float+0x412>
 8007f60:	e65d      	b.n	8007c1e <_printf_float+0xb6>
 8007f62:	2301      	movs	r3, #1
 8007f64:	465a      	mov	r2, fp
 8007f66:	4631      	mov	r1, r6
 8007f68:	4628      	mov	r0, r5
 8007f6a:	47b8      	blx	r7
 8007f6c:	3001      	adds	r0, #1
 8007f6e:	f43f ae56 	beq.w	8007c1e <_printf_float+0xb6>
 8007f72:	f108 0801 	add.w	r8, r8, #1
 8007f76:	45d0      	cmp	r8, sl
 8007f78:	dbf3      	blt.n	8007f62 <_printf_float+0x3fa>
 8007f7a:	464b      	mov	r3, r9
 8007f7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007f80:	e6df      	b.n	8007d42 <_printf_float+0x1da>
 8007f82:	f04f 0800 	mov.w	r8, #0
 8007f86:	f104 0b1a 	add.w	fp, r4, #26
 8007f8a:	e7f4      	b.n	8007f76 <_printf_float+0x40e>
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	4642      	mov	r2, r8
 8007f90:	e7e1      	b.n	8007f56 <_printf_float+0x3ee>
 8007f92:	2301      	movs	r3, #1
 8007f94:	464a      	mov	r2, r9
 8007f96:	4631      	mov	r1, r6
 8007f98:	4628      	mov	r0, r5
 8007f9a:	47b8      	blx	r7
 8007f9c:	3001      	adds	r0, #1
 8007f9e:	f43f ae3e 	beq.w	8007c1e <_printf_float+0xb6>
 8007fa2:	f108 0801 	add.w	r8, r8, #1
 8007fa6:	68e3      	ldr	r3, [r4, #12]
 8007fa8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007faa:	1a5b      	subs	r3, r3, r1
 8007fac:	4543      	cmp	r3, r8
 8007fae:	dcf0      	bgt.n	8007f92 <_printf_float+0x42a>
 8007fb0:	e6fc      	b.n	8007dac <_printf_float+0x244>
 8007fb2:	f04f 0800 	mov.w	r8, #0
 8007fb6:	f104 0919 	add.w	r9, r4, #25
 8007fba:	e7f4      	b.n	8007fa6 <_printf_float+0x43e>

08007fbc <_printf_common>:
 8007fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fc0:	4616      	mov	r6, r2
 8007fc2:	4698      	mov	r8, r3
 8007fc4:	688a      	ldr	r2, [r1, #8]
 8007fc6:	690b      	ldr	r3, [r1, #16]
 8007fc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	bfb8      	it	lt
 8007fd0:	4613      	movlt	r3, r2
 8007fd2:	6033      	str	r3, [r6, #0]
 8007fd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007fd8:	4607      	mov	r7, r0
 8007fda:	460c      	mov	r4, r1
 8007fdc:	b10a      	cbz	r2, 8007fe2 <_printf_common+0x26>
 8007fde:	3301      	adds	r3, #1
 8007fe0:	6033      	str	r3, [r6, #0]
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	0699      	lsls	r1, r3, #26
 8007fe6:	bf42      	ittt	mi
 8007fe8:	6833      	ldrmi	r3, [r6, #0]
 8007fea:	3302      	addmi	r3, #2
 8007fec:	6033      	strmi	r3, [r6, #0]
 8007fee:	6825      	ldr	r5, [r4, #0]
 8007ff0:	f015 0506 	ands.w	r5, r5, #6
 8007ff4:	d106      	bne.n	8008004 <_printf_common+0x48>
 8007ff6:	f104 0a19 	add.w	sl, r4, #25
 8007ffa:	68e3      	ldr	r3, [r4, #12]
 8007ffc:	6832      	ldr	r2, [r6, #0]
 8007ffe:	1a9b      	subs	r3, r3, r2
 8008000:	42ab      	cmp	r3, r5
 8008002:	dc26      	bgt.n	8008052 <_printf_common+0x96>
 8008004:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008008:	6822      	ldr	r2, [r4, #0]
 800800a:	3b00      	subs	r3, #0
 800800c:	bf18      	it	ne
 800800e:	2301      	movne	r3, #1
 8008010:	0692      	lsls	r2, r2, #26
 8008012:	d42b      	bmi.n	800806c <_printf_common+0xb0>
 8008014:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008018:	4641      	mov	r1, r8
 800801a:	4638      	mov	r0, r7
 800801c:	47c8      	blx	r9
 800801e:	3001      	adds	r0, #1
 8008020:	d01e      	beq.n	8008060 <_printf_common+0xa4>
 8008022:	6823      	ldr	r3, [r4, #0]
 8008024:	6922      	ldr	r2, [r4, #16]
 8008026:	f003 0306 	and.w	r3, r3, #6
 800802a:	2b04      	cmp	r3, #4
 800802c:	bf02      	ittt	eq
 800802e:	68e5      	ldreq	r5, [r4, #12]
 8008030:	6833      	ldreq	r3, [r6, #0]
 8008032:	1aed      	subeq	r5, r5, r3
 8008034:	68a3      	ldr	r3, [r4, #8]
 8008036:	bf0c      	ite	eq
 8008038:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800803c:	2500      	movne	r5, #0
 800803e:	4293      	cmp	r3, r2
 8008040:	bfc4      	itt	gt
 8008042:	1a9b      	subgt	r3, r3, r2
 8008044:	18ed      	addgt	r5, r5, r3
 8008046:	2600      	movs	r6, #0
 8008048:	341a      	adds	r4, #26
 800804a:	42b5      	cmp	r5, r6
 800804c:	d11a      	bne.n	8008084 <_printf_common+0xc8>
 800804e:	2000      	movs	r0, #0
 8008050:	e008      	b.n	8008064 <_printf_common+0xa8>
 8008052:	2301      	movs	r3, #1
 8008054:	4652      	mov	r2, sl
 8008056:	4641      	mov	r1, r8
 8008058:	4638      	mov	r0, r7
 800805a:	47c8      	blx	r9
 800805c:	3001      	adds	r0, #1
 800805e:	d103      	bne.n	8008068 <_printf_common+0xac>
 8008060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008068:	3501      	adds	r5, #1
 800806a:	e7c6      	b.n	8007ffa <_printf_common+0x3e>
 800806c:	18e1      	adds	r1, r4, r3
 800806e:	1c5a      	adds	r2, r3, #1
 8008070:	2030      	movs	r0, #48	@ 0x30
 8008072:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008076:	4422      	add	r2, r4
 8008078:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800807c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008080:	3302      	adds	r3, #2
 8008082:	e7c7      	b.n	8008014 <_printf_common+0x58>
 8008084:	2301      	movs	r3, #1
 8008086:	4622      	mov	r2, r4
 8008088:	4641      	mov	r1, r8
 800808a:	4638      	mov	r0, r7
 800808c:	47c8      	blx	r9
 800808e:	3001      	adds	r0, #1
 8008090:	d0e6      	beq.n	8008060 <_printf_common+0xa4>
 8008092:	3601      	adds	r6, #1
 8008094:	e7d9      	b.n	800804a <_printf_common+0x8e>
	...

08008098 <_printf_i>:
 8008098:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800809c:	7e0f      	ldrb	r7, [r1, #24]
 800809e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080a0:	2f78      	cmp	r7, #120	@ 0x78
 80080a2:	4691      	mov	r9, r2
 80080a4:	4680      	mov	r8, r0
 80080a6:	460c      	mov	r4, r1
 80080a8:	469a      	mov	sl, r3
 80080aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80080ae:	d807      	bhi.n	80080c0 <_printf_i+0x28>
 80080b0:	2f62      	cmp	r7, #98	@ 0x62
 80080b2:	d80a      	bhi.n	80080ca <_printf_i+0x32>
 80080b4:	2f00      	cmp	r7, #0
 80080b6:	f000 80d2 	beq.w	800825e <_printf_i+0x1c6>
 80080ba:	2f58      	cmp	r7, #88	@ 0x58
 80080bc:	f000 80b9 	beq.w	8008232 <_printf_i+0x19a>
 80080c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80080c8:	e03a      	b.n	8008140 <_printf_i+0xa8>
 80080ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80080ce:	2b15      	cmp	r3, #21
 80080d0:	d8f6      	bhi.n	80080c0 <_printf_i+0x28>
 80080d2:	a101      	add	r1, pc, #4	@ (adr r1, 80080d8 <_printf_i+0x40>)
 80080d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80080d8:	08008131 	.word	0x08008131
 80080dc:	08008145 	.word	0x08008145
 80080e0:	080080c1 	.word	0x080080c1
 80080e4:	080080c1 	.word	0x080080c1
 80080e8:	080080c1 	.word	0x080080c1
 80080ec:	080080c1 	.word	0x080080c1
 80080f0:	08008145 	.word	0x08008145
 80080f4:	080080c1 	.word	0x080080c1
 80080f8:	080080c1 	.word	0x080080c1
 80080fc:	080080c1 	.word	0x080080c1
 8008100:	080080c1 	.word	0x080080c1
 8008104:	08008245 	.word	0x08008245
 8008108:	0800816f 	.word	0x0800816f
 800810c:	080081ff 	.word	0x080081ff
 8008110:	080080c1 	.word	0x080080c1
 8008114:	080080c1 	.word	0x080080c1
 8008118:	08008267 	.word	0x08008267
 800811c:	080080c1 	.word	0x080080c1
 8008120:	0800816f 	.word	0x0800816f
 8008124:	080080c1 	.word	0x080080c1
 8008128:	080080c1 	.word	0x080080c1
 800812c:	08008207 	.word	0x08008207
 8008130:	6833      	ldr	r3, [r6, #0]
 8008132:	1d1a      	adds	r2, r3, #4
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	6032      	str	r2, [r6, #0]
 8008138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800813c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008140:	2301      	movs	r3, #1
 8008142:	e09d      	b.n	8008280 <_printf_i+0x1e8>
 8008144:	6833      	ldr	r3, [r6, #0]
 8008146:	6820      	ldr	r0, [r4, #0]
 8008148:	1d19      	adds	r1, r3, #4
 800814a:	6031      	str	r1, [r6, #0]
 800814c:	0606      	lsls	r6, r0, #24
 800814e:	d501      	bpl.n	8008154 <_printf_i+0xbc>
 8008150:	681d      	ldr	r5, [r3, #0]
 8008152:	e003      	b.n	800815c <_printf_i+0xc4>
 8008154:	0645      	lsls	r5, r0, #25
 8008156:	d5fb      	bpl.n	8008150 <_printf_i+0xb8>
 8008158:	f9b3 5000 	ldrsh.w	r5, [r3]
 800815c:	2d00      	cmp	r5, #0
 800815e:	da03      	bge.n	8008168 <_printf_i+0xd0>
 8008160:	232d      	movs	r3, #45	@ 0x2d
 8008162:	426d      	negs	r5, r5
 8008164:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008168:	4859      	ldr	r0, [pc, #356]	@ (80082d0 <_printf_i+0x238>)
 800816a:	230a      	movs	r3, #10
 800816c:	e011      	b.n	8008192 <_printf_i+0xfa>
 800816e:	6821      	ldr	r1, [r4, #0]
 8008170:	6833      	ldr	r3, [r6, #0]
 8008172:	0608      	lsls	r0, r1, #24
 8008174:	f853 5b04 	ldr.w	r5, [r3], #4
 8008178:	d402      	bmi.n	8008180 <_printf_i+0xe8>
 800817a:	0649      	lsls	r1, r1, #25
 800817c:	bf48      	it	mi
 800817e:	b2ad      	uxthmi	r5, r5
 8008180:	2f6f      	cmp	r7, #111	@ 0x6f
 8008182:	4853      	ldr	r0, [pc, #332]	@ (80082d0 <_printf_i+0x238>)
 8008184:	6033      	str	r3, [r6, #0]
 8008186:	bf14      	ite	ne
 8008188:	230a      	movne	r3, #10
 800818a:	2308      	moveq	r3, #8
 800818c:	2100      	movs	r1, #0
 800818e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008192:	6866      	ldr	r6, [r4, #4]
 8008194:	60a6      	str	r6, [r4, #8]
 8008196:	2e00      	cmp	r6, #0
 8008198:	bfa2      	ittt	ge
 800819a:	6821      	ldrge	r1, [r4, #0]
 800819c:	f021 0104 	bicge.w	r1, r1, #4
 80081a0:	6021      	strge	r1, [r4, #0]
 80081a2:	b90d      	cbnz	r5, 80081a8 <_printf_i+0x110>
 80081a4:	2e00      	cmp	r6, #0
 80081a6:	d04b      	beq.n	8008240 <_printf_i+0x1a8>
 80081a8:	4616      	mov	r6, r2
 80081aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80081ae:	fb03 5711 	mls	r7, r3, r1, r5
 80081b2:	5dc7      	ldrb	r7, [r0, r7]
 80081b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80081b8:	462f      	mov	r7, r5
 80081ba:	42bb      	cmp	r3, r7
 80081bc:	460d      	mov	r5, r1
 80081be:	d9f4      	bls.n	80081aa <_printf_i+0x112>
 80081c0:	2b08      	cmp	r3, #8
 80081c2:	d10b      	bne.n	80081dc <_printf_i+0x144>
 80081c4:	6823      	ldr	r3, [r4, #0]
 80081c6:	07df      	lsls	r7, r3, #31
 80081c8:	d508      	bpl.n	80081dc <_printf_i+0x144>
 80081ca:	6923      	ldr	r3, [r4, #16]
 80081cc:	6861      	ldr	r1, [r4, #4]
 80081ce:	4299      	cmp	r1, r3
 80081d0:	bfde      	ittt	le
 80081d2:	2330      	movle	r3, #48	@ 0x30
 80081d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80081d8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80081dc:	1b92      	subs	r2, r2, r6
 80081de:	6122      	str	r2, [r4, #16]
 80081e0:	f8cd a000 	str.w	sl, [sp]
 80081e4:	464b      	mov	r3, r9
 80081e6:	aa03      	add	r2, sp, #12
 80081e8:	4621      	mov	r1, r4
 80081ea:	4640      	mov	r0, r8
 80081ec:	f7ff fee6 	bl	8007fbc <_printf_common>
 80081f0:	3001      	adds	r0, #1
 80081f2:	d14a      	bne.n	800828a <_printf_i+0x1f2>
 80081f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081f8:	b004      	add	sp, #16
 80081fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081fe:	6823      	ldr	r3, [r4, #0]
 8008200:	f043 0320 	orr.w	r3, r3, #32
 8008204:	6023      	str	r3, [r4, #0]
 8008206:	4833      	ldr	r0, [pc, #204]	@ (80082d4 <_printf_i+0x23c>)
 8008208:	2778      	movs	r7, #120	@ 0x78
 800820a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800820e:	6823      	ldr	r3, [r4, #0]
 8008210:	6831      	ldr	r1, [r6, #0]
 8008212:	061f      	lsls	r7, r3, #24
 8008214:	f851 5b04 	ldr.w	r5, [r1], #4
 8008218:	d402      	bmi.n	8008220 <_printf_i+0x188>
 800821a:	065f      	lsls	r7, r3, #25
 800821c:	bf48      	it	mi
 800821e:	b2ad      	uxthmi	r5, r5
 8008220:	6031      	str	r1, [r6, #0]
 8008222:	07d9      	lsls	r1, r3, #31
 8008224:	bf44      	itt	mi
 8008226:	f043 0320 	orrmi.w	r3, r3, #32
 800822a:	6023      	strmi	r3, [r4, #0]
 800822c:	b11d      	cbz	r5, 8008236 <_printf_i+0x19e>
 800822e:	2310      	movs	r3, #16
 8008230:	e7ac      	b.n	800818c <_printf_i+0xf4>
 8008232:	4827      	ldr	r0, [pc, #156]	@ (80082d0 <_printf_i+0x238>)
 8008234:	e7e9      	b.n	800820a <_printf_i+0x172>
 8008236:	6823      	ldr	r3, [r4, #0]
 8008238:	f023 0320 	bic.w	r3, r3, #32
 800823c:	6023      	str	r3, [r4, #0]
 800823e:	e7f6      	b.n	800822e <_printf_i+0x196>
 8008240:	4616      	mov	r6, r2
 8008242:	e7bd      	b.n	80081c0 <_printf_i+0x128>
 8008244:	6833      	ldr	r3, [r6, #0]
 8008246:	6825      	ldr	r5, [r4, #0]
 8008248:	6961      	ldr	r1, [r4, #20]
 800824a:	1d18      	adds	r0, r3, #4
 800824c:	6030      	str	r0, [r6, #0]
 800824e:	062e      	lsls	r6, r5, #24
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	d501      	bpl.n	8008258 <_printf_i+0x1c0>
 8008254:	6019      	str	r1, [r3, #0]
 8008256:	e002      	b.n	800825e <_printf_i+0x1c6>
 8008258:	0668      	lsls	r0, r5, #25
 800825a:	d5fb      	bpl.n	8008254 <_printf_i+0x1bc>
 800825c:	8019      	strh	r1, [r3, #0]
 800825e:	2300      	movs	r3, #0
 8008260:	6123      	str	r3, [r4, #16]
 8008262:	4616      	mov	r6, r2
 8008264:	e7bc      	b.n	80081e0 <_printf_i+0x148>
 8008266:	6833      	ldr	r3, [r6, #0]
 8008268:	1d1a      	adds	r2, r3, #4
 800826a:	6032      	str	r2, [r6, #0]
 800826c:	681e      	ldr	r6, [r3, #0]
 800826e:	6862      	ldr	r2, [r4, #4]
 8008270:	2100      	movs	r1, #0
 8008272:	4630      	mov	r0, r6
 8008274:	f7f7 ffcc 	bl	8000210 <memchr>
 8008278:	b108      	cbz	r0, 800827e <_printf_i+0x1e6>
 800827a:	1b80      	subs	r0, r0, r6
 800827c:	6060      	str	r0, [r4, #4]
 800827e:	6863      	ldr	r3, [r4, #4]
 8008280:	6123      	str	r3, [r4, #16]
 8008282:	2300      	movs	r3, #0
 8008284:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008288:	e7aa      	b.n	80081e0 <_printf_i+0x148>
 800828a:	6923      	ldr	r3, [r4, #16]
 800828c:	4632      	mov	r2, r6
 800828e:	4649      	mov	r1, r9
 8008290:	4640      	mov	r0, r8
 8008292:	47d0      	blx	sl
 8008294:	3001      	adds	r0, #1
 8008296:	d0ad      	beq.n	80081f4 <_printf_i+0x15c>
 8008298:	6823      	ldr	r3, [r4, #0]
 800829a:	079b      	lsls	r3, r3, #30
 800829c:	d413      	bmi.n	80082c6 <_printf_i+0x22e>
 800829e:	68e0      	ldr	r0, [r4, #12]
 80082a0:	9b03      	ldr	r3, [sp, #12]
 80082a2:	4298      	cmp	r0, r3
 80082a4:	bfb8      	it	lt
 80082a6:	4618      	movlt	r0, r3
 80082a8:	e7a6      	b.n	80081f8 <_printf_i+0x160>
 80082aa:	2301      	movs	r3, #1
 80082ac:	4632      	mov	r2, r6
 80082ae:	4649      	mov	r1, r9
 80082b0:	4640      	mov	r0, r8
 80082b2:	47d0      	blx	sl
 80082b4:	3001      	adds	r0, #1
 80082b6:	d09d      	beq.n	80081f4 <_printf_i+0x15c>
 80082b8:	3501      	adds	r5, #1
 80082ba:	68e3      	ldr	r3, [r4, #12]
 80082bc:	9903      	ldr	r1, [sp, #12]
 80082be:	1a5b      	subs	r3, r3, r1
 80082c0:	42ab      	cmp	r3, r5
 80082c2:	dcf2      	bgt.n	80082aa <_printf_i+0x212>
 80082c4:	e7eb      	b.n	800829e <_printf_i+0x206>
 80082c6:	2500      	movs	r5, #0
 80082c8:	f104 0619 	add.w	r6, r4, #25
 80082cc:	e7f5      	b.n	80082ba <_printf_i+0x222>
 80082ce:	bf00      	nop
 80082d0:	0800aa3a 	.word	0x0800aa3a
 80082d4:	0800aa4b 	.word	0x0800aa4b

080082d8 <std>:
 80082d8:	2300      	movs	r3, #0
 80082da:	b510      	push	{r4, lr}
 80082dc:	4604      	mov	r4, r0
 80082de:	e9c0 3300 	strd	r3, r3, [r0]
 80082e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082e6:	6083      	str	r3, [r0, #8]
 80082e8:	8181      	strh	r1, [r0, #12]
 80082ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80082ec:	81c2      	strh	r2, [r0, #14]
 80082ee:	6183      	str	r3, [r0, #24]
 80082f0:	4619      	mov	r1, r3
 80082f2:	2208      	movs	r2, #8
 80082f4:	305c      	adds	r0, #92	@ 0x5c
 80082f6:	f000 f928 	bl	800854a <memset>
 80082fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008330 <std+0x58>)
 80082fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80082fe:	4b0d      	ldr	r3, [pc, #52]	@ (8008334 <std+0x5c>)
 8008300:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008302:	4b0d      	ldr	r3, [pc, #52]	@ (8008338 <std+0x60>)
 8008304:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008306:	4b0d      	ldr	r3, [pc, #52]	@ (800833c <std+0x64>)
 8008308:	6323      	str	r3, [r4, #48]	@ 0x30
 800830a:	4b0d      	ldr	r3, [pc, #52]	@ (8008340 <std+0x68>)
 800830c:	6224      	str	r4, [r4, #32]
 800830e:	429c      	cmp	r4, r3
 8008310:	d006      	beq.n	8008320 <std+0x48>
 8008312:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008316:	4294      	cmp	r4, r2
 8008318:	d002      	beq.n	8008320 <std+0x48>
 800831a:	33d0      	adds	r3, #208	@ 0xd0
 800831c:	429c      	cmp	r4, r3
 800831e:	d105      	bne.n	800832c <std+0x54>
 8008320:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008328:	f000 b9e2 	b.w	80086f0 <__retarget_lock_init_recursive>
 800832c:	bd10      	pop	{r4, pc}
 800832e:	bf00      	nop
 8008330:	080084c5 	.word	0x080084c5
 8008334:	080084e7 	.word	0x080084e7
 8008338:	0800851f 	.word	0x0800851f
 800833c:	08008543 	.word	0x08008543
 8008340:	2000505c 	.word	0x2000505c

08008344 <stdio_exit_handler>:
 8008344:	4a02      	ldr	r2, [pc, #8]	@ (8008350 <stdio_exit_handler+0xc>)
 8008346:	4903      	ldr	r1, [pc, #12]	@ (8008354 <stdio_exit_handler+0x10>)
 8008348:	4803      	ldr	r0, [pc, #12]	@ (8008358 <stdio_exit_handler+0x14>)
 800834a:	f000 b869 	b.w	8008420 <_fwalk_sglue>
 800834e:	bf00      	nop
 8008350:	20000010 	.word	0x20000010
 8008354:	0800a06d 	.word	0x0800a06d
 8008358:	20000020 	.word	0x20000020

0800835c <cleanup_stdio>:
 800835c:	6841      	ldr	r1, [r0, #4]
 800835e:	4b0c      	ldr	r3, [pc, #48]	@ (8008390 <cleanup_stdio+0x34>)
 8008360:	4299      	cmp	r1, r3
 8008362:	b510      	push	{r4, lr}
 8008364:	4604      	mov	r4, r0
 8008366:	d001      	beq.n	800836c <cleanup_stdio+0x10>
 8008368:	f001 fe80 	bl	800a06c <_fflush_r>
 800836c:	68a1      	ldr	r1, [r4, #8]
 800836e:	4b09      	ldr	r3, [pc, #36]	@ (8008394 <cleanup_stdio+0x38>)
 8008370:	4299      	cmp	r1, r3
 8008372:	d002      	beq.n	800837a <cleanup_stdio+0x1e>
 8008374:	4620      	mov	r0, r4
 8008376:	f001 fe79 	bl	800a06c <_fflush_r>
 800837a:	68e1      	ldr	r1, [r4, #12]
 800837c:	4b06      	ldr	r3, [pc, #24]	@ (8008398 <cleanup_stdio+0x3c>)
 800837e:	4299      	cmp	r1, r3
 8008380:	d004      	beq.n	800838c <cleanup_stdio+0x30>
 8008382:	4620      	mov	r0, r4
 8008384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008388:	f001 be70 	b.w	800a06c <_fflush_r>
 800838c:	bd10      	pop	{r4, pc}
 800838e:	bf00      	nop
 8008390:	2000505c 	.word	0x2000505c
 8008394:	200050c4 	.word	0x200050c4
 8008398:	2000512c 	.word	0x2000512c

0800839c <global_stdio_init.part.0>:
 800839c:	b510      	push	{r4, lr}
 800839e:	4b0b      	ldr	r3, [pc, #44]	@ (80083cc <global_stdio_init.part.0+0x30>)
 80083a0:	4c0b      	ldr	r4, [pc, #44]	@ (80083d0 <global_stdio_init.part.0+0x34>)
 80083a2:	4a0c      	ldr	r2, [pc, #48]	@ (80083d4 <global_stdio_init.part.0+0x38>)
 80083a4:	601a      	str	r2, [r3, #0]
 80083a6:	4620      	mov	r0, r4
 80083a8:	2200      	movs	r2, #0
 80083aa:	2104      	movs	r1, #4
 80083ac:	f7ff ff94 	bl	80082d8 <std>
 80083b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80083b4:	2201      	movs	r2, #1
 80083b6:	2109      	movs	r1, #9
 80083b8:	f7ff ff8e 	bl	80082d8 <std>
 80083bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80083c0:	2202      	movs	r2, #2
 80083c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083c6:	2112      	movs	r1, #18
 80083c8:	f7ff bf86 	b.w	80082d8 <std>
 80083cc:	20005194 	.word	0x20005194
 80083d0:	2000505c 	.word	0x2000505c
 80083d4:	08008345 	.word	0x08008345

080083d8 <__sfp_lock_acquire>:
 80083d8:	4801      	ldr	r0, [pc, #4]	@ (80083e0 <__sfp_lock_acquire+0x8>)
 80083da:	f000 b98a 	b.w	80086f2 <__retarget_lock_acquire_recursive>
 80083de:	bf00      	nop
 80083e0:	2000519d 	.word	0x2000519d

080083e4 <__sfp_lock_release>:
 80083e4:	4801      	ldr	r0, [pc, #4]	@ (80083ec <__sfp_lock_release+0x8>)
 80083e6:	f000 b985 	b.w	80086f4 <__retarget_lock_release_recursive>
 80083ea:	bf00      	nop
 80083ec:	2000519d 	.word	0x2000519d

080083f0 <__sinit>:
 80083f0:	b510      	push	{r4, lr}
 80083f2:	4604      	mov	r4, r0
 80083f4:	f7ff fff0 	bl	80083d8 <__sfp_lock_acquire>
 80083f8:	6a23      	ldr	r3, [r4, #32]
 80083fa:	b11b      	cbz	r3, 8008404 <__sinit+0x14>
 80083fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008400:	f7ff bff0 	b.w	80083e4 <__sfp_lock_release>
 8008404:	4b04      	ldr	r3, [pc, #16]	@ (8008418 <__sinit+0x28>)
 8008406:	6223      	str	r3, [r4, #32]
 8008408:	4b04      	ldr	r3, [pc, #16]	@ (800841c <__sinit+0x2c>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d1f5      	bne.n	80083fc <__sinit+0xc>
 8008410:	f7ff ffc4 	bl	800839c <global_stdio_init.part.0>
 8008414:	e7f2      	b.n	80083fc <__sinit+0xc>
 8008416:	bf00      	nop
 8008418:	0800835d 	.word	0x0800835d
 800841c:	20005194 	.word	0x20005194

08008420 <_fwalk_sglue>:
 8008420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008424:	4607      	mov	r7, r0
 8008426:	4688      	mov	r8, r1
 8008428:	4614      	mov	r4, r2
 800842a:	2600      	movs	r6, #0
 800842c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008430:	f1b9 0901 	subs.w	r9, r9, #1
 8008434:	d505      	bpl.n	8008442 <_fwalk_sglue+0x22>
 8008436:	6824      	ldr	r4, [r4, #0]
 8008438:	2c00      	cmp	r4, #0
 800843a:	d1f7      	bne.n	800842c <_fwalk_sglue+0xc>
 800843c:	4630      	mov	r0, r6
 800843e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008442:	89ab      	ldrh	r3, [r5, #12]
 8008444:	2b01      	cmp	r3, #1
 8008446:	d907      	bls.n	8008458 <_fwalk_sglue+0x38>
 8008448:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800844c:	3301      	adds	r3, #1
 800844e:	d003      	beq.n	8008458 <_fwalk_sglue+0x38>
 8008450:	4629      	mov	r1, r5
 8008452:	4638      	mov	r0, r7
 8008454:	47c0      	blx	r8
 8008456:	4306      	orrs	r6, r0
 8008458:	3568      	adds	r5, #104	@ 0x68
 800845a:	e7e9      	b.n	8008430 <_fwalk_sglue+0x10>

0800845c <sniprintf>:
 800845c:	b40c      	push	{r2, r3}
 800845e:	b530      	push	{r4, r5, lr}
 8008460:	4b17      	ldr	r3, [pc, #92]	@ (80084c0 <sniprintf+0x64>)
 8008462:	1e0c      	subs	r4, r1, #0
 8008464:	681d      	ldr	r5, [r3, #0]
 8008466:	b09d      	sub	sp, #116	@ 0x74
 8008468:	da08      	bge.n	800847c <sniprintf+0x20>
 800846a:	238b      	movs	r3, #139	@ 0x8b
 800846c:	602b      	str	r3, [r5, #0]
 800846e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008472:	b01d      	add	sp, #116	@ 0x74
 8008474:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008478:	b002      	add	sp, #8
 800847a:	4770      	bx	lr
 800847c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008480:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008484:	bf14      	ite	ne
 8008486:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800848a:	4623      	moveq	r3, r4
 800848c:	9304      	str	r3, [sp, #16]
 800848e:	9307      	str	r3, [sp, #28]
 8008490:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008494:	9002      	str	r0, [sp, #8]
 8008496:	9006      	str	r0, [sp, #24]
 8008498:	f8ad 3016 	strh.w	r3, [sp, #22]
 800849c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800849e:	ab21      	add	r3, sp, #132	@ 0x84
 80084a0:	a902      	add	r1, sp, #8
 80084a2:	4628      	mov	r0, r5
 80084a4:	9301      	str	r3, [sp, #4]
 80084a6:	f001 fc61 	bl	8009d6c <_svfiprintf_r>
 80084aa:	1c43      	adds	r3, r0, #1
 80084ac:	bfbc      	itt	lt
 80084ae:	238b      	movlt	r3, #139	@ 0x8b
 80084b0:	602b      	strlt	r3, [r5, #0]
 80084b2:	2c00      	cmp	r4, #0
 80084b4:	d0dd      	beq.n	8008472 <sniprintf+0x16>
 80084b6:	9b02      	ldr	r3, [sp, #8]
 80084b8:	2200      	movs	r2, #0
 80084ba:	701a      	strb	r2, [r3, #0]
 80084bc:	e7d9      	b.n	8008472 <sniprintf+0x16>
 80084be:	bf00      	nop
 80084c0:	2000001c 	.word	0x2000001c

080084c4 <__sread>:
 80084c4:	b510      	push	{r4, lr}
 80084c6:	460c      	mov	r4, r1
 80084c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084cc:	f000 f8c2 	bl	8008654 <_read_r>
 80084d0:	2800      	cmp	r0, #0
 80084d2:	bfab      	itete	ge
 80084d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80084d6:	89a3      	ldrhlt	r3, [r4, #12]
 80084d8:	181b      	addge	r3, r3, r0
 80084da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80084de:	bfac      	ite	ge
 80084e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80084e2:	81a3      	strhlt	r3, [r4, #12]
 80084e4:	bd10      	pop	{r4, pc}

080084e6 <__swrite>:
 80084e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084ea:	461f      	mov	r7, r3
 80084ec:	898b      	ldrh	r3, [r1, #12]
 80084ee:	05db      	lsls	r3, r3, #23
 80084f0:	4605      	mov	r5, r0
 80084f2:	460c      	mov	r4, r1
 80084f4:	4616      	mov	r6, r2
 80084f6:	d505      	bpl.n	8008504 <__swrite+0x1e>
 80084f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084fc:	2302      	movs	r3, #2
 80084fe:	2200      	movs	r2, #0
 8008500:	f000 f896 	bl	8008630 <_lseek_r>
 8008504:	89a3      	ldrh	r3, [r4, #12]
 8008506:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800850a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800850e:	81a3      	strh	r3, [r4, #12]
 8008510:	4632      	mov	r2, r6
 8008512:	463b      	mov	r3, r7
 8008514:	4628      	mov	r0, r5
 8008516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800851a:	f000 b8ad 	b.w	8008678 <_write_r>

0800851e <__sseek>:
 800851e:	b510      	push	{r4, lr}
 8008520:	460c      	mov	r4, r1
 8008522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008526:	f000 f883 	bl	8008630 <_lseek_r>
 800852a:	1c43      	adds	r3, r0, #1
 800852c:	89a3      	ldrh	r3, [r4, #12]
 800852e:	bf15      	itete	ne
 8008530:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008532:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008536:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800853a:	81a3      	strheq	r3, [r4, #12]
 800853c:	bf18      	it	ne
 800853e:	81a3      	strhne	r3, [r4, #12]
 8008540:	bd10      	pop	{r4, pc}

08008542 <__sclose>:
 8008542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008546:	f000 b80d 	b.w	8008564 <_close_r>

0800854a <memset>:
 800854a:	4402      	add	r2, r0
 800854c:	4603      	mov	r3, r0
 800854e:	4293      	cmp	r3, r2
 8008550:	d100      	bne.n	8008554 <memset+0xa>
 8008552:	4770      	bx	lr
 8008554:	f803 1b01 	strb.w	r1, [r3], #1
 8008558:	e7f9      	b.n	800854e <memset+0x4>
	...

0800855c <_localeconv_r>:
 800855c:	4800      	ldr	r0, [pc, #0]	@ (8008560 <_localeconv_r+0x4>)
 800855e:	4770      	bx	lr
 8008560:	2000015c 	.word	0x2000015c

08008564 <_close_r>:
 8008564:	b538      	push	{r3, r4, r5, lr}
 8008566:	4d06      	ldr	r5, [pc, #24]	@ (8008580 <_close_r+0x1c>)
 8008568:	2300      	movs	r3, #0
 800856a:	4604      	mov	r4, r0
 800856c:	4608      	mov	r0, r1
 800856e:	602b      	str	r3, [r5, #0]
 8008570:	f7f9 fa54 	bl	8001a1c <_close>
 8008574:	1c43      	adds	r3, r0, #1
 8008576:	d102      	bne.n	800857e <_close_r+0x1a>
 8008578:	682b      	ldr	r3, [r5, #0]
 800857a:	b103      	cbz	r3, 800857e <_close_r+0x1a>
 800857c:	6023      	str	r3, [r4, #0]
 800857e:	bd38      	pop	{r3, r4, r5, pc}
 8008580:	20005198 	.word	0x20005198

08008584 <_reclaim_reent>:
 8008584:	4b29      	ldr	r3, [pc, #164]	@ (800862c <_reclaim_reent+0xa8>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4283      	cmp	r3, r0
 800858a:	b570      	push	{r4, r5, r6, lr}
 800858c:	4604      	mov	r4, r0
 800858e:	d04b      	beq.n	8008628 <_reclaim_reent+0xa4>
 8008590:	69c3      	ldr	r3, [r0, #28]
 8008592:	b1ab      	cbz	r3, 80085c0 <_reclaim_reent+0x3c>
 8008594:	68db      	ldr	r3, [r3, #12]
 8008596:	b16b      	cbz	r3, 80085b4 <_reclaim_reent+0x30>
 8008598:	2500      	movs	r5, #0
 800859a:	69e3      	ldr	r3, [r4, #28]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	5959      	ldr	r1, [r3, r5]
 80085a0:	2900      	cmp	r1, #0
 80085a2:	d13b      	bne.n	800861c <_reclaim_reent+0x98>
 80085a4:	3504      	adds	r5, #4
 80085a6:	2d80      	cmp	r5, #128	@ 0x80
 80085a8:	d1f7      	bne.n	800859a <_reclaim_reent+0x16>
 80085aa:	69e3      	ldr	r3, [r4, #28]
 80085ac:	4620      	mov	r0, r4
 80085ae:	68d9      	ldr	r1, [r3, #12]
 80085b0:	f000 fefe 	bl	80093b0 <_free_r>
 80085b4:	69e3      	ldr	r3, [r4, #28]
 80085b6:	6819      	ldr	r1, [r3, #0]
 80085b8:	b111      	cbz	r1, 80085c0 <_reclaim_reent+0x3c>
 80085ba:	4620      	mov	r0, r4
 80085bc:	f000 fef8 	bl	80093b0 <_free_r>
 80085c0:	6961      	ldr	r1, [r4, #20]
 80085c2:	b111      	cbz	r1, 80085ca <_reclaim_reent+0x46>
 80085c4:	4620      	mov	r0, r4
 80085c6:	f000 fef3 	bl	80093b0 <_free_r>
 80085ca:	69e1      	ldr	r1, [r4, #28]
 80085cc:	b111      	cbz	r1, 80085d4 <_reclaim_reent+0x50>
 80085ce:	4620      	mov	r0, r4
 80085d0:	f000 feee 	bl	80093b0 <_free_r>
 80085d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80085d6:	b111      	cbz	r1, 80085de <_reclaim_reent+0x5a>
 80085d8:	4620      	mov	r0, r4
 80085da:	f000 fee9 	bl	80093b0 <_free_r>
 80085de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085e0:	b111      	cbz	r1, 80085e8 <_reclaim_reent+0x64>
 80085e2:	4620      	mov	r0, r4
 80085e4:	f000 fee4 	bl	80093b0 <_free_r>
 80085e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80085ea:	b111      	cbz	r1, 80085f2 <_reclaim_reent+0x6e>
 80085ec:	4620      	mov	r0, r4
 80085ee:	f000 fedf 	bl	80093b0 <_free_r>
 80085f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80085f4:	b111      	cbz	r1, 80085fc <_reclaim_reent+0x78>
 80085f6:	4620      	mov	r0, r4
 80085f8:	f000 feda 	bl	80093b0 <_free_r>
 80085fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80085fe:	b111      	cbz	r1, 8008606 <_reclaim_reent+0x82>
 8008600:	4620      	mov	r0, r4
 8008602:	f000 fed5 	bl	80093b0 <_free_r>
 8008606:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008608:	b111      	cbz	r1, 8008610 <_reclaim_reent+0x8c>
 800860a:	4620      	mov	r0, r4
 800860c:	f000 fed0 	bl	80093b0 <_free_r>
 8008610:	6a23      	ldr	r3, [r4, #32]
 8008612:	b14b      	cbz	r3, 8008628 <_reclaim_reent+0xa4>
 8008614:	4620      	mov	r0, r4
 8008616:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800861a:	4718      	bx	r3
 800861c:	680e      	ldr	r6, [r1, #0]
 800861e:	4620      	mov	r0, r4
 8008620:	f000 fec6 	bl	80093b0 <_free_r>
 8008624:	4631      	mov	r1, r6
 8008626:	e7bb      	b.n	80085a0 <_reclaim_reent+0x1c>
 8008628:	bd70      	pop	{r4, r5, r6, pc}
 800862a:	bf00      	nop
 800862c:	2000001c 	.word	0x2000001c

08008630 <_lseek_r>:
 8008630:	b538      	push	{r3, r4, r5, lr}
 8008632:	4d07      	ldr	r5, [pc, #28]	@ (8008650 <_lseek_r+0x20>)
 8008634:	4604      	mov	r4, r0
 8008636:	4608      	mov	r0, r1
 8008638:	4611      	mov	r1, r2
 800863a:	2200      	movs	r2, #0
 800863c:	602a      	str	r2, [r5, #0]
 800863e:	461a      	mov	r2, r3
 8008640:	f7f9 fa13 	bl	8001a6a <_lseek>
 8008644:	1c43      	adds	r3, r0, #1
 8008646:	d102      	bne.n	800864e <_lseek_r+0x1e>
 8008648:	682b      	ldr	r3, [r5, #0]
 800864a:	b103      	cbz	r3, 800864e <_lseek_r+0x1e>
 800864c:	6023      	str	r3, [r4, #0]
 800864e:	bd38      	pop	{r3, r4, r5, pc}
 8008650:	20005198 	.word	0x20005198

08008654 <_read_r>:
 8008654:	b538      	push	{r3, r4, r5, lr}
 8008656:	4d07      	ldr	r5, [pc, #28]	@ (8008674 <_read_r+0x20>)
 8008658:	4604      	mov	r4, r0
 800865a:	4608      	mov	r0, r1
 800865c:	4611      	mov	r1, r2
 800865e:	2200      	movs	r2, #0
 8008660:	602a      	str	r2, [r5, #0]
 8008662:	461a      	mov	r2, r3
 8008664:	f7f9 f9a1 	bl	80019aa <_read>
 8008668:	1c43      	adds	r3, r0, #1
 800866a:	d102      	bne.n	8008672 <_read_r+0x1e>
 800866c:	682b      	ldr	r3, [r5, #0]
 800866e:	b103      	cbz	r3, 8008672 <_read_r+0x1e>
 8008670:	6023      	str	r3, [r4, #0]
 8008672:	bd38      	pop	{r3, r4, r5, pc}
 8008674:	20005198 	.word	0x20005198

08008678 <_write_r>:
 8008678:	b538      	push	{r3, r4, r5, lr}
 800867a:	4d07      	ldr	r5, [pc, #28]	@ (8008698 <_write_r+0x20>)
 800867c:	4604      	mov	r4, r0
 800867e:	4608      	mov	r0, r1
 8008680:	4611      	mov	r1, r2
 8008682:	2200      	movs	r2, #0
 8008684:	602a      	str	r2, [r5, #0]
 8008686:	461a      	mov	r2, r3
 8008688:	f7f9 f9ac 	bl	80019e4 <_write>
 800868c:	1c43      	adds	r3, r0, #1
 800868e:	d102      	bne.n	8008696 <_write_r+0x1e>
 8008690:	682b      	ldr	r3, [r5, #0]
 8008692:	b103      	cbz	r3, 8008696 <_write_r+0x1e>
 8008694:	6023      	str	r3, [r4, #0]
 8008696:	bd38      	pop	{r3, r4, r5, pc}
 8008698:	20005198 	.word	0x20005198

0800869c <__errno>:
 800869c:	4b01      	ldr	r3, [pc, #4]	@ (80086a4 <__errno+0x8>)
 800869e:	6818      	ldr	r0, [r3, #0]
 80086a0:	4770      	bx	lr
 80086a2:	bf00      	nop
 80086a4:	2000001c 	.word	0x2000001c

080086a8 <__libc_init_array>:
 80086a8:	b570      	push	{r4, r5, r6, lr}
 80086aa:	4d0d      	ldr	r5, [pc, #52]	@ (80086e0 <__libc_init_array+0x38>)
 80086ac:	4c0d      	ldr	r4, [pc, #52]	@ (80086e4 <__libc_init_array+0x3c>)
 80086ae:	1b64      	subs	r4, r4, r5
 80086b0:	10a4      	asrs	r4, r4, #2
 80086b2:	2600      	movs	r6, #0
 80086b4:	42a6      	cmp	r6, r4
 80086b6:	d109      	bne.n	80086cc <__libc_init_array+0x24>
 80086b8:	4d0b      	ldr	r5, [pc, #44]	@ (80086e8 <__libc_init_array+0x40>)
 80086ba:	4c0c      	ldr	r4, [pc, #48]	@ (80086ec <__libc_init_array+0x44>)
 80086bc:	f002 f866 	bl	800a78c <_init>
 80086c0:	1b64      	subs	r4, r4, r5
 80086c2:	10a4      	asrs	r4, r4, #2
 80086c4:	2600      	movs	r6, #0
 80086c6:	42a6      	cmp	r6, r4
 80086c8:	d105      	bne.n	80086d6 <__libc_init_array+0x2e>
 80086ca:	bd70      	pop	{r4, r5, r6, pc}
 80086cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80086d0:	4798      	blx	r3
 80086d2:	3601      	adds	r6, #1
 80086d4:	e7ee      	b.n	80086b4 <__libc_init_array+0xc>
 80086d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80086da:	4798      	blx	r3
 80086dc:	3601      	adds	r6, #1
 80086de:	e7f2      	b.n	80086c6 <__libc_init_array+0x1e>
 80086e0:	0800ada0 	.word	0x0800ada0
 80086e4:	0800ada0 	.word	0x0800ada0
 80086e8:	0800ada0 	.word	0x0800ada0
 80086ec:	0800ada4 	.word	0x0800ada4

080086f0 <__retarget_lock_init_recursive>:
 80086f0:	4770      	bx	lr

080086f2 <__retarget_lock_acquire_recursive>:
 80086f2:	4770      	bx	lr

080086f4 <__retarget_lock_release_recursive>:
 80086f4:	4770      	bx	lr

080086f6 <memcpy>:
 80086f6:	440a      	add	r2, r1
 80086f8:	4291      	cmp	r1, r2
 80086fa:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80086fe:	d100      	bne.n	8008702 <memcpy+0xc>
 8008700:	4770      	bx	lr
 8008702:	b510      	push	{r4, lr}
 8008704:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008708:	f803 4f01 	strb.w	r4, [r3, #1]!
 800870c:	4291      	cmp	r1, r2
 800870e:	d1f9      	bne.n	8008704 <memcpy+0xe>
 8008710:	bd10      	pop	{r4, pc}

08008712 <quorem>:
 8008712:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008716:	6903      	ldr	r3, [r0, #16]
 8008718:	690c      	ldr	r4, [r1, #16]
 800871a:	42a3      	cmp	r3, r4
 800871c:	4607      	mov	r7, r0
 800871e:	db7e      	blt.n	800881e <quorem+0x10c>
 8008720:	3c01      	subs	r4, #1
 8008722:	f101 0814 	add.w	r8, r1, #20
 8008726:	00a3      	lsls	r3, r4, #2
 8008728:	f100 0514 	add.w	r5, r0, #20
 800872c:	9300      	str	r3, [sp, #0]
 800872e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008732:	9301      	str	r3, [sp, #4]
 8008734:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008738:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800873c:	3301      	adds	r3, #1
 800873e:	429a      	cmp	r2, r3
 8008740:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008744:	fbb2 f6f3 	udiv	r6, r2, r3
 8008748:	d32e      	bcc.n	80087a8 <quorem+0x96>
 800874a:	f04f 0a00 	mov.w	sl, #0
 800874e:	46c4      	mov	ip, r8
 8008750:	46ae      	mov	lr, r5
 8008752:	46d3      	mov	fp, sl
 8008754:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008758:	b298      	uxth	r0, r3
 800875a:	fb06 a000 	mla	r0, r6, r0, sl
 800875e:	0c02      	lsrs	r2, r0, #16
 8008760:	0c1b      	lsrs	r3, r3, #16
 8008762:	fb06 2303 	mla	r3, r6, r3, r2
 8008766:	f8de 2000 	ldr.w	r2, [lr]
 800876a:	b280      	uxth	r0, r0
 800876c:	b292      	uxth	r2, r2
 800876e:	1a12      	subs	r2, r2, r0
 8008770:	445a      	add	r2, fp
 8008772:	f8de 0000 	ldr.w	r0, [lr]
 8008776:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800877a:	b29b      	uxth	r3, r3
 800877c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008780:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008784:	b292      	uxth	r2, r2
 8008786:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800878a:	45e1      	cmp	r9, ip
 800878c:	f84e 2b04 	str.w	r2, [lr], #4
 8008790:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008794:	d2de      	bcs.n	8008754 <quorem+0x42>
 8008796:	9b00      	ldr	r3, [sp, #0]
 8008798:	58eb      	ldr	r3, [r5, r3]
 800879a:	b92b      	cbnz	r3, 80087a8 <quorem+0x96>
 800879c:	9b01      	ldr	r3, [sp, #4]
 800879e:	3b04      	subs	r3, #4
 80087a0:	429d      	cmp	r5, r3
 80087a2:	461a      	mov	r2, r3
 80087a4:	d32f      	bcc.n	8008806 <quorem+0xf4>
 80087a6:	613c      	str	r4, [r7, #16]
 80087a8:	4638      	mov	r0, r7
 80087aa:	f001 f97b 	bl	8009aa4 <__mcmp>
 80087ae:	2800      	cmp	r0, #0
 80087b0:	db25      	blt.n	80087fe <quorem+0xec>
 80087b2:	4629      	mov	r1, r5
 80087b4:	2000      	movs	r0, #0
 80087b6:	f858 2b04 	ldr.w	r2, [r8], #4
 80087ba:	f8d1 c000 	ldr.w	ip, [r1]
 80087be:	fa1f fe82 	uxth.w	lr, r2
 80087c2:	fa1f f38c 	uxth.w	r3, ip
 80087c6:	eba3 030e 	sub.w	r3, r3, lr
 80087ca:	4403      	add	r3, r0
 80087cc:	0c12      	lsrs	r2, r2, #16
 80087ce:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80087d2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087dc:	45c1      	cmp	r9, r8
 80087de:	f841 3b04 	str.w	r3, [r1], #4
 80087e2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80087e6:	d2e6      	bcs.n	80087b6 <quorem+0xa4>
 80087e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087f0:	b922      	cbnz	r2, 80087fc <quorem+0xea>
 80087f2:	3b04      	subs	r3, #4
 80087f4:	429d      	cmp	r5, r3
 80087f6:	461a      	mov	r2, r3
 80087f8:	d30b      	bcc.n	8008812 <quorem+0x100>
 80087fa:	613c      	str	r4, [r7, #16]
 80087fc:	3601      	adds	r6, #1
 80087fe:	4630      	mov	r0, r6
 8008800:	b003      	add	sp, #12
 8008802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008806:	6812      	ldr	r2, [r2, #0]
 8008808:	3b04      	subs	r3, #4
 800880a:	2a00      	cmp	r2, #0
 800880c:	d1cb      	bne.n	80087a6 <quorem+0x94>
 800880e:	3c01      	subs	r4, #1
 8008810:	e7c6      	b.n	80087a0 <quorem+0x8e>
 8008812:	6812      	ldr	r2, [r2, #0]
 8008814:	3b04      	subs	r3, #4
 8008816:	2a00      	cmp	r2, #0
 8008818:	d1ef      	bne.n	80087fa <quorem+0xe8>
 800881a:	3c01      	subs	r4, #1
 800881c:	e7ea      	b.n	80087f4 <quorem+0xe2>
 800881e:	2000      	movs	r0, #0
 8008820:	e7ee      	b.n	8008800 <quorem+0xee>
 8008822:	0000      	movs	r0, r0
 8008824:	0000      	movs	r0, r0
	...

08008828 <_dtoa_r>:
 8008828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800882c:	69c7      	ldr	r7, [r0, #28]
 800882e:	b099      	sub	sp, #100	@ 0x64
 8008830:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008834:	ec55 4b10 	vmov	r4, r5, d0
 8008838:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800883a:	9109      	str	r1, [sp, #36]	@ 0x24
 800883c:	4683      	mov	fp, r0
 800883e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008840:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008842:	b97f      	cbnz	r7, 8008864 <_dtoa_r+0x3c>
 8008844:	2010      	movs	r0, #16
 8008846:	f000 fdfd 	bl	8009444 <malloc>
 800884a:	4602      	mov	r2, r0
 800884c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008850:	b920      	cbnz	r0, 800885c <_dtoa_r+0x34>
 8008852:	4ba7      	ldr	r3, [pc, #668]	@ (8008af0 <_dtoa_r+0x2c8>)
 8008854:	21ef      	movs	r1, #239	@ 0xef
 8008856:	48a7      	ldr	r0, [pc, #668]	@ (8008af4 <_dtoa_r+0x2cc>)
 8008858:	f001 fc5a 	bl	800a110 <__assert_func>
 800885c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008860:	6007      	str	r7, [r0, #0]
 8008862:	60c7      	str	r7, [r0, #12]
 8008864:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008868:	6819      	ldr	r1, [r3, #0]
 800886a:	b159      	cbz	r1, 8008884 <_dtoa_r+0x5c>
 800886c:	685a      	ldr	r2, [r3, #4]
 800886e:	604a      	str	r2, [r1, #4]
 8008870:	2301      	movs	r3, #1
 8008872:	4093      	lsls	r3, r2
 8008874:	608b      	str	r3, [r1, #8]
 8008876:	4658      	mov	r0, fp
 8008878:	f000 feda 	bl	8009630 <_Bfree>
 800887c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008880:	2200      	movs	r2, #0
 8008882:	601a      	str	r2, [r3, #0]
 8008884:	1e2b      	subs	r3, r5, #0
 8008886:	bfb9      	ittee	lt
 8008888:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800888c:	9303      	strlt	r3, [sp, #12]
 800888e:	2300      	movge	r3, #0
 8008890:	6033      	strge	r3, [r6, #0]
 8008892:	9f03      	ldr	r7, [sp, #12]
 8008894:	4b98      	ldr	r3, [pc, #608]	@ (8008af8 <_dtoa_r+0x2d0>)
 8008896:	bfbc      	itt	lt
 8008898:	2201      	movlt	r2, #1
 800889a:	6032      	strlt	r2, [r6, #0]
 800889c:	43bb      	bics	r3, r7
 800889e:	d112      	bne.n	80088c6 <_dtoa_r+0x9e>
 80088a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80088a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80088a6:	6013      	str	r3, [r2, #0]
 80088a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80088ac:	4323      	orrs	r3, r4
 80088ae:	f000 854d 	beq.w	800934c <_dtoa_r+0xb24>
 80088b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80088b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008b0c <_dtoa_r+0x2e4>
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	f000 854f 	beq.w	800935c <_dtoa_r+0xb34>
 80088be:	f10a 0303 	add.w	r3, sl, #3
 80088c2:	f000 bd49 	b.w	8009358 <_dtoa_r+0xb30>
 80088c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80088ca:	2200      	movs	r2, #0
 80088cc:	ec51 0b17 	vmov	r0, r1, d7
 80088d0:	2300      	movs	r3, #0
 80088d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80088d6:	f7f8 f917 	bl	8000b08 <__aeabi_dcmpeq>
 80088da:	4680      	mov	r8, r0
 80088dc:	b158      	cbz	r0, 80088f6 <_dtoa_r+0xce>
 80088de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80088e0:	2301      	movs	r3, #1
 80088e2:	6013      	str	r3, [r2, #0]
 80088e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80088e6:	b113      	cbz	r3, 80088ee <_dtoa_r+0xc6>
 80088e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80088ea:	4b84      	ldr	r3, [pc, #528]	@ (8008afc <_dtoa_r+0x2d4>)
 80088ec:	6013      	str	r3, [r2, #0]
 80088ee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008b10 <_dtoa_r+0x2e8>
 80088f2:	f000 bd33 	b.w	800935c <_dtoa_r+0xb34>
 80088f6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80088fa:	aa16      	add	r2, sp, #88	@ 0x58
 80088fc:	a917      	add	r1, sp, #92	@ 0x5c
 80088fe:	4658      	mov	r0, fp
 8008900:	f001 f980 	bl	8009c04 <__d2b>
 8008904:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008908:	4681      	mov	r9, r0
 800890a:	2e00      	cmp	r6, #0
 800890c:	d077      	beq.n	80089fe <_dtoa_r+0x1d6>
 800890e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008910:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008918:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800891c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008920:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008924:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008928:	4619      	mov	r1, r3
 800892a:	2200      	movs	r2, #0
 800892c:	4b74      	ldr	r3, [pc, #464]	@ (8008b00 <_dtoa_r+0x2d8>)
 800892e:	f7f7 fccb 	bl	80002c8 <__aeabi_dsub>
 8008932:	a369      	add	r3, pc, #420	@ (adr r3, 8008ad8 <_dtoa_r+0x2b0>)
 8008934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008938:	f7f7 fe7e 	bl	8000638 <__aeabi_dmul>
 800893c:	a368      	add	r3, pc, #416	@ (adr r3, 8008ae0 <_dtoa_r+0x2b8>)
 800893e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008942:	f7f7 fcc3 	bl	80002cc <__adddf3>
 8008946:	4604      	mov	r4, r0
 8008948:	4630      	mov	r0, r6
 800894a:	460d      	mov	r5, r1
 800894c:	f7f7 fe0a 	bl	8000564 <__aeabi_i2d>
 8008950:	a365      	add	r3, pc, #404	@ (adr r3, 8008ae8 <_dtoa_r+0x2c0>)
 8008952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008956:	f7f7 fe6f 	bl	8000638 <__aeabi_dmul>
 800895a:	4602      	mov	r2, r0
 800895c:	460b      	mov	r3, r1
 800895e:	4620      	mov	r0, r4
 8008960:	4629      	mov	r1, r5
 8008962:	f7f7 fcb3 	bl	80002cc <__adddf3>
 8008966:	4604      	mov	r4, r0
 8008968:	460d      	mov	r5, r1
 800896a:	f7f8 f915 	bl	8000b98 <__aeabi_d2iz>
 800896e:	2200      	movs	r2, #0
 8008970:	4607      	mov	r7, r0
 8008972:	2300      	movs	r3, #0
 8008974:	4620      	mov	r0, r4
 8008976:	4629      	mov	r1, r5
 8008978:	f7f8 f8d0 	bl	8000b1c <__aeabi_dcmplt>
 800897c:	b140      	cbz	r0, 8008990 <_dtoa_r+0x168>
 800897e:	4638      	mov	r0, r7
 8008980:	f7f7 fdf0 	bl	8000564 <__aeabi_i2d>
 8008984:	4622      	mov	r2, r4
 8008986:	462b      	mov	r3, r5
 8008988:	f7f8 f8be 	bl	8000b08 <__aeabi_dcmpeq>
 800898c:	b900      	cbnz	r0, 8008990 <_dtoa_r+0x168>
 800898e:	3f01      	subs	r7, #1
 8008990:	2f16      	cmp	r7, #22
 8008992:	d851      	bhi.n	8008a38 <_dtoa_r+0x210>
 8008994:	4b5b      	ldr	r3, [pc, #364]	@ (8008b04 <_dtoa_r+0x2dc>)
 8008996:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800899a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800899e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089a2:	f7f8 f8bb 	bl	8000b1c <__aeabi_dcmplt>
 80089a6:	2800      	cmp	r0, #0
 80089a8:	d048      	beq.n	8008a3c <_dtoa_r+0x214>
 80089aa:	3f01      	subs	r7, #1
 80089ac:	2300      	movs	r3, #0
 80089ae:	9312      	str	r3, [sp, #72]	@ 0x48
 80089b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80089b2:	1b9b      	subs	r3, r3, r6
 80089b4:	1e5a      	subs	r2, r3, #1
 80089b6:	bf44      	itt	mi
 80089b8:	f1c3 0801 	rsbmi	r8, r3, #1
 80089bc:	2300      	movmi	r3, #0
 80089be:	9208      	str	r2, [sp, #32]
 80089c0:	bf54      	ite	pl
 80089c2:	f04f 0800 	movpl.w	r8, #0
 80089c6:	9308      	strmi	r3, [sp, #32]
 80089c8:	2f00      	cmp	r7, #0
 80089ca:	db39      	blt.n	8008a40 <_dtoa_r+0x218>
 80089cc:	9b08      	ldr	r3, [sp, #32]
 80089ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 80089d0:	443b      	add	r3, r7
 80089d2:	9308      	str	r3, [sp, #32]
 80089d4:	2300      	movs	r3, #0
 80089d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80089d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089da:	2b09      	cmp	r3, #9
 80089dc:	d864      	bhi.n	8008aa8 <_dtoa_r+0x280>
 80089de:	2b05      	cmp	r3, #5
 80089e0:	bfc4      	itt	gt
 80089e2:	3b04      	subgt	r3, #4
 80089e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80089e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089e8:	f1a3 0302 	sub.w	r3, r3, #2
 80089ec:	bfcc      	ite	gt
 80089ee:	2400      	movgt	r4, #0
 80089f0:	2401      	movle	r4, #1
 80089f2:	2b03      	cmp	r3, #3
 80089f4:	d863      	bhi.n	8008abe <_dtoa_r+0x296>
 80089f6:	e8df f003 	tbb	[pc, r3]
 80089fa:	372a      	.short	0x372a
 80089fc:	5535      	.short	0x5535
 80089fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008a02:	441e      	add	r6, r3
 8008a04:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008a08:	2b20      	cmp	r3, #32
 8008a0a:	bfc1      	itttt	gt
 8008a0c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008a10:	409f      	lslgt	r7, r3
 8008a12:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008a16:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008a1a:	bfd6      	itet	le
 8008a1c:	f1c3 0320 	rsble	r3, r3, #32
 8008a20:	ea47 0003 	orrgt.w	r0, r7, r3
 8008a24:	fa04 f003 	lslle.w	r0, r4, r3
 8008a28:	f7f7 fd8c 	bl	8000544 <__aeabi_ui2d>
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008a32:	3e01      	subs	r6, #1
 8008a34:	9214      	str	r2, [sp, #80]	@ 0x50
 8008a36:	e777      	b.n	8008928 <_dtoa_r+0x100>
 8008a38:	2301      	movs	r3, #1
 8008a3a:	e7b8      	b.n	80089ae <_dtoa_r+0x186>
 8008a3c:	9012      	str	r0, [sp, #72]	@ 0x48
 8008a3e:	e7b7      	b.n	80089b0 <_dtoa_r+0x188>
 8008a40:	427b      	negs	r3, r7
 8008a42:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a44:	2300      	movs	r3, #0
 8008a46:	eba8 0807 	sub.w	r8, r8, r7
 8008a4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a4c:	e7c4      	b.n	80089d8 <_dtoa_r+0x1b0>
 8008a4e:	2300      	movs	r3, #0
 8008a50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008a52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	dc35      	bgt.n	8008ac4 <_dtoa_r+0x29c>
 8008a58:	2301      	movs	r3, #1
 8008a5a:	9300      	str	r3, [sp, #0]
 8008a5c:	9307      	str	r3, [sp, #28]
 8008a5e:	461a      	mov	r2, r3
 8008a60:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a62:	e00b      	b.n	8008a7c <_dtoa_r+0x254>
 8008a64:	2301      	movs	r3, #1
 8008a66:	e7f3      	b.n	8008a50 <_dtoa_r+0x228>
 8008a68:	2300      	movs	r3, #0
 8008a6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008a6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a6e:	18fb      	adds	r3, r7, r3
 8008a70:	9300      	str	r3, [sp, #0]
 8008a72:	3301      	adds	r3, #1
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	9307      	str	r3, [sp, #28]
 8008a78:	bfb8      	it	lt
 8008a7a:	2301      	movlt	r3, #1
 8008a7c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008a80:	2100      	movs	r1, #0
 8008a82:	2204      	movs	r2, #4
 8008a84:	f102 0514 	add.w	r5, r2, #20
 8008a88:	429d      	cmp	r5, r3
 8008a8a:	d91f      	bls.n	8008acc <_dtoa_r+0x2a4>
 8008a8c:	6041      	str	r1, [r0, #4]
 8008a8e:	4658      	mov	r0, fp
 8008a90:	f000 fd8e 	bl	80095b0 <_Balloc>
 8008a94:	4682      	mov	sl, r0
 8008a96:	2800      	cmp	r0, #0
 8008a98:	d13c      	bne.n	8008b14 <_dtoa_r+0x2ec>
 8008a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8008b08 <_dtoa_r+0x2e0>)
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008aa2:	e6d8      	b.n	8008856 <_dtoa_r+0x2e>
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	e7e0      	b.n	8008a6a <_dtoa_r+0x242>
 8008aa8:	2401      	movs	r4, #1
 8008aaa:	2300      	movs	r3, #0
 8008aac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aae:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008ab0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008ab4:	9300      	str	r3, [sp, #0]
 8008ab6:	9307      	str	r3, [sp, #28]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	2312      	movs	r3, #18
 8008abc:	e7d0      	b.n	8008a60 <_dtoa_r+0x238>
 8008abe:	2301      	movs	r3, #1
 8008ac0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ac2:	e7f5      	b.n	8008ab0 <_dtoa_r+0x288>
 8008ac4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ac6:	9300      	str	r3, [sp, #0]
 8008ac8:	9307      	str	r3, [sp, #28]
 8008aca:	e7d7      	b.n	8008a7c <_dtoa_r+0x254>
 8008acc:	3101      	adds	r1, #1
 8008ace:	0052      	lsls	r2, r2, #1
 8008ad0:	e7d8      	b.n	8008a84 <_dtoa_r+0x25c>
 8008ad2:	bf00      	nop
 8008ad4:	f3af 8000 	nop.w
 8008ad8:	636f4361 	.word	0x636f4361
 8008adc:	3fd287a7 	.word	0x3fd287a7
 8008ae0:	8b60c8b3 	.word	0x8b60c8b3
 8008ae4:	3fc68a28 	.word	0x3fc68a28
 8008ae8:	509f79fb 	.word	0x509f79fb
 8008aec:	3fd34413 	.word	0x3fd34413
 8008af0:	0800aa69 	.word	0x0800aa69
 8008af4:	0800aa80 	.word	0x0800aa80
 8008af8:	7ff00000 	.word	0x7ff00000
 8008afc:	0800aa39 	.word	0x0800aa39
 8008b00:	3ff80000 	.word	0x3ff80000
 8008b04:	0800ab78 	.word	0x0800ab78
 8008b08:	0800aad8 	.word	0x0800aad8
 8008b0c:	0800aa65 	.word	0x0800aa65
 8008b10:	0800aa38 	.word	0x0800aa38
 8008b14:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008b18:	6018      	str	r0, [r3, #0]
 8008b1a:	9b07      	ldr	r3, [sp, #28]
 8008b1c:	2b0e      	cmp	r3, #14
 8008b1e:	f200 80a4 	bhi.w	8008c6a <_dtoa_r+0x442>
 8008b22:	2c00      	cmp	r4, #0
 8008b24:	f000 80a1 	beq.w	8008c6a <_dtoa_r+0x442>
 8008b28:	2f00      	cmp	r7, #0
 8008b2a:	dd33      	ble.n	8008b94 <_dtoa_r+0x36c>
 8008b2c:	4bad      	ldr	r3, [pc, #692]	@ (8008de4 <_dtoa_r+0x5bc>)
 8008b2e:	f007 020f 	and.w	r2, r7, #15
 8008b32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b36:	ed93 7b00 	vldr	d7, [r3]
 8008b3a:	05f8      	lsls	r0, r7, #23
 8008b3c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008b40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008b44:	d516      	bpl.n	8008b74 <_dtoa_r+0x34c>
 8008b46:	4ba8      	ldr	r3, [pc, #672]	@ (8008de8 <_dtoa_r+0x5c0>)
 8008b48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008b50:	f7f7 fe9c 	bl	800088c <__aeabi_ddiv>
 8008b54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b58:	f004 040f 	and.w	r4, r4, #15
 8008b5c:	2603      	movs	r6, #3
 8008b5e:	4da2      	ldr	r5, [pc, #648]	@ (8008de8 <_dtoa_r+0x5c0>)
 8008b60:	b954      	cbnz	r4, 8008b78 <_dtoa_r+0x350>
 8008b62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b6a:	f7f7 fe8f 	bl	800088c <__aeabi_ddiv>
 8008b6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b72:	e028      	b.n	8008bc6 <_dtoa_r+0x39e>
 8008b74:	2602      	movs	r6, #2
 8008b76:	e7f2      	b.n	8008b5e <_dtoa_r+0x336>
 8008b78:	07e1      	lsls	r1, r4, #31
 8008b7a:	d508      	bpl.n	8008b8e <_dtoa_r+0x366>
 8008b7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008b84:	f7f7 fd58 	bl	8000638 <__aeabi_dmul>
 8008b88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b8c:	3601      	adds	r6, #1
 8008b8e:	1064      	asrs	r4, r4, #1
 8008b90:	3508      	adds	r5, #8
 8008b92:	e7e5      	b.n	8008b60 <_dtoa_r+0x338>
 8008b94:	f000 80d2 	beq.w	8008d3c <_dtoa_r+0x514>
 8008b98:	427c      	negs	r4, r7
 8008b9a:	4b92      	ldr	r3, [pc, #584]	@ (8008de4 <_dtoa_r+0x5bc>)
 8008b9c:	4d92      	ldr	r5, [pc, #584]	@ (8008de8 <_dtoa_r+0x5c0>)
 8008b9e:	f004 020f 	and.w	r2, r4, #15
 8008ba2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008baa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008bae:	f7f7 fd43 	bl	8000638 <__aeabi_dmul>
 8008bb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bb6:	1124      	asrs	r4, r4, #4
 8008bb8:	2300      	movs	r3, #0
 8008bba:	2602      	movs	r6, #2
 8008bbc:	2c00      	cmp	r4, #0
 8008bbe:	f040 80b2 	bne.w	8008d26 <_dtoa_r+0x4fe>
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d1d3      	bne.n	8008b6e <_dtoa_r+0x346>
 8008bc6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008bc8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	f000 80b7 	beq.w	8008d40 <_dtoa_r+0x518>
 8008bd2:	4b86      	ldr	r3, [pc, #536]	@ (8008dec <_dtoa_r+0x5c4>)
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	4629      	mov	r1, r5
 8008bda:	f7f7 ff9f 	bl	8000b1c <__aeabi_dcmplt>
 8008bde:	2800      	cmp	r0, #0
 8008be0:	f000 80ae 	beq.w	8008d40 <_dtoa_r+0x518>
 8008be4:	9b07      	ldr	r3, [sp, #28]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	f000 80aa 	beq.w	8008d40 <_dtoa_r+0x518>
 8008bec:	9b00      	ldr	r3, [sp, #0]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	dd37      	ble.n	8008c62 <_dtoa_r+0x43a>
 8008bf2:	1e7b      	subs	r3, r7, #1
 8008bf4:	9304      	str	r3, [sp, #16]
 8008bf6:	4620      	mov	r0, r4
 8008bf8:	4b7d      	ldr	r3, [pc, #500]	@ (8008df0 <_dtoa_r+0x5c8>)
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	4629      	mov	r1, r5
 8008bfe:	f7f7 fd1b 	bl	8000638 <__aeabi_dmul>
 8008c02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c06:	9c00      	ldr	r4, [sp, #0]
 8008c08:	3601      	adds	r6, #1
 8008c0a:	4630      	mov	r0, r6
 8008c0c:	f7f7 fcaa 	bl	8000564 <__aeabi_i2d>
 8008c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c14:	f7f7 fd10 	bl	8000638 <__aeabi_dmul>
 8008c18:	4b76      	ldr	r3, [pc, #472]	@ (8008df4 <_dtoa_r+0x5cc>)
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f7f7 fb56 	bl	80002cc <__adddf3>
 8008c20:	4605      	mov	r5, r0
 8008c22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008c26:	2c00      	cmp	r4, #0
 8008c28:	f040 808d 	bne.w	8008d46 <_dtoa_r+0x51e>
 8008c2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c30:	4b71      	ldr	r3, [pc, #452]	@ (8008df8 <_dtoa_r+0x5d0>)
 8008c32:	2200      	movs	r2, #0
 8008c34:	f7f7 fb48 	bl	80002c8 <__aeabi_dsub>
 8008c38:	4602      	mov	r2, r0
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008c40:	462a      	mov	r2, r5
 8008c42:	4633      	mov	r3, r6
 8008c44:	f7f7 ff88 	bl	8000b58 <__aeabi_dcmpgt>
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	f040 828b 	bne.w	8009164 <_dtoa_r+0x93c>
 8008c4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c52:	462a      	mov	r2, r5
 8008c54:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008c58:	f7f7 ff60 	bl	8000b1c <__aeabi_dcmplt>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	f040 8128 	bne.w	8008eb2 <_dtoa_r+0x68a>
 8008c62:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008c66:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008c6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f2c0 815a 	blt.w	8008f26 <_dtoa_r+0x6fe>
 8008c72:	2f0e      	cmp	r7, #14
 8008c74:	f300 8157 	bgt.w	8008f26 <_dtoa_r+0x6fe>
 8008c78:	4b5a      	ldr	r3, [pc, #360]	@ (8008de4 <_dtoa_r+0x5bc>)
 8008c7a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008c7e:	ed93 7b00 	vldr	d7, [r3]
 8008c82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	ed8d 7b00 	vstr	d7, [sp]
 8008c8a:	da03      	bge.n	8008c94 <_dtoa_r+0x46c>
 8008c8c:	9b07      	ldr	r3, [sp, #28]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	f340 8101 	ble.w	8008e96 <_dtoa_r+0x66e>
 8008c94:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008c98:	4656      	mov	r6, sl
 8008c9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c9e:	4620      	mov	r0, r4
 8008ca0:	4629      	mov	r1, r5
 8008ca2:	f7f7 fdf3 	bl	800088c <__aeabi_ddiv>
 8008ca6:	f7f7 ff77 	bl	8000b98 <__aeabi_d2iz>
 8008caa:	4680      	mov	r8, r0
 8008cac:	f7f7 fc5a 	bl	8000564 <__aeabi_i2d>
 8008cb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008cb4:	f7f7 fcc0 	bl	8000638 <__aeabi_dmul>
 8008cb8:	4602      	mov	r2, r0
 8008cba:	460b      	mov	r3, r1
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	4629      	mov	r1, r5
 8008cc0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008cc4:	f7f7 fb00 	bl	80002c8 <__aeabi_dsub>
 8008cc8:	f806 4b01 	strb.w	r4, [r6], #1
 8008ccc:	9d07      	ldr	r5, [sp, #28]
 8008cce:	eba6 040a 	sub.w	r4, r6, sl
 8008cd2:	42a5      	cmp	r5, r4
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	460b      	mov	r3, r1
 8008cd8:	f040 8117 	bne.w	8008f0a <_dtoa_r+0x6e2>
 8008cdc:	f7f7 faf6 	bl	80002cc <__adddf3>
 8008ce0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ce4:	4604      	mov	r4, r0
 8008ce6:	460d      	mov	r5, r1
 8008ce8:	f7f7 ff36 	bl	8000b58 <__aeabi_dcmpgt>
 8008cec:	2800      	cmp	r0, #0
 8008cee:	f040 80f9 	bne.w	8008ee4 <_dtoa_r+0x6bc>
 8008cf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	4629      	mov	r1, r5
 8008cfa:	f7f7 ff05 	bl	8000b08 <__aeabi_dcmpeq>
 8008cfe:	b118      	cbz	r0, 8008d08 <_dtoa_r+0x4e0>
 8008d00:	f018 0f01 	tst.w	r8, #1
 8008d04:	f040 80ee 	bne.w	8008ee4 <_dtoa_r+0x6bc>
 8008d08:	4649      	mov	r1, r9
 8008d0a:	4658      	mov	r0, fp
 8008d0c:	f000 fc90 	bl	8009630 <_Bfree>
 8008d10:	2300      	movs	r3, #0
 8008d12:	7033      	strb	r3, [r6, #0]
 8008d14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008d16:	3701      	adds	r7, #1
 8008d18:	601f      	str	r7, [r3, #0]
 8008d1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	f000 831d 	beq.w	800935c <_dtoa_r+0xb34>
 8008d22:	601e      	str	r6, [r3, #0]
 8008d24:	e31a      	b.n	800935c <_dtoa_r+0xb34>
 8008d26:	07e2      	lsls	r2, r4, #31
 8008d28:	d505      	bpl.n	8008d36 <_dtoa_r+0x50e>
 8008d2a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d2e:	f7f7 fc83 	bl	8000638 <__aeabi_dmul>
 8008d32:	3601      	adds	r6, #1
 8008d34:	2301      	movs	r3, #1
 8008d36:	1064      	asrs	r4, r4, #1
 8008d38:	3508      	adds	r5, #8
 8008d3a:	e73f      	b.n	8008bbc <_dtoa_r+0x394>
 8008d3c:	2602      	movs	r6, #2
 8008d3e:	e742      	b.n	8008bc6 <_dtoa_r+0x39e>
 8008d40:	9c07      	ldr	r4, [sp, #28]
 8008d42:	9704      	str	r7, [sp, #16]
 8008d44:	e761      	b.n	8008c0a <_dtoa_r+0x3e2>
 8008d46:	4b27      	ldr	r3, [pc, #156]	@ (8008de4 <_dtoa_r+0x5bc>)
 8008d48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008d4e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008d52:	4454      	add	r4, sl
 8008d54:	2900      	cmp	r1, #0
 8008d56:	d053      	beq.n	8008e00 <_dtoa_r+0x5d8>
 8008d58:	4928      	ldr	r1, [pc, #160]	@ (8008dfc <_dtoa_r+0x5d4>)
 8008d5a:	2000      	movs	r0, #0
 8008d5c:	f7f7 fd96 	bl	800088c <__aeabi_ddiv>
 8008d60:	4633      	mov	r3, r6
 8008d62:	462a      	mov	r2, r5
 8008d64:	f7f7 fab0 	bl	80002c8 <__aeabi_dsub>
 8008d68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008d6c:	4656      	mov	r6, sl
 8008d6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d72:	f7f7 ff11 	bl	8000b98 <__aeabi_d2iz>
 8008d76:	4605      	mov	r5, r0
 8008d78:	f7f7 fbf4 	bl	8000564 <__aeabi_i2d>
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	460b      	mov	r3, r1
 8008d80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d84:	f7f7 faa0 	bl	80002c8 <__aeabi_dsub>
 8008d88:	3530      	adds	r5, #48	@ 0x30
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	460b      	mov	r3, r1
 8008d8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008d92:	f806 5b01 	strb.w	r5, [r6], #1
 8008d96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008d9a:	f7f7 febf 	bl	8000b1c <__aeabi_dcmplt>
 8008d9e:	2800      	cmp	r0, #0
 8008da0:	d171      	bne.n	8008e86 <_dtoa_r+0x65e>
 8008da2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008da6:	4911      	ldr	r1, [pc, #68]	@ (8008dec <_dtoa_r+0x5c4>)
 8008da8:	2000      	movs	r0, #0
 8008daa:	f7f7 fa8d 	bl	80002c8 <__aeabi_dsub>
 8008dae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008db2:	f7f7 feb3 	bl	8000b1c <__aeabi_dcmplt>
 8008db6:	2800      	cmp	r0, #0
 8008db8:	f040 8095 	bne.w	8008ee6 <_dtoa_r+0x6be>
 8008dbc:	42a6      	cmp	r6, r4
 8008dbe:	f43f af50 	beq.w	8008c62 <_dtoa_r+0x43a>
 8008dc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8008df0 <_dtoa_r+0x5c8>)
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f7f7 fc35 	bl	8000638 <__aeabi_dmul>
 8008dce:	4b08      	ldr	r3, [pc, #32]	@ (8008df0 <_dtoa_r+0x5c8>)
 8008dd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dda:	f7f7 fc2d 	bl	8000638 <__aeabi_dmul>
 8008dde:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008de2:	e7c4      	b.n	8008d6e <_dtoa_r+0x546>
 8008de4:	0800ab78 	.word	0x0800ab78
 8008de8:	0800ab50 	.word	0x0800ab50
 8008dec:	3ff00000 	.word	0x3ff00000
 8008df0:	40240000 	.word	0x40240000
 8008df4:	401c0000 	.word	0x401c0000
 8008df8:	40140000 	.word	0x40140000
 8008dfc:	3fe00000 	.word	0x3fe00000
 8008e00:	4631      	mov	r1, r6
 8008e02:	4628      	mov	r0, r5
 8008e04:	f7f7 fc18 	bl	8000638 <__aeabi_dmul>
 8008e08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e0c:	9415      	str	r4, [sp, #84]	@ 0x54
 8008e0e:	4656      	mov	r6, sl
 8008e10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e14:	f7f7 fec0 	bl	8000b98 <__aeabi_d2iz>
 8008e18:	4605      	mov	r5, r0
 8008e1a:	f7f7 fba3 	bl	8000564 <__aeabi_i2d>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	460b      	mov	r3, r1
 8008e22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e26:	f7f7 fa4f 	bl	80002c8 <__aeabi_dsub>
 8008e2a:	3530      	adds	r5, #48	@ 0x30
 8008e2c:	f806 5b01 	strb.w	r5, [r6], #1
 8008e30:	4602      	mov	r2, r0
 8008e32:	460b      	mov	r3, r1
 8008e34:	42a6      	cmp	r6, r4
 8008e36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008e3a:	f04f 0200 	mov.w	r2, #0
 8008e3e:	d124      	bne.n	8008e8a <_dtoa_r+0x662>
 8008e40:	4bac      	ldr	r3, [pc, #688]	@ (80090f4 <_dtoa_r+0x8cc>)
 8008e42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008e46:	f7f7 fa41 	bl	80002cc <__adddf3>
 8008e4a:	4602      	mov	r2, r0
 8008e4c:	460b      	mov	r3, r1
 8008e4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e52:	f7f7 fe81 	bl	8000b58 <__aeabi_dcmpgt>
 8008e56:	2800      	cmp	r0, #0
 8008e58:	d145      	bne.n	8008ee6 <_dtoa_r+0x6be>
 8008e5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008e5e:	49a5      	ldr	r1, [pc, #660]	@ (80090f4 <_dtoa_r+0x8cc>)
 8008e60:	2000      	movs	r0, #0
 8008e62:	f7f7 fa31 	bl	80002c8 <__aeabi_dsub>
 8008e66:	4602      	mov	r2, r0
 8008e68:	460b      	mov	r3, r1
 8008e6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e6e:	f7f7 fe55 	bl	8000b1c <__aeabi_dcmplt>
 8008e72:	2800      	cmp	r0, #0
 8008e74:	f43f aef5 	beq.w	8008c62 <_dtoa_r+0x43a>
 8008e78:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008e7a:	1e73      	subs	r3, r6, #1
 8008e7c:	9315      	str	r3, [sp, #84]	@ 0x54
 8008e7e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008e82:	2b30      	cmp	r3, #48	@ 0x30
 8008e84:	d0f8      	beq.n	8008e78 <_dtoa_r+0x650>
 8008e86:	9f04      	ldr	r7, [sp, #16]
 8008e88:	e73e      	b.n	8008d08 <_dtoa_r+0x4e0>
 8008e8a:	4b9b      	ldr	r3, [pc, #620]	@ (80090f8 <_dtoa_r+0x8d0>)
 8008e8c:	f7f7 fbd4 	bl	8000638 <__aeabi_dmul>
 8008e90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e94:	e7bc      	b.n	8008e10 <_dtoa_r+0x5e8>
 8008e96:	d10c      	bne.n	8008eb2 <_dtoa_r+0x68a>
 8008e98:	4b98      	ldr	r3, [pc, #608]	@ (80090fc <_dtoa_r+0x8d4>)
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ea0:	f7f7 fbca 	bl	8000638 <__aeabi_dmul>
 8008ea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ea8:	f7f7 fe4c 	bl	8000b44 <__aeabi_dcmpge>
 8008eac:	2800      	cmp	r0, #0
 8008eae:	f000 8157 	beq.w	8009160 <_dtoa_r+0x938>
 8008eb2:	2400      	movs	r4, #0
 8008eb4:	4625      	mov	r5, r4
 8008eb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008eb8:	43db      	mvns	r3, r3
 8008eba:	9304      	str	r3, [sp, #16]
 8008ebc:	4656      	mov	r6, sl
 8008ebe:	2700      	movs	r7, #0
 8008ec0:	4621      	mov	r1, r4
 8008ec2:	4658      	mov	r0, fp
 8008ec4:	f000 fbb4 	bl	8009630 <_Bfree>
 8008ec8:	2d00      	cmp	r5, #0
 8008eca:	d0dc      	beq.n	8008e86 <_dtoa_r+0x65e>
 8008ecc:	b12f      	cbz	r7, 8008eda <_dtoa_r+0x6b2>
 8008ece:	42af      	cmp	r7, r5
 8008ed0:	d003      	beq.n	8008eda <_dtoa_r+0x6b2>
 8008ed2:	4639      	mov	r1, r7
 8008ed4:	4658      	mov	r0, fp
 8008ed6:	f000 fbab 	bl	8009630 <_Bfree>
 8008eda:	4629      	mov	r1, r5
 8008edc:	4658      	mov	r0, fp
 8008ede:	f000 fba7 	bl	8009630 <_Bfree>
 8008ee2:	e7d0      	b.n	8008e86 <_dtoa_r+0x65e>
 8008ee4:	9704      	str	r7, [sp, #16]
 8008ee6:	4633      	mov	r3, r6
 8008ee8:	461e      	mov	r6, r3
 8008eea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008eee:	2a39      	cmp	r2, #57	@ 0x39
 8008ef0:	d107      	bne.n	8008f02 <_dtoa_r+0x6da>
 8008ef2:	459a      	cmp	sl, r3
 8008ef4:	d1f8      	bne.n	8008ee8 <_dtoa_r+0x6c0>
 8008ef6:	9a04      	ldr	r2, [sp, #16]
 8008ef8:	3201      	adds	r2, #1
 8008efa:	9204      	str	r2, [sp, #16]
 8008efc:	2230      	movs	r2, #48	@ 0x30
 8008efe:	f88a 2000 	strb.w	r2, [sl]
 8008f02:	781a      	ldrb	r2, [r3, #0]
 8008f04:	3201      	adds	r2, #1
 8008f06:	701a      	strb	r2, [r3, #0]
 8008f08:	e7bd      	b.n	8008e86 <_dtoa_r+0x65e>
 8008f0a:	4b7b      	ldr	r3, [pc, #492]	@ (80090f8 <_dtoa_r+0x8d0>)
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	f7f7 fb93 	bl	8000638 <__aeabi_dmul>
 8008f12:	2200      	movs	r2, #0
 8008f14:	2300      	movs	r3, #0
 8008f16:	4604      	mov	r4, r0
 8008f18:	460d      	mov	r5, r1
 8008f1a:	f7f7 fdf5 	bl	8000b08 <__aeabi_dcmpeq>
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	f43f aebb 	beq.w	8008c9a <_dtoa_r+0x472>
 8008f24:	e6f0      	b.n	8008d08 <_dtoa_r+0x4e0>
 8008f26:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008f28:	2a00      	cmp	r2, #0
 8008f2a:	f000 80db 	beq.w	80090e4 <_dtoa_r+0x8bc>
 8008f2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f30:	2a01      	cmp	r2, #1
 8008f32:	f300 80bf 	bgt.w	80090b4 <_dtoa_r+0x88c>
 8008f36:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008f38:	2a00      	cmp	r2, #0
 8008f3a:	f000 80b7 	beq.w	80090ac <_dtoa_r+0x884>
 8008f3e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008f42:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008f44:	4646      	mov	r6, r8
 8008f46:	9a08      	ldr	r2, [sp, #32]
 8008f48:	2101      	movs	r1, #1
 8008f4a:	441a      	add	r2, r3
 8008f4c:	4658      	mov	r0, fp
 8008f4e:	4498      	add	r8, r3
 8008f50:	9208      	str	r2, [sp, #32]
 8008f52:	f000 fc21 	bl	8009798 <__i2b>
 8008f56:	4605      	mov	r5, r0
 8008f58:	b15e      	cbz	r6, 8008f72 <_dtoa_r+0x74a>
 8008f5a:	9b08      	ldr	r3, [sp, #32]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	dd08      	ble.n	8008f72 <_dtoa_r+0x74a>
 8008f60:	42b3      	cmp	r3, r6
 8008f62:	9a08      	ldr	r2, [sp, #32]
 8008f64:	bfa8      	it	ge
 8008f66:	4633      	movge	r3, r6
 8008f68:	eba8 0803 	sub.w	r8, r8, r3
 8008f6c:	1af6      	subs	r6, r6, r3
 8008f6e:	1ad3      	subs	r3, r2, r3
 8008f70:	9308      	str	r3, [sp, #32]
 8008f72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f74:	b1f3      	cbz	r3, 8008fb4 <_dtoa_r+0x78c>
 8008f76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	f000 80b7 	beq.w	80090ec <_dtoa_r+0x8c4>
 8008f7e:	b18c      	cbz	r4, 8008fa4 <_dtoa_r+0x77c>
 8008f80:	4629      	mov	r1, r5
 8008f82:	4622      	mov	r2, r4
 8008f84:	4658      	mov	r0, fp
 8008f86:	f000 fcc7 	bl	8009918 <__pow5mult>
 8008f8a:	464a      	mov	r2, r9
 8008f8c:	4601      	mov	r1, r0
 8008f8e:	4605      	mov	r5, r0
 8008f90:	4658      	mov	r0, fp
 8008f92:	f000 fc17 	bl	80097c4 <__multiply>
 8008f96:	4649      	mov	r1, r9
 8008f98:	9004      	str	r0, [sp, #16]
 8008f9a:	4658      	mov	r0, fp
 8008f9c:	f000 fb48 	bl	8009630 <_Bfree>
 8008fa0:	9b04      	ldr	r3, [sp, #16]
 8008fa2:	4699      	mov	r9, r3
 8008fa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fa6:	1b1a      	subs	r2, r3, r4
 8008fa8:	d004      	beq.n	8008fb4 <_dtoa_r+0x78c>
 8008faa:	4649      	mov	r1, r9
 8008fac:	4658      	mov	r0, fp
 8008fae:	f000 fcb3 	bl	8009918 <__pow5mult>
 8008fb2:	4681      	mov	r9, r0
 8008fb4:	2101      	movs	r1, #1
 8008fb6:	4658      	mov	r0, fp
 8008fb8:	f000 fbee 	bl	8009798 <__i2b>
 8008fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f000 81cf 	beq.w	8009364 <_dtoa_r+0xb3c>
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	4601      	mov	r1, r0
 8008fca:	4658      	mov	r0, fp
 8008fcc:	f000 fca4 	bl	8009918 <__pow5mult>
 8008fd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	4604      	mov	r4, r0
 8008fd6:	f300 8095 	bgt.w	8009104 <_dtoa_r+0x8dc>
 8008fda:	9b02      	ldr	r3, [sp, #8]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	f040 8087 	bne.w	80090f0 <_dtoa_r+0x8c8>
 8008fe2:	9b03      	ldr	r3, [sp, #12]
 8008fe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f040 8089 	bne.w	8009100 <_dtoa_r+0x8d8>
 8008fee:	9b03      	ldr	r3, [sp, #12]
 8008ff0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ff4:	0d1b      	lsrs	r3, r3, #20
 8008ff6:	051b      	lsls	r3, r3, #20
 8008ff8:	b12b      	cbz	r3, 8009006 <_dtoa_r+0x7de>
 8008ffa:	9b08      	ldr	r3, [sp, #32]
 8008ffc:	3301      	adds	r3, #1
 8008ffe:	9308      	str	r3, [sp, #32]
 8009000:	f108 0801 	add.w	r8, r8, #1
 8009004:	2301      	movs	r3, #1
 8009006:	930a      	str	r3, [sp, #40]	@ 0x28
 8009008:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800900a:	2b00      	cmp	r3, #0
 800900c:	f000 81b0 	beq.w	8009370 <_dtoa_r+0xb48>
 8009010:	6923      	ldr	r3, [r4, #16]
 8009012:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009016:	6918      	ldr	r0, [r3, #16]
 8009018:	f000 fb72 	bl	8009700 <__hi0bits>
 800901c:	f1c0 0020 	rsb	r0, r0, #32
 8009020:	9b08      	ldr	r3, [sp, #32]
 8009022:	4418      	add	r0, r3
 8009024:	f010 001f 	ands.w	r0, r0, #31
 8009028:	d077      	beq.n	800911a <_dtoa_r+0x8f2>
 800902a:	f1c0 0320 	rsb	r3, r0, #32
 800902e:	2b04      	cmp	r3, #4
 8009030:	dd6b      	ble.n	800910a <_dtoa_r+0x8e2>
 8009032:	9b08      	ldr	r3, [sp, #32]
 8009034:	f1c0 001c 	rsb	r0, r0, #28
 8009038:	4403      	add	r3, r0
 800903a:	4480      	add	r8, r0
 800903c:	4406      	add	r6, r0
 800903e:	9308      	str	r3, [sp, #32]
 8009040:	f1b8 0f00 	cmp.w	r8, #0
 8009044:	dd05      	ble.n	8009052 <_dtoa_r+0x82a>
 8009046:	4649      	mov	r1, r9
 8009048:	4642      	mov	r2, r8
 800904a:	4658      	mov	r0, fp
 800904c:	f000 fcbe 	bl	80099cc <__lshift>
 8009050:	4681      	mov	r9, r0
 8009052:	9b08      	ldr	r3, [sp, #32]
 8009054:	2b00      	cmp	r3, #0
 8009056:	dd05      	ble.n	8009064 <_dtoa_r+0x83c>
 8009058:	4621      	mov	r1, r4
 800905a:	461a      	mov	r2, r3
 800905c:	4658      	mov	r0, fp
 800905e:	f000 fcb5 	bl	80099cc <__lshift>
 8009062:	4604      	mov	r4, r0
 8009064:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009066:	2b00      	cmp	r3, #0
 8009068:	d059      	beq.n	800911e <_dtoa_r+0x8f6>
 800906a:	4621      	mov	r1, r4
 800906c:	4648      	mov	r0, r9
 800906e:	f000 fd19 	bl	8009aa4 <__mcmp>
 8009072:	2800      	cmp	r0, #0
 8009074:	da53      	bge.n	800911e <_dtoa_r+0x8f6>
 8009076:	1e7b      	subs	r3, r7, #1
 8009078:	9304      	str	r3, [sp, #16]
 800907a:	4649      	mov	r1, r9
 800907c:	2300      	movs	r3, #0
 800907e:	220a      	movs	r2, #10
 8009080:	4658      	mov	r0, fp
 8009082:	f000 faf7 	bl	8009674 <__multadd>
 8009086:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009088:	4681      	mov	r9, r0
 800908a:	2b00      	cmp	r3, #0
 800908c:	f000 8172 	beq.w	8009374 <_dtoa_r+0xb4c>
 8009090:	2300      	movs	r3, #0
 8009092:	4629      	mov	r1, r5
 8009094:	220a      	movs	r2, #10
 8009096:	4658      	mov	r0, fp
 8009098:	f000 faec 	bl	8009674 <__multadd>
 800909c:	9b00      	ldr	r3, [sp, #0]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	4605      	mov	r5, r0
 80090a2:	dc67      	bgt.n	8009174 <_dtoa_r+0x94c>
 80090a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090a6:	2b02      	cmp	r3, #2
 80090a8:	dc41      	bgt.n	800912e <_dtoa_r+0x906>
 80090aa:	e063      	b.n	8009174 <_dtoa_r+0x94c>
 80090ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80090ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80090b2:	e746      	b.n	8008f42 <_dtoa_r+0x71a>
 80090b4:	9b07      	ldr	r3, [sp, #28]
 80090b6:	1e5c      	subs	r4, r3, #1
 80090b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090ba:	42a3      	cmp	r3, r4
 80090bc:	bfbf      	itttt	lt
 80090be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80090c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80090c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80090c4:	1ae3      	sublt	r3, r4, r3
 80090c6:	bfb4      	ite	lt
 80090c8:	18d2      	addlt	r2, r2, r3
 80090ca:	1b1c      	subge	r4, r3, r4
 80090cc:	9b07      	ldr	r3, [sp, #28]
 80090ce:	bfbc      	itt	lt
 80090d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80090d2:	2400      	movlt	r4, #0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	bfb5      	itete	lt
 80090d8:	eba8 0603 	sublt.w	r6, r8, r3
 80090dc:	9b07      	ldrge	r3, [sp, #28]
 80090de:	2300      	movlt	r3, #0
 80090e0:	4646      	movge	r6, r8
 80090e2:	e730      	b.n	8008f46 <_dtoa_r+0x71e>
 80090e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80090e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80090e8:	4646      	mov	r6, r8
 80090ea:	e735      	b.n	8008f58 <_dtoa_r+0x730>
 80090ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80090ee:	e75c      	b.n	8008faa <_dtoa_r+0x782>
 80090f0:	2300      	movs	r3, #0
 80090f2:	e788      	b.n	8009006 <_dtoa_r+0x7de>
 80090f4:	3fe00000 	.word	0x3fe00000
 80090f8:	40240000 	.word	0x40240000
 80090fc:	40140000 	.word	0x40140000
 8009100:	9b02      	ldr	r3, [sp, #8]
 8009102:	e780      	b.n	8009006 <_dtoa_r+0x7de>
 8009104:	2300      	movs	r3, #0
 8009106:	930a      	str	r3, [sp, #40]	@ 0x28
 8009108:	e782      	b.n	8009010 <_dtoa_r+0x7e8>
 800910a:	d099      	beq.n	8009040 <_dtoa_r+0x818>
 800910c:	9a08      	ldr	r2, [sp, #32]
 800910e:	331c      	adds	r3, #28
 8009110:	441a      	add	r2, r3
 8009112:	4498      	add	r8, r3
 8009114:	441e      	add	r6, r3
 8009116:	9208      	str	r2, [sp, #32]
 8009118:	e792      	b.n	8009040 <_dtoa_r+0x818>
 800911a:	4603      	mov	r3, r0
 800911c:	e7f6      	b.n	800910c <_dtoa_r+0x8e4>
 800911e:	9b07      	ldr	r3, [sp, #28]
 8009120:	9704      	str	r7, [sp, #16]
 8009122:	2b00      	cmp	r3, #0
 8009124:	dc20      	bgt.n	8009168 <_dtoa_r+0x940>
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800912a:	2b02      	cmp	r3, #2
 800912c:	dd1e      	ble.n	800916c <_dtoa_r+0x944>
 800912e:	9b00      	ldr	r3, [sp, #0]
 8009130:	2b00      	cmp	r3, #0
 8009132:	f47f aec0 	bne.w	8008eb6 <_dtoa_r+0x68e>
 8009136:	4621      	mov	r1, r4
 8009138:	2205      	movs	r2, #5
 800913a:	4658      	mov	r0, fp
 800913c:	f000 fa9a 	bl	8009674 <__multadd>
 8009140:	4601      	mov	r1, r0
 8009142:	4604      	mov	r4, r0
 8009144:	4648      	mov	r0, r9
 8009146:	f000 fcad 	bl	8009aa4 <__mcmp>
 800914a:	2800      	cmp	r0, #0
 800914c:	f77f aeb3 	ble.w	8008eb6 <_dtoa_r+0x68e>
 8009150:	4656      	mov	r6, sl
 8009152:	2331      	movs	r3, #49	@ 0x31
 8009154:	f806 3b01 	strb.w	r3, [r6], #1
 8009158:	9b04      	ldr	r3, [sp, #16]
 800915a:	3301      	adds	r3, #1
 800915c:	9304      	str	r3, [sp, #16]
 800915e:	e6ae      	b.n	8008ebe <_dtoa_r+0x696>
 8009160:	9c07      	ldr	r4, [sp, #28]
 8009162:	9704      	str	r7, [sp, #16]
 8009164:	4625      	mov	r5, r4
 8009166:	e7f3      	b.n	8009150 <_dtoa_r+0x928>
 8009168:	9b07      	ldr	r3, [sp, #28]
 800916a:	9300      	str	r3, [sp, #0]
 800916c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800916e:	2b00      	cmp	r3, #0
 8009170:	f000 8104 	beq.w	800937c <_dtoa_r+0xb54>
 8009174:	2e00      	cmp	r6, #0
 8009176:	dd05      	ble.n	8009184 <_dtoa_r+0x95c>
 8009178:	4629      	mov	r1, r5
 800917a:	4632      	mov	r2, r6
 800917c:	4658      	mov	r0, fp
 800917e:	f000 fc25 	bl	80099cc <__lshift>
 8009182:	4605      	mov	r5, r0
 8009184:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009186:	2b00      	cmp	r3, #0
 8009188:	d05a      	beq.n	8009240 <_dtoa_r+0xa18>
 800918a:	6869      	ldr	r1, [r5, #4]
 800918c:	4658      	mov	r0, fp
 800918e:	f000 fa0f 	bl	80095b0 <_Balloc>
 8009192:	4606      	mov	r6, r0
 8009194:	b928      	cbnz	r0, 80091a2 <_dtoa_r+0x97a>
 8009196:	4b84      	ldr	r3, [pc, #528]	@ (80093a8 <_dtoa_r+0xb80>)
 8009198:	4602      	mov	r2, r0
 800919a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800919e:	f7ff bb5a 	b.w	8008856 <_dtoa_r+0x2e>
 80091a2:	692a      	ldr	r2, [r5, #16]
 80091a4:	3202      	adds	r2, #2
 80091a6:	0092      	lsls	r2, r2, #2
 80091a8:	f105 010c 	add.w	r1, r5, #12
 80091ac:	300c      	adds	r0, #12
 80091ae:	f7ff faa2 	bl	80086f6 <memcpy>
 80091b2:	2201      	movs	r2, #1
 80091b4:	4631      	mov	r1, r6
 80091b6:	4658      	mov	r0, fp
 80091b8:	f000 fc08 	bl	80099cc <__lshift>
 80091bc:	f10a 0301 	add.w	r3, sl, #1
 80091c0:	9307      	str	r3, [sp, #28]
 80091c2:	9b00      	ldr	r3, [sp, #0]
 80091c4:	4453      	add	r3, sl
 80091c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80091c8:	9b02      	ldr	r3, [sp, #8]
 80091ca:	f003 0301 	and.w	r3, r3, #1
 80091ce:	462f      	mov	r7, r5
 80091d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80091d2:	4605      	mov	r5, r0
 80091d4:	9b07      	ldr	r3, [sp, #28]
 80091d6:	4621      	mov	r1, r4
 80091d8:	3b01      	subs	r3, #1
 80091da:	4648      	mov	r0, r9
 80091dc:	9300      	str	r3, [sp, #0]
 80091de:	f7ff fa98 	bl	8008712 <quorem>
 80091e2:	4639      	mov	r1, r7
 80091e4:	9002      	str	r0, [sp, #8]
 80091e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80091ea:	4648      	mov	r0, r9
 80091ec:	f000 fc5a 	bl	8009aa4 <__mcmp>
 80091f0:	462a      	mov	r2, r5
 80091f2:	9008      	str	r0, [sp, #32]
 80091f4:	4621      	mov	r1, r4
 80091f6:	4658      	mov	r0, fp
 80091f8:	f000 fc70 	bl	8009adc <__mdiff>
 80091fc:	68c2      	ldr	r2, [r0, #12]
 80091fe:	4606      	mov	r6, r0
 8009200:	bb02      	cbnz	r2, 8009244 <_dtoa_r+0xa1c>
 8009202:	4601      	mov	r1, r0
 8009204:	4648      	mov	r0, r9
 8009206:	f000 fc4d 	bl	8009aa4 <__mcmp>
 800920a:	4602      	mov	r2, r0
 800920c:	4631      	mov	r1, r6
 800920e:	4658      	mov	r0, fp
 8009210:	920e      	str	r2, [sp, #56]	@ 0x38
 8009212:	f000 fa0d 	bl	8009630 <_Bfree>
 8009216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009218:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800921a:	9e07      	ldr	r6, [sp, #28]
 800921c:	ea43 0102 	orr.w	r1, r3, r2
 8009220:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009222:	4319      	orrs	r1, r3
 8009224:	d110      	bne.n	8009248 <_dtoa_r+0xa20>
 8009226:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800922a:	d029      	beq.n	8009280 <_dtoa_r+0xa58>
 800922c:	9b08      	ldr	r3, [sp, #32]
 800922e:	2b00      	cmp	r3, #0
 8009230:	dd02      	ble.n	8009238 <_dtoa_r+0xa10>
 8009232:	9b02      	ldr	r3, [sp, #8]
 8009234:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009238:	9b00      	ldr	r3, [sp, #0]
 800923a:	f883 8000 	strb.w	r8, [r3]
 800923e:	e63f      	b.n	8008ec0 <_dtoa_r+0x698>
 8009240:	4628      	mov	r0, r5
 8009242:	e7bb      	b.n	80091bc <_dtoa_r+0x994>
 8009244:	2201      	movs	r2, #1
 8009246:	e7e1      	b.n	800920c <_dtoa_r+0x9e4>
 8009248:	9b08      	ldr	r3, [sp, #32]
 800924a:	2b00      	cmp	r3, #0
 800924c:	db04      	blt.n	8009258 <_dtoa_r+0xa30>
 800924e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009250:	430b      	orrs	r3, r1
 8009252:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009254:	430b      	orrs	r3, r1
 8009256:	d120      	bne.n	800929a <_dtoa_r+0xa72>
 8009258:	2a00      	cmp	r2, #0
 800925a:	dded      	ble.n	8009238 <_dtoa_r+0xa10>
 800925c:	4649      	mov	r1, r9
 800925e:	2201      	movs	r2, #1
 8009260:	4658      	mov	r0, fp
 8009262:	f000 fbb3 	bl	80099cc <__lshift>
 8009266:	4621      	mov	r1, r4
 8009268:	4681      	mov	r9, r0
 800926a:	f000 fc1b 	bl	8009aa4 <__mcmp>
 800926e:	2800      	cmp	r0, #0
 8009270:	dc03      	bgt.n	800927a <_dtoa_r+0xa52>
 8009272:	d1e1      	bne.n	8009238 <_dtoa_r+0xa10>
 8009274:	f018 0f01 	tst.w	r8, #1
 8009278:	d0de      	beq.n	8009238 <_dtoa_r+0xa10>
 800927a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800927e:	d1d8      	bne.n	8009232 <_dtoa_r+0xa0a>
 8009280:	9a00      	ldr	r2, [sp, #0]
 8009282:	2339      	movs	r3, #57	@ 0x39
 8009284:	7013      	strb	r3, [r2, #0]
 8009286:	4633      	mov	r3, r6
 8009288:	461e      	mov	r6, r3
 800928a:	3b01      	subs	r3, #1
 800928c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009290:	2a39      	cmp	r2, #57	@ 0x39
 8009292:	d052      	beq.n	800933a <_dtoa_r+0xb12>
 8009294:	3201      	adds	r2, #1
 8009296:	701a      	strb	r2, [r3, #0]
 8009298:	e612      	b.n	8008ec0 <_dtoa_r+0x698>
 800929a:	2a00      	cmp	r2, #0
 800929c:	dd07      	ble.n	80092ae <_dtoa_r+0xa86>
 800929e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80092a2:	d0ed      	beq.n	8009280 <_dtoa_r+0xa58>
 80092a4:	9a00      	ldr	r2, [sp, #0]
 80092a6:	f108 0301 	add.w	r3, r8, #1
 80092aa:	7013      	strb	r3, [r2, #0]
 80092ac:	e608      	b.n	8008ec0 <_dtoa_r+0x698>
 80092ae:	9b07      	ldr	r3, [sp, #28]
 80092b0:	9a07      	ldr	r2, [sp, #28]
 80092b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80092b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d028      	beq.n	800930e <_dtoa_r+0xae6>
 80092bc:	4649      	mov	r1, r9
 80092be:	2300      	movs	r3, #0
 80092c0:	220a      	movs	r2, #10
 80092c2:	4658      	mov	r0, fp
 80092c4:	f000 f9d6 	bl	8009674 <__multadd>
 80092c8:	42af      	cmp	r7, r5
 80092ca:	4681      	mov	r9, r0
 80092cc:	f04f 0300 	mov.w	r3, #0
 80092d0:	f04f 020a 	mov.w	r2, #10
 80092d4:	4639      	mov	r1, r7
 80092d6:	4658      	mov	r0, fp
 80092d8:	d107      	bne.n	80092ea <_dtoa_r+0xac2>
 80092da:	f000 f9cb 	bl	8009674 <__multadd>
 80092de:	4607      	mov	r7, r0
 80092e0:	4605      	mov	r5, r0
 80092e2:	9b07      	ldr	r3, [sp, #28]
 80092e4:	3301      	adds	r3, #1
 80092e6:	9307      	str	r3, [sp, #28]
 80092e8:	e774      	b.n	80091d4 <_dtoa_r+0x9ac>
 80092ea:	f000 f9c3 	bl	8009674 <__multadd>
 80092ee:	4629      	mov	r1, r5
 80092f0:	4607      	mov	r7, r0
 80092f2:	2300      	movs	r3, #0
 80092f4:	220a      	movs	r2, #10
 80092f6:	4658      	mov	r0, fp
 80092f8:	f000 f9bc 	bl	8009674 <__multadd>
 80092fc:	4605      	mov	r5, r0
 80092fe:	e7f0      	b.n	80092e2 <_dtoa_r+0xaba>
 8009300:	9b00      	ldr	r3, [sp, #0]
 8009302:	2b00      	cmp	r3, #0
 8009304:	bfcc      	ite	gt
 8009306:	461e      	movgt	r6, r3
 8009308:	2601      	movle	r6, #1
 800930a:	4456      	add	r6, sl
 800930c:	2700      	movs	r7, #0
 800930e:	4649      	mov	r1, r9
 8009310:	2201      	movs	r2, #1
 8009312:	4658      	mov	r0, fp
 8009314:	f000 fb5a 	bl	80099cc <__lshift>
 8009318:	4621      	mov	r1, r4
 800931a:	4681      	mov	r9, r0
 800931c:	f000 fbc2 	bl	8009aa4 <__mcmp>
 8009320:	2800      	cmp	r0, #0
 8009322:	dcb0      	bgt.n	8009286 <_dtoa_r+0xa5e>
 8009324:	d102      	bne.n	800932c <_dtoa_r+0xb04>
 8009326:	f018 0f01 	tst.w	r8, #1
 800932a:	d1ac      	bne.n	8009286 <_dtoa_r+0xa5e>
 800932c:	4633      	mov	r3, r6
 800932e:	461e      	mov	r6, r3
 8009330:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009334:	2a30      	cmp	r2, #48	@ 0x30
 8009336:	d0fa      	beq.n	800932e <_dtoa_r+0xb06>
 8009338:	e5c2      	b.n	8008ec0 <_dtoa_r+0x698>
 800933a:	459a      	cmp	sl, r3
 800933c:	d1a4      	bne.n	8009288 <_dtoa_r+0xa60>
 800933e:	9b04      	ldr	r3, [sp, #16]
 8009340:	3301      	adds	r3, #1
 8009342:	9304      	str	r3, [sp, #16]
 8009344:	2331      	movs	r3, #49	@ 0x31
 8009346:	f88a 3000 	strb.w	r3, [sl]
 800934a:	e5b9      	b.n	8008ec0 <_dtoa_r+0x698>
 800934c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800934e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80093ac <_dtoa_r+0xb84>
 8009352:	b11b      	cbz	r3, 800935c <_dtoa_r+0xb34>
 8009354:	f10a 0308 	add.w	r3, sl, #8
 8009358:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800935a:	6013      	str	r3, [r2, #0]
 800935c:	4650      	mov	r0, sl
 800935e:	b019      	add	sp, #100	@ 0x64
 8009360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009364:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009366:	2b01      	cmp	r3, #1
 8009368:	f77f ae37 	ble.w	8008fda <_dtoa_r+0x7b2>
 800936c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800936e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009370:	2001      	movs	r0, #1
 8009372:	e655      	b.n	8009020 <_dtoa_r+0x7f8>
 8009374:	9b00      	ldr	r3, [sp, #0]
 8009376:	2b00      	cmp	r3, #0
 8009378:	f77f aed6 	ble.w	8009128 <_dtoa_r+0x900>
 800937c:	4656      	mov	r6, sl
 800937e:	4621      	mov	r1, r4
 8009380:	4648      	mov	r0, r9
 8009382:	f7ff f9c6 	bl	8008712 <quorem>
 8009386:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800938a:	f806 8b01 	strb.w	r8, [r6], #1
 800938e:	9b00      	ldr	r3, [sp, #0]
 8009390:	eba6 020a 	sub.w	r2, r6, sl
 8009394:	4293      	cmp	r3, r2
 8009396:	ddb3      	ble.n	8009300 <_dtoa_r+0xad8>
 8009398:	4649      	mov	r1, r9
 800939a:	2300      	movs	r3, #0
 800939c:	220a      	movs	r2, #10
 800939e:	4658      	mov	r0, fp
 80093a0:	f000 f968 	bl	8009674 <__multadd>
 80093a4:	4681      	mov	r9, r0
 80093a6:	e7ea      	b.n	800937e <_dtoa_r+0xb56>
 80093a8:	0800aad8 	.word	0x0800aad8
 80093ac:	0800aa5c 	.word	0x0800aa5c

080093b0 <_free_r>:
 80093b0:	b538      	push	{r3, r4, r5, lr}
 80093b2:	4605      	mov	r5, r0
 80093b4:	2900      	cmp	r1, #0
 80093b6:	d041      	beq.n	800943c <_free_r+0x8c>
 80093b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093bc:	1f0c      	subs	r4, r1, #4
 80093be:	2b00      	cmp	r3, #0
 80093c0:	bfb8      	it	lt
 80093c2:	18e4      	addlt	r4, r4, r3
 80093c4:	f000 f8e8 	bl	8009598 <__malloc_lock>
 80093c8:	4a1d      	ldr	r2, [pc, #116]	@ (8009440 <_free_r+0x90>)
 80093ca:	6813      	ldr	r3, [r2, #0]
 80093cc:	b933      	cbnz	r3, 80093dc <_free_r+0x2c>
 80093ce:	6063      	str	r3, [r4, #4]
 80093d0:	6014      	str	r4, [r2, #0]
 80093d2:	4628      	mov	r0, r5
 80093d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093d8:	f000 b8e4 	b.w	80095a4 <__malloc_unlock>
 80093dc:	42a3      	cmp	r3, r4
 80093de:	d908      	bls.n	80093f2 <_free_r+0x42>
 80093e0:	6820      	ldr	r0, [r4, #0]
 80093e2:	1821      	adds	r1, r4, r0
 80093e4:	428b      	cmp	r3, r1
 80093e6:	bf01      	itttt	eq
 80093e8:	6819      	ldreq	r1, [r3, #0]
 80093ea:	685b      	ldreq	r3, [r3, #4]
 80093ec:	1809      	addeq	r1, r1, r0
 80093ee:	6021      	streq	r1, [r4, #0]
 80093f0:	e7ed      	b.n	80093ce <_free_r+0x1e>
 80093f2:	461a      	mov	r2, r3
 80093f4:	685b      	ldr	r3, [r3, #4]
 80093f6:	b10b      	cbz	r3, 80093fc <_free_r+0x4c>
 80093f8:	42a3      	cmp	r3, r4
 80093fa:	d9fa      	bls.n	80093f2 <_free_r+0x42>
 80093fc:	6811      	ldr	r1, [r2, #0]
 80093fe:	1850      	adds	r0, r2, r1
 8009400:	42a0      	cmp	r0, r4
 8009402:	d10b      	bne.n	800941c <_free_r+0x6c>
 8009404:	6820      	ldr	r0, [r4, #0]
 8009406:	4401      	add	r1, r0
 8009408:	1850      	adds	r0, r2, r1
 800940a:	4283      	cmp	r3, r0
 800940c:	6011      	str	r1, [r2, #0]
 800940e:	d1e0      	bne.n	80093d2 <_free_r+0x22>
 8009410:	6818      	ldr	r0, [r3, #0]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	6053      	str	r3, [r2, #4]
 8009416:	4408      	add	r0, r1
 8009418:	6010      	str	r0, [r2, #0]
 800941a:	e7da      	b.n	80093d2 <_free_r+0x22>
 800941c:	d902      	bls.n	8009424 <_free_r+0x74>
 800941e:	230c      	movs	r3, #12
 8009420:	602b      	str	r3, [r5, #0]
 8009422:	e7d6      	b.n	80093d2 <_free_r+0x22>
 8009424:	6820      	ldr	r0, [r4, #0]
 8009426:	1821      	adds	r1, r4, r0
 8009428:	428b      	cmp	r3, r1
 800942a:	bf04      	itt	eq
 800942c:	6819      	ldreq	r1, [r3, #0]
 800942e:	685b      	ldreq	r3, [r3, #4]
 8009430:	6063      	str	r3, [r4, #4]
 8009432:	bf04      	itt	eq
 8009434:	1809      	addeq	r1, r1, r0
 8009436:	6021      	streq	r1, [r4, #0]
 8009438:	6054      	str	r4, [r2, #4]
 800943a:	e7ca      	b.n	80093d2 <_free_r+0x22>
 800943c:	bd38      	pop	{r3, r4, r5, pc}
 800943e:	bf00      	nop
 8009440:	200051a4 	.word	0x200051a4

08009444 <malloc>:
 8009444:	4b02      	ldr	r3, [pc, #8]	@ (8009450 <malloc+0xc>)
 8009446:	4601      	mov	r1, r0
 8009448:	6818      	ldr	r0, [r3, #0]
 800944a:	f000 b825 	b.w	8009498 <_malloc_r>
 800944e:	bf00      	nop
 8009450:	2000001c 	.word	0x2000001c

08009454 <sbrk_aligned>:
 8009454:	b570      	push	{r4, r5, r6, lr}
 8009456:	4e0f      	ldr	r6, [pc, #60]	@ (8009494 <sbrk_aligned+0x40>)
 8009458:	460c      	mov	r4, r1
 800945a:	6831      	ldr	r1, [r6, #0]
 800945c:	4605      	mov	r5, r0
 800945e:	b911      	cbnz	r1, 8009466 <sbrk_aligned+0x12>
 8009460:	f000 fe46 	bl	800a0f0 <_sbrk_r>
 8009464:	6030      	str	r0, [r6, #0]
 8009466:	4621      	mov	r1, r4
 8009468:	4628      	mov	r0, r5
 800946a:	f000 fe41 	bl	800a0f0 <_sbrk_r>
 800946e:	1c43      	adds	r3, r0, #1
 8009470:	d103      	bne.n	800947a <sbrk_aligned+0x26>
 8009472:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009476:	4620      	mov	r0, r4
 8009478:	bd70      	pop	{r4, r5, r6, pc}
 800947a:	1cc4      	adds	r4, r0, #3
 800947c:	f024 0403 	bic.w	r4, r4, #3
 8009480:	42a0      	cmp	r0, r4
 8009482:	d0f8      	beq.n	8009476 <sbrk_aligned+0x22>
 8009484:	1a21      	subs	r1, r4, r0
 8009486:	4628      	mov	r0, r5
 8009488:	f000 fe32 	bl	800a0f0 <_sbrk_r>
 800948c:	3001      	adds	r0, #1
 800948e:	d1f2      	bne.n	8009476 <sbrk_aligned+0x22>
 8009490:	e7ef      	b.n	8009472 <sbrk_aligned+0x1e>
 8009492:	bf00      	nop
 8009494:	200051a0 	.word	0x200051a0

08009498 <_malloc_r>:
 8009498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800949c:	1ccd      	adds	r5, r1, #3
 800949e:	f025 0503 	bic.w	r5, r5, #3
 80094a2:	3508      	adds	r5, #8
 80094a4:	2d0c      	cmp	r5, #12
 80094a6:	bf38      	it	cc
 80094a8:	250c      	movcc	r5, #12
 80094aa:	2d00      	cmp	r5, #0
 80094ac:	4606      	mov	r6, r0
 80094ae:	db01      	blt.n	80094b4 <_malloc_r+0x1c>
 80094b0:	42a9      	cmp	r1, r5
 80094b2:	d904      	bls.n	80094be <_malloc_r+0x26>
 80094b4:	230c      	movs	r3, #12
 80094b6:	6033      	str	r3, [r6, #0]
 80094b8:	2000      	movs	r0, #0
 80094ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009594 <_malloc_r+0xfc>
 80094c2:	f000 f869 	bl	8009598 <__malloc_lock>
 80094c6:	f8d8 3000 	ldr.w	r3, [r8]
 80094ca:	461c      	mov	r4, r3
 80094cc:	bb44      	cbnz	r4, 8009520 <_malloc_r+0x88>
 80094ce:	4629      	mov	r1, r5
 80094d0:	4630      	mov	r0, r6
 80094d2:	f7ff ffbf 	bl	8009454 <sbrk_aligned>
 80094d6:	1c43      	adds	r3, r0, #1
 80094d8:	4604      	mov	r4, r0
 80094da:	d158      	bne.n	800958e <_malloc_r+0xf6>
 80094dc:	f8d8 4000 	ldr.w	r4, [r8]
 80094e0:	4627      	mov	r7, r4
 80094e2:	2f00      	cmp	r7, #0
 80094e4:	d143      	bne.n	800956e <_malloc_r+0xd6>
 80094e6:	2c00      	cmp	r4, #0
 80094e8:	d04b      	beq.n	8009582 <_malloc_r+0xea>
 80094ea:	6823      	ldr	r3, [r4, #0]
 80094ec:	4639      	mov	r1, r7
 80094ee:	4630      	mov	r0, r6
 80094f0:	eb04 0903 	add.w	r9, r4, r3
 80094f4:	f000 fdfc 	bl	800a0f0 <_sbrk_r>
 80094f8:	4581      	cmp	r9, r0
 80094fa:	d142      	bne.n	8009582 <_malloc_r+0xea>
 80094fc:	6821      	ldr	r1, [r4, #0]
 80094fe:	1a6d      	subs	r5, r5, r1
 8009500:	4629      	mov	r1, r5
 8009502:	4630      	mov	r0, r6
 8009504:	f7ff ffa6 	bl	8009454 <sbrk_aligned>
 8009508:	3001      	adds	r0, #1
 800950a:	d03a      	beq.n	8009582 <_malloc_r+0xea>
 800950c:	6823      	ldr	r3, [r4, #0]
 800950e:	442b      	add	r3, r5
 8009510:	6023      	str	r3, [r4, #0]
 8009512:	f8d8 3000 	ldr.w	r3, [r8]
 8009516:	685a      	ldr	r2, [r3, #4]
 8009518:	bb62      	cbnz	r2, 8009574 <_malloc_r+0xdc>
 800951a:	f8c8 7000 	str.w	r7, [r8]
 800951e:	e00f      	b.n	8009540 <_malloc_r+0xa8>
 8009520:	6822      	ldr	r2, [r4, #0]
 8009522:	1b52      	subs	r2, r2, r5
 8009524:	d420      	bmi.n	8009568 <_malloc_r+0xd0>
 8009526:	2a0b      	cmp	r2, #11
 8009528:	d917      	bls.n	800955a <_malloc_r+0xc2>
 800952a:	1961      	adds	r1, r4, r5
 800952c:	42a3      	cmp	r3, r4
 800952e:	6025      	str	r5, [r4, #0]
 8009530:	bf18      	it	ne
 8009532:	6059      	strne	r1, [r3, #4]
 8009534:	6863      	ldr	r3, [r4, #4]
 8009536:	bf08      	it	eq
 8009538:	f8c8 1000 	streq.w	r1, [r8]
 800953c:	5162      	str	r2, [r4, r5]
 800953e:	604b      	str	r3, [r1, #4]
 8009540:	4630      	mov	r0, r6
 8009542:	f000 f82f 	bl	80095a4 <__malloc_unlock>
 8009546:	f104 000b 	add.w	r0, r4, #11
 800954a:	1d23      	adds	r3, r4, #4
 800954c:	f020 0007 	bic.w	r0, r0, #7
 8009550:	1ac2      	subs	r2, r0, r3
 8009552:	bf1c      	itt	ne
 8009554:	1a1b      	subne	r3, r3, r0
 8009556:	50a3      	strne	r3, [r4, r2]
 8009558:	e7af      	b.n	80094ba <_malloc_r+0x22>
 800955a:	6862      	ldr	r2, [r4, #4]
 800955c:	42a3      	cmp	r3, r4
 800955e:	bf0c      	ite	eq
 8009560:	f8c8 2000 	streq.w	r2, [r8]
 8009564:	605a      	strne	r2, [r3, #4]
 8009566:	e7eb      	b.n	8009540 <_malloc_r+0xa8>
 8009568:	4623      	mov	r3, r4
 800956a:	6864      	ldr	r4, [r4, #4]
 800956c:	e7ae      	b.n	80094cc <_malloc_r+0x34>
 800956e:	463c      	mov	r4, r7
 8009570:	687f      	ldr	r7, [r7, #4]
 8009572:	e7b6      	b.n	80094e2 <_malloc_r+0x4a>
 8009574:	461a      	mov	r2, r3
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	42a3      	cmp	r3, r4
 800957a:	d1fb      	bne.n	8009574 <_malloc_r+0xdc>
 800957c:	2300      	movs	r3, #0
 800957e:	6053      	str	r3, [r2, #4]
 8009580:	e7de      	b.n	8009540 <_malloc_r+0xa8>
 8009582:	230c      	movs	r3, #12
 8009584:	6033      	str	r3, [r6, #0]
 8009586:	4630      	mov	r0, r6
 8009588:	f000 f80c 	bl	80095a4 <__malloc_unlock>
 800958c:	e794      	b.n	80094b8 <_malloc_r+0x20>
 800958e:	6005      	str	r5, [r0, #0]
 8009590:	e7d6      	b.n	8009540 <_malloc_r+0xa8>
 8009592:	bf00      	nop
 8009594:	200051a4 	.word	0x200051a4

08009598 <__malloc_lock>:
 8009598:	4801      	ldr	r0, [pc, #4]	@ (80095a0 <__malloc_lock+0x8>)
 800959a:	f7ff b8aa 	b.w	80086f2 <__retarget_lock_acquire_recursive>
 800959e:	bf00      	nop
 80095a0:	2000519c 	.word	0x2000519c

080095a4 <__malloc_unlock>:
 80095a4:	4801      	ldr	r0, [pc, #4]	@ (80095ac <__malloc_unlock+0x8>)
 80095a6:	f7ff b8a5 	b.w	80086f4 <__retarget_lock_release_recursive>
 80095aa:	bf00      	nop
 80095ac:	2000519c 	.word	0x2000519c

080095b0 <_Balloc>:
 80095b0:	b570      	push	{r4, r5, r6, lr}
 80095b2:	69c6      	ldr	r6, [r0, #28]
 80095b4:	4604      	mov	r4, r0
 80095b6:	460d      	mov	r5, r1
 80095b8:	b976      	cbnz	r6, 80095d8 <_Balloc+0x28>
 80095ba:	2010      	movs	r0, #16
 80095bc:	f7ff ff42 	bl	8009444 <malloc>
 80095c0:	4602      	mov	r2, r0
 80095c2:	61e0      	str	r0, [r4, #28]
 80095c4:	b920      	cbnz	r0, 80095d0 <_Balloc+0x20>
 80095c6:	4b18      	ldr	r3, [pc, #96]	@ (8009628 <_Balloc+0x78>)
 80095c8:	4818      	ldr	r0, [pc, #96]	@ (800962c <_Balloc+0x7c>)
 80095ca:	216b      	movs	r1, #107	@ 0x6b
 80095cc:	f000 fda0 	bl	800a110 <__assert_func>
 80095d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80095d4:	6006      	str	r6, [r0, #0]
 80095d6:	60c6      	str	r6, [r0, #12]
 80095d8:	69e6      	ldr	r6, [r4, #28]
 80095da:	68f3      	ldr	r3, [r6, #12]
 80095dc:	b183      	cbz	r3, 8009600 <_Balloc+0x50>
 80095de:	69e3      	ldr	r3, [r4, #28]
 80095e0:	68db      	ldr	r3, [r3, #12]
 80095e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80095e6:	b9b8      	cbnz	r0, 8009618 <_Balloc+0x68>
 80095e8:	2101      	movs	r1, #1
 80095ea:	fa01 f605 	lsl.w	r6, r1, r5
 80095ee:	1d72      	adds	r2, r6, #5
 80095f0:	0092      	lsls	r2, r2, #2
 80095f2:	4620      	mov	r0, r4
 80095f4:	f000 fdaa 	bl	800a14c <_calloc_r>
 80095f8:	b160      	cbz	r0, 8009614 <_Balloc+0x64>
 80095fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80095fe:	e00e      	b.n	800961e <_Balloc+0x6e>
 8009600:	2221      	movs	r2, #33	@ 0x21
 8009602:	2104      	movs	r1, #4
 8009604:	4620      	mov	r0, r4
 8009606:	f000 fda1 	bl	800a14c <_calloc_r>
 800960a:	69e3      	ldr	r3, [r4, #28]
 800960c:	60f0      	str	r0, [r6, #12]
 800960e:	68db      	ldr	r3, [r3, #12]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d1e4      	bne.n	80095de <_Balloc+0x2e>
 8009614:	2000      	movs	r0, #0
 8009616:	bd70      	pop	{r4, r5, r6, pc}
 8009618:	6802      	ldr	r2, [r0, #0]
 800961a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800961e:	2300      	movs	r3, #0
 8009620:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009624:	e7f7      	b.n	8009616 <_Balloc+0x66>
 8009626:	bf00      	nop
 8009628:	0800aa69 	.word	0x0800aa69
 800962c:	0800aae9 	.word	0x0800aae9

08009630 <_Bfree>:
 8009630:	b570      	push	{r4, r5, r6, lr}
 8009632:	69c6      	ldr	r6, [r0, #28]
 8009634:	4605      	mov	r5, r0
 8009636:	460c      	mov	r4, r1
 8009638:	b976      	cbnz	r6, 8009658 <_Bfree+0x28>
 800963a:	2010      	movs	r0, #16
 800963c:	f7ff ff02 	bl	8009444 <malloc>
 8009640:	4602      	mov	r2, r0
 8009642:	61e8      	str	r0, [r5, #28]
 8009644:	b920      	cbnz	r0, 8009650 <_Bfree+0x20>
 8009646:	4b09      	ldr	r3, [pc, #36]	@ (800966c <_Bfree+0x3c>)
 8009648:	4809      	ldr	r0, [pc, #36]	@ (8009670 <_Bfree+0x40>)
 800964a:	218f      	movs	r1, #143	@ 0x8f
 800964c:	f000 fd60 	bl	800a110 <__assert_func>
 8009650:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009654:	6006      	str	r6, [r0, #0]
 8009656:	60c6      	str	r6, [r0, #12]
 8009658:	b13c      	cbz	r4, 800966a <_Bfree+0x3a>
 800965a:	69eb      	ldr	r3, [r5, #28]
 800965c:	6862      	ldr	r2, [r4, #4]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009664:	6021      	str	r1, [r4, #0]
 8009666:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800966a:	bd70      	pop	{r4, r5, r6, pc}
 800966c:	0800aa69 	.word	0x0800aa69
 8009670:	0800aae9 	.word	0x0800aae9

08009674 <__multadd>:
 8009674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009678:	690d      	ldr	r5, [r1, #16]
 800967a:	4607      	mov	r7, r0
 800967c:	460c      	mov	r4, r1
 800967e:	461e      	mov	r6, r3
 8009680:	f101 0c14 	add.w	ip, r1, #20
 8009684:	2000      	movs	r0, #0
 8009686:	f8dc 3000 	ldr.w	r3, [ip]
 800968a:	b299      	uxth	r1, r3
 800968c:	fb02 6101 	mla	r1, r2, r1, r6
 8009690:	0c1e      	lsrs	r6, r3, #16
 8009692:	0c0b      	lsrs	r3, r1, #16
 8009694:	fb02 3306 	mla	r3, r2, r6, r3
 8009698:	b289      	uxth	r1, r1
 800969a:	3001      	adds	r0, #1
 800969c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80096a0:	4285      	cmp	r5, r0
 80096a2:	f84c 1b04 	str.w	r1, [ip], #4
 80096a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80096aa:	dcec      	bgt.n	8009686 <__multadd+0x12>
 80096ac:	b30e      	cbz	r6, 80096f2 <__multadd+0x7e>
 80096ae:	68a3      	ldr	r3, [r4, #8]
 80096b0:	42ab      	cmp	r3, r5
 80096b2:	dc19      	bgt.n	80096e8 <__multadd+0x74>
 80096b4:	6861      	ldr	r1, [r4, #4]
 80096b6:	4638      	mov	r0, r7
 80096b8:	3101      	adds	r1, #1
 80096ba:	f7ff ff79 	bl	80095b0 <_Balloc>
 80096be:	4680      	mov	r8, r0
 80096c0:	b928      	cbnz	r0, 80096ce <__multadd+0x5a>
 80096c2:	4602      	mov	r2, r0
 80096c4:	4b0c      	ldr	r3, [pc, #48]	@ (80096f8 <__multadd+0x84>)
 80096c6:	480d      	ldr	r0, [pc, #52]	@ (80096fc <__multadd+0x88>)
 80096c8:	21ba      	movs	r1, #186	@ 0xba
 80096ca:	f000 fd21 	bl	800a110 <__assert_func>
 80096ce:	6922      	ldr	r2, [r4, #16]
 80096d0:	3202      	adds	r2, #2
 80096d2:	f104 010c 	add.w	r1, r4, #12
 80096d6:	0092      	lsls	r2, r2, #2
 80096d8:	300c      	adds	r0, #12
 80096da:	f7ff f80c 	bl	80086f6 <memcpy>
 80096de:	4621      	mov	r1, r4
 80096e0:	4638      	mov	r0, r7
 80096e2:	f7ff ffa5 	bl	8009630 <_Bfree>
 80096e6:	4644      	mov	r4, r8
 80096e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80096ec:	3501      	adds	r5, #1
 80096ee:	615e      	str	r6, [r3, #20]
 80096f0:	6125      	str	r5, [r4, #16]
 80096f2:	4620      	mov	r0, r4
 80096f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096f8:	0800aad8 	.word	0x0800aad8
 80096fc:	0800aae9 	.word	0x0800aae9

08009700 <__hi0bits>:
 8009700:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009704:	4603      	mov	r3, r0
 8009706:	bf36      	itet	cc
 8009708:	0403      	lslcc	r3, r0, #16
 800970a:	2000      	movcs	r0, #0
 800970c:	2010      	movcc	r0, #16
 800970e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009712:	bf3c      	itt	cc
 8009714:	021b      	lslcc	r3, r3, #8
 8009716:	3008      	addcc	r0, #8
 8009718:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800971c:	bf3c      	itt	cc
 800971e:	011b      	lslcc	r3, r3, #4
 8009720:	3004      	addcc	r0, #4
 8009722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009726:	bf3c      	itt	cc
 8009728:	009b      	lslcc	r3, r3, #2
 800972a:	3002      	addcc	r0, #2
 800972c:	2b00      	cmp	r3, #0
 800972e:	db05      	blt.n	800973c <__hi0bits+0x3c>
 8009730:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009734:	f100 0001 	add.w	r0, r0, #1
 8009738:	bf08      	it	eq
 800973a:	2020      	moveq	r0, #32
 800973c:	4770      	bx	lr

0800973e <__lo0bits>:
 800973e:	6803      	ldr	r3, [r0, #0]
 8009740:	4602      	mov	r2, r0
 8009742:	f013 0007 	ands.w	r0, r3, #7
 8009746:	d00b      	beq.n	8009760 <__lo0bits+0x22>
 8009748:	07d9      	lsls	r1, r3, #31
 800974a:	d421      	bmi.n	8009790 <__lo0bits+0x52>
 800974c:	0798      	lsls	r0, r3, #30
 800974e:	bf49      	itett	mi
 8009750:	085b      	lsrmi	r3, r3, #1
 8009752:	089b      	lsrpl	r3, r3, #2
 8009754:	2001      	movmi	r0, #1
 8009756:	6013      	strmi	r3, [r2, #0]
 8009758:	bf5c      	itt	pl
 800975a:	6013      	strpl	r3, [r2, #0]
 800975c:	2002      	movpl	r0, #2
 800975e:	4770      	bx	lr
 8009760:	b299      	uxth	r1, r3
 8009762:	b909      	cbnz	r1, 8009768 <__lo0bits+0x2a>
 8009764:	0c1b      	lsrs	r3, r3, #16
 8009766:	2010      	movs	r0, #16
 8009768:	b2d9      	uxtb	r1, r3
 800976a:	b909      	cbnz	r1, 8009770 <__lo0bits+0x32>
 800976c:	3008      	adds	r0, #8
 800976e:	0a1b      	lsrs	r3, r3, #8
 8009770:	0719      	lsls	r1, r3, #28
 8009772:	bf04      	itt	eq
 8009774:	091b      	lsreq	r3, r3, #4
 8009776:	3004      	addeq	r0, #4
 8009778:	0799      	lsls	r1, r3, #30
 800977a:	bf04      	itt	eq
 800977c:	089b      	lsreq	r3, r3, #2
 800977e:	3002      	addeq	r0, #2
 8009780:	07d9      	lsls	r1, r3, #31
 8009782:	d403      	bmi.n	800978c <__lo0bits+0x4e>
 8009784:	085b      	lsrs	r3, r3, #1
 8009786:	f100 0001 	add.w	r0, r0, #1
 800978a:	d003      	beq.n	8009794 <__lo0bits+0x56>
 800978c:	6013      	str	r3, [r2, #0]
 800978e:	4770      	bx	lr
 8009790:	2000      	movs	r0, #0
 8009792:	4770      	bx	lr
 8009794:	2020      	movs	r0, #32
 8009796:	4770      	bx	lr

08009798 <__i2b>:
 8009798:	b510      	push	{r4, lr}
 800979a:	460c      	mov	r4, r1
 800979c:	2101      	movs	r1, #1
 800979e:	f7ff ff07 	bl	80095b0 <_Balloc>
 80097a2:	4602      	mov	r2, r0
 80097a4:	b928      	cbnz	r0, 80097b2 <__i2b+0x1a>
 80097a6:	4b05      	ldr	r3, [pc, #20]	@ (80097bc <__i2b+0x24>)
 80097a8:	4805      	ldr	r0, [pc, #20]	@ (80097c0 <__i2b+0x28>)
 80097aa:	f240 1145 	movw	r1, #325	@ 0x145
 80097ae:	f000 fcaf 	bl	800a110 <__assert_func>
 80097b2:	2301      	movs	r3, #1
 80097b4:	6144      	str	r4, [r0, #20]
 80097b6:	6103      	str	r3, [r0, #16]
 80097b8:	bd10      	pop	{r4, pc}
 80097ba:	bf00      	nop
 80097bc:	0800aad8 	.word	0x0800aad8
 80097c0:	0800aae9 	.word	0x0800aae9

080097c4 <__multiply>:
 80097c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097c8:	4614      	mov	r4, r2
 80097ca:	690a      	ldr	r2, [r1, #16]
 80097cc:	6923      	ldr	r3, [r4, #16]
 80097ce:	429a      	cmp	r2, r3
 80097d0:	bfa8      	it	ge
 80097d2:	4623      	movge	r3, r4
 80097d4:	460f      	mov	r7, r1
 80097d6:	bfa4      	itt	ge
 80097d8:	460c      	movge	r4, r1
 80097da:	461f      	movge	r7, r3
 80097dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80097e0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80097e4:	68a3      	ldr	r3, [r4, #8]
 80097e6:	6861      	ldr	r1, [r4, #4]
 80097e8:	eb0a 0609 	add.w	r6, sl, r9
 80097ec:	42b3      	cmp	r3, r6
 80097ee:	b085      	sub	sp, #20
 80097f0:	bfb8      	it	lt
 80097f2:	3101      	addlt	r1, #1
 80097f4:	f7ff fedc 	bl	80095b0 <_Balloc>
 80097f8:	b930      	cbnz	r0, 8009808 <__multiply+0x44>
 80097fa:	4602      	mov	r2, r0
 80097fc:	4b44      	ldr	r3, [pc, #272]	@ (8009910 <__multiply+0x14c>)
 80097fe:	4845      	ldr	r0, [pc, #276]	@ (8009914 <__multiply+0x150>)
 8009800:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009804:	f000 fc84 	bl	800a110 <__assert_func>
 8009808:	f100 0514 	add.w	r5, r0, #20
 800980c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009810:	462b      	mov	r3, r5
 8009812:	2200      	movs	r2, #0
 8009814:	4543      	cmp	r3, r8
 8009816:	d321      	bcc.n	800985c <__multiply+0x98>
 8009818:	f107 0114 	add.w	r1, r7, #20
 800981c:	f104 0214 	add.w	r2, r4, #20
 8009820:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009824:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009828:	9302      	str	r3, [sp, #8]
 800982a:	1b13      	subs	r3, r2, r4
 800982c:	3b15      	subs	r3, #21
 800982e:	f023 0303 	bic.w	r3, r3, #3
 8009832:	3304      	adds	r3, #4
 8009834:	f104 0715 	add.w	r7, r4, #21
 8009838:	42ba      	cmp	r2, r7
 800983a:	bf38      	it	cc
 800983c:	2304      	movcc	r3, #4
 800983e:	9301      	str	r3, [sp, #4]
 8009840:	9b02      	ldr	r3, [sp, #8]
 8009842:	9103      	str	r1, [sp, #12]
 8009844:	428b      	cmp	r3, r1
 8009846:	d80c      	bhi.n	8009862 <__multiply+0x9e>
 8009848:	2e00      	cmp	r6, #0
 800984a:	dd03      	ble.n	8009854 <__multiply+0x90>
 800984c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009850:	2b00      	cmp	r3, #0
 8009852:	d05b      	beq.n	800990c <__multiply+0x148>
 8009854:	6106      	str	r6, [r0, #16]
 8009856:	b005      	add	sp, #20
 8009858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800985c:	f843 2b04 	str.w	r2, [r3], #4
 8009860:	e7d8      	b.n	8009814 <__multiply+0x50>
 8009862:	f8b1 a000 	ldrh.w	sl, [r1]
 8009866:	f1ba 0f00 	cmp.w	sl, #0
 800986a:	d024      	beq.n	80098b6 <__multiply+0xf2>
 800986c:	f104 0e14 	add.w	lr, r4, #20
 8009870:	46a9      	mov	r9, r5
 8009872:	f04f 0c00 	mov.w	ip, #0
 8009876:	f85e 7b04 	ldr.w	r7, [lr], #4
 800987a:	f8d9 3000 	ldr.w	r3, [r9]
 800987e:	fa1f fb87 	uxth.w	fp, r7
 8009882:	b29b      	uxth	r3, r3
 8009884:	fb0a 330b 	mla	r3, sl, fp, r3
 8009888:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800988c:	f8d9 7000 	ldr.w	r7, [r9]
 8009890:	4463      	add	r3, ip
 8009892:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009896:	fb0a c70b 	mla	r7, sl, fp, ip
 800989a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800989e:	b29b      	uxth	r3, r3
 80098a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80098a4:	4572      	cmp	r2, lr
 80098a6:	f849 3b04 	str.w	r3, [r9], #4
 80098aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80098ae:	d8e2      	bhi.n	8009876 <__multiply+0xb2>
 80098b0:	9b01      	ldr	r3, [sp, #4]
 80098b2:	f845 c003 	str.w	ip, [r5, r3]
 80098b6:	9b03      	ldr	r3, [sp, #12]
 80098b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80098bc:	3104      	adds	r1, #4
 80098be:	f1b9 0f00 	cmp.w	r9, #0
 80098c2:	d021      	beq.n	8009908 <__multiply+0x144>
 80098c4:	682b      	ldr	r3, [r5, #0]
 80098c6:	f104 0c14 	add.w	ip, r4, #20
 80098ca:	46ae      	mov	lr, r5
 80098cc:	f04f 0a00 	mov.w	sl, #0
 80098d0:	f8bc b000 	ldrh.w	fp, [ip]
 80098d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80098d8:	fb09 770b 	mla	r7, r9, fp, r7
 80098dc:	4457      	add	r7, sl
 80098de:	b29b      	uxth	r3, r3
 80098e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80098e4:	f84e 3b04 	str.w	r3, [lr], #4
 80098e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80098ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80098f0:	f8be 3000 	ldrh.w	r3, [lr]
 80098f4:	fb09 330a 	mla	r3, r9, sl, r3
 80098f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80098fc:	4562      	cmp	r2, ip
 80098fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009902:	d8e5      	bhi.n	80098d0 <__multiply+0x10c>
 8009904:	9f01      	ldr	r7, [sp, #4]
 8009906:	51eb      	str	r3, [r5, r7]
 8009908:	3504      	adds	r5, #4
 800990a:	e799      	b.n	8009840 <__multiply+0x7c>
 800990c:	3e01      	subs	r6, #1
 800990e:	e79b      	b.n	8009848 <__multiply+0x84>
 8009910:	0800aad8 	.word	0x0800aad8
 8009914:	0800aae9 	.word	0x0800aae9

08009918 <__pow5mult>:
 8009918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800991c:	4615      	mov	r5, r2
 800991e:	f012 0203 	ands.w	r2, r2, #3
 8009922:	4607      	mov	r7, r0
 8009924:	460e      	mov	r6, r1
 8009926:	d007      	beq.n	8009938 <__pow5mult+0x20>
 8009928:	4c25      	ldr	r4, [pc, #148]	@ (80099c0 <__pow5mult+0xa8>)
 800992a:	3a01      	subs	r2, #1
 800992c:	2300      	movs	r3, #0
 800992e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009932:	f7ff fe9f 	bl	8009674 <__multadd>
 8009936:	4606      	mov	r6, r0
 8009938:	10ad      	asrs	r5, r5, #2
 800993a:	d03d      	beq.n	80099b8 <__pow5mult+0xa0>
 800993c:	69fc      	ldr	r4, [r7, #28]
 800993e:	b97c      	cbnz	r4, 8009960 <__pow5mult+0x48>
 8009940:	2010      	movs	r0, #16
 8009942:	f7ff fd7f 	bl	8009444 <malloc>
 8009946:	4602      	mov	r2, r0
 8009948:	61f8      	str	r0, [r7, #28]
 800994a:	b928      	cbnz	r0, 8009958 <__pow5mult+0x40>
 800994c:	4b1d      	ldr	r3, [pc, #116]	@ (80099c4 <__pow5mult+0xac>)
 800994e:	481e      	ldr	r0, [pc, #120]	@ (80099c8 <__pow5mult+0xb0>)
 8009950:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009954:	f000 fbdc 	bl	800a110 <__assert_func>
 8009958:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800995c:	6004      	str	r4, [r0, #0]
 800995e:	60c4      	str	r4, [r0, #12]
 8009960:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009964:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009968:	b94c      	cbnz	r4, 800997e <__pow5mult+0x66>
 800996a:	f240 2171 	movw	r1, #625	@ 0x271
 800996e:	4638      	mov	r0, r7
 8009970:	f7ff ff12 	bl	8009798 <__i2b>
 8009974:	2300      	movs	r3, #0
 8009976:	f8c8 0008 	str.w	r0, [r8, #8]
 800997a:	4604      	mov	r4, r0
 800997c:	6003      	str	r3, [r0, #0]
 800997e:	f04f 0900 	mov.w	r9, #0
 8009982:	07eb      	lsls	r3, r5, #31
 8009984:	d50a      	bpl.n	800999c <__pow5mult+0x84>
 8009986:	4631      	mov	r1, r6
 8009988:	4622      	mov	r2, r4
 800998a:	4638      	mov	r0, r7
 800998c:	f7ff ff1a 	bl	80097c4 <__multiply>
 8009990:	4631      	mov	r1, r6
 8009992:	4680      	mov	r8, r0
 8009994:	4638      	mov	r0, r7
 8009996:	f7ff fe4b 	bl	8009630 <_Bfree>
 800999a:	4646      	mov	r6, r8
 800999c:	106d      	asrs	r5, r5, #1
 800999e:	d00b      	beq.n	80099b8 <__pow5mult+0xa0>
 80099a0:	6820      	ldr	r0, [r4, #0]
 80099a2:	b938      	cbnz	r0, 80099b4 <__pow5mult+0x9c>
 80099a4:	4622      	mov	r2, r4
 80099a6:	4621      	mov	r1, r4
 80099a8:	4638      	mov	r0, r7
 80099aa:	f7ff ff0b 	bl	80097c4 <__multiply>
 80099ae:	6020      	str	r0, [r4, #0]
 80099b0:	f8c0 9000 	str.w	r9, [r0]
 80099b4:	4604      	mov	r4, r0
 80099b6:	e7e4      	b.n	8009982 <__pow5mult+0x6a>
 80099b8:	4630      	mov	r0, r6
 80099ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099be:	bf00      	nop
 80099c0:	0800ab44 	.word	0x0800ab44
 80099c4:	0800aa69 	.word	0x0800aa69
 80099c8:	0800aae9 	.word	0x0800aae9

080099cc <__lshift>:
 80099cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099d0:	460c      	mov	r4, r1
 80099d2:	6849      	ldr	r1, [r1, #4]
 80099d4:	6923      	ldr	r3, [r4, #16]
 80099d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80099da:	68a3      	ldr	r3, [r4, #8]
 80099dc:	4607      	mov	r7, r0
 80099de:	4691      	mov	r9, r2
 80099e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80099e4:	f108 0601 	add.w	r6, r8, #1
 80099e8:	42b3      	cmp	r3, r6
 80099ea:	db0b      	blt.n	8009a04 <__lshift+0x38>
 80099ec:	4638      	mov	r0, r7
 80099ee:	f7ff fddf 	bl	80095b0 <_Balloc>
 80099f2:	4605      	mov	r5, r0
 80099f4:	b948      	cbnz	r0, 8009a0a <__lshift+0x3e>
 80099f6:	4602      	mov	r2, r0
 80099f8:	4b28      	ldr	r3, [pc, #160]	@ (8009a9c <__lshift+0xd0>)
 80099fa:	4829      	ldr	r0, [pc, #164]	@ (8009aa0 <__lshift+0xd4>)
 80099fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009a00:	f000 fb86 	bl	800a110 <__assert_func>
 8009a04:	3101      	adds	r1, #1
 8009a06:	005b      	lsls	r3, r3, #1
 8009a08:	e7ee      	b.n	80099e8 <__lshift+0x1c>
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	f100 0114 	add.w	r1, r0, #20
 8009a10:	f100 0210 	add.w	r2, r0, #16
 8009a14:	4618      	mov	r0, r3
 8009a16:	4553      	cmp	r3, sl
 8009a18:	db33      	blt.n	8009a82 <__lshift+0xb6>
 8009a1a:	6920      	ldr	r0, [r4, #16]
 8009a1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009a20:	f104 0314 	add.w	r3, r4, #20
 8009a24:	f019 091f 	ands.w	r9, r9, #31
 8009a28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009a2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009a30:	d02b      	beq.n	8009a8a <__lshift+0xbe>
 8009a32:	f1c9 0e20 	rsb	lr, r9, #32
 8009a36:	468a      	mov	sl, r1
 8009a38:	2200      	movs	r2, #0
 8009a3a:	6818      	ldr	r0, [r3, #0]
 8009a3c:	fa00 f009 	lsl.w	r0, r0, r9
 8009a40:	4310      	orrs	r0, r2
 8009a42:	f84a 0b04 	str.w	r0, [sl], #4
 8009a46:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a4a:	459c      	cmp	ip, r3
 8009a4c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009a50:	d8f3      	bhi.n	8009a3a <__lshift+0x6e>
 8009a52:	ebac 0304 	sub.w	r3, ip, r4
 8009a56:	3b15      	subs	r3, #21
 8009a58:	f023 0303 	bic.w	r3, r3, #3
 8009a5c:	3304      	adds	r3, #4
 8009a5e:	f104 0015 	add.w	r0, r4, #21
 8009a62:	4584      	cmp	ip, r0
 8009a64:	bf38      	it	cc
 8009a66:	2304      	movcc	r3, #4
 8009a68:	50ca      	str	r2, [r1, r3]
 8009a6a:	b10a      	cbz	r2, 8009a70 <__lshift+0xa4>
 8009a6c:	f108 0602 	add.w	r6, r8, #2
 8009a70:	3e01      	subs	r6, #1
 8009a72:	4638      	mov	r0, r7
 8009a74:	612e      	str	r6, [r5, #16]
 8009a76:	4621      	mov	r1, r4
 8009a78:	f7ff fdda 	bl	8009630 <_Bfree>
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a82:	f842 0f04 	str.w	r0, [r2, #4]!
 8009a86:	3301      	adds	r3, #1
 8009a88:	e7c5      	b.n	8009a16 <__lshift+0x4a>
 8009a8a:	3904      	subs	r1, #4
 8009a8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a90:	f841 2f04 	str.w	r2, [r1, #4]!
 8009a94:	459c      	cmp	ip, r3
 8009a96:	d8f9      	bhi.n	8009a8c <__lshift+0xc0>
 8009a98:	e7ea      	b.n	8009a70 <__lshift+0xa4>
 8009a9a:	bf00      	nop
 8009a9c:	0800aad8 	.word	0x0800aad8
 8009aa0:	0800aae9 	.word	0x0800aae9

08009aa4 <__mcmp>:
 8009aa4:	690a      	ldr	r2, [r1, #16]
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	6900      	ldr	r0, [r0, #16]
 8009aaa:	1a80      	subs	r0, r0, r2
 8009aac:	b530      	push	{r4, r5, lr}
 8009aae:	d10e      	bne.n	8009ace <__mcmp+0x2a>
 8009ab0:	3314      	adds	r3, #20
 8009ab2:	3114      	adds	r1, #20
 8009ab4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009ab8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009abc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009ac0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009ac4:	4295      	cmp	r5, r2
 8009ac6:	d003      	beq.n	8009ad0 <__mcmp+0x2c>
 8009ac8:	d205      	bcs.n	8009ad6 <__mcmp+0x32>
 8009aca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ace:	bd30      	pop	{r4, r5, pc}
 8009ad0:	42a3      	cmp	r3, r4
 8009ad2:	d3f3      	bcc.n	8009abc <__mcmp+0x18>
 8009ad4:	e7fb      	b.n	8009ace <__mcmp+0x2a>
 8009ad6:	2001      	movs	r0, #1
 8009ad8:	e7f9      	b.n	8009ace <__mcmp+0x2a>
	...

08009adc <__mdiff>:
 8009adc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ae0:	4689      	mov	r9, r1
 8009ae2:	4606      	mov	r6, r0
 8009ae4:	4611      	mov	r1, r2
 8009ae6:	4648      	mov	r0, r9
 8009ae8:	4614      	mov	r4, r2
 8009aea:	f7ff ffdb 	bl	8009aa4 <__mcmp>
 8009aee:	1e05      	subs	r5, r0, #0
 8009af0:	d112      	bne.n	8009b18 <__mdiff+0x3c>
 8009af2:	4629      	mov	r1, r5
 8009af4:	4630      	mov	r0, r6
 8009af6:	f7ff fd5b 	bl	80095b0 <_Balloc>
 8009afa:	4602      	mov	r2, r0
 8009afc:	b928      	cbnz	r0, 8009b0a <__mdiff+0x2e>
 8009afe:	4b3f      	ldr	r3, [pc, #252]	@ (8009bfc <__mdiff+0x120>)
 8009b00:	f240 2137 	movw	r1, #567	@ 0x237
 8009b04:	483e      	ldr	r0, [pc, #248]	@ (8009c00 <__mdiff+0x124>)
 8009b06:	f000 fb03 	bl	800a110 <__assert_func>
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009b10:	4610      	mov	r0, r2
 8009b12:	b003      	add	sp, #12
 8009b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b18:	bfbc      	itt	lt
 8009b1a:	464b      	movlt	r3, r9
 8009b1c:	46a1      	movlt	r9, r4
 8009b1e:	4630      	mov	r0, r6
 8009b20:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009b24:	bfba      	itte	lt
 8009b26:	461c      	movlt	r4, r3
 8009b28:	2501      	movlt	r5, #1
 8009b2a:	2500      	movge	r5, #0
 8009b2c:	f7ff fd40 	bl	80095b0 <_Balloc>
 8009b30:	4602      	mov	r2, r0
 8009b32:	b918      	cbnz	r0, 8009b3c <__mdiff+0x60>
 8009b34:	4b31      	ldr	r3, [pc, #196]	@ (8009bfc <__mdiff+0x120>)
 8009b36:	f240 2145 	movw	r1, #581	@ 0x245
 8009b3a:	e7e3      	b.n	8009b04 <__mdiff+0x28>
 8009b3c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009b40:	6926      	ldr	r6, [r4, #16]
 8009b42:	60c5      	str	r5, [r0, #12]
 8009b44:	f109 0310 	add.w	r3, r9, #16
 8009b48:	f109 0514 	add.w	r5, r9, #20
 8009b4c:	f104 0e14 	add.w	lr, r4, #20
 8009b50:	f100 0b14 	add.w	fp, r0, #20
 8009b54:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009b58:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009b5c:	9301      	str	r3, [sp, #4]
 8009b5e:	46d9      	mov	r9, fp
 8009b60:	f04f 0c00 	mov.w	ip, #0
 8009b64:	9b01      	ldr	r3, [sp, #4]
 8009b66:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009b6a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009b6e:	9301      	str	r3, [sp, #4]
 8009b70:	fa1f f38a 	uxth.w	r3, sl
 8009b74:	4619      	mov	r1, r3
 8009b76:	b283      	uxth	r3, r0
 8009b78:	1acb      	subs	r3, r1, r3
 8009b7a:	0c00      	lsrs	r0, r0, #16
 8009b7c:	4463      	add	r3, ip
 8009b7e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009b82:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009b86:	b29b      	uxth	r3, r3
 8009b88:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009b8c:	4576      	cmp	r6, lr
 8009b8e:	f849 3b04 	str.w	r3, [r9], #4
 8009b92:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009b96:	d8e5      	bhi.n	8009b64 <__mdiff+0x88>
 8009b98:	1b33      	subs	r3, r6, r4
 8009b9a:	3b15      	subs	r3, #21
 8009b9c:	f023 0303 	bic.w	r3, r3, #3
 8009ba0:	3415      	adds	r4, #21
 8009ba2:	3304      	adds	r3, #4
 8009ba4:	42a6      	cmp	r6, r4
 8009ba6:	bf38      	it	cc
 8009ba8:	2304      	movcc	r3, #4
 8009baa:	441d      	add	r5, r3
 8009bac:	445b      	add	r3, fp
 8009bae:	461e      	mov	r6, r3
 8009bb0:	462c      	mov	r4, r5
 8009bb2:	4544      	cmp	r4, r8
 8009bb4:	d30e      	bcc.n	8009bd4 <__mdiff+0xf8>
 8009bb6:	f108 0103 	add.w	r1, r8, #3
 8009bba:	1b49      	subs	r1, r1, r5
 8009bbc:	f021 0103 	bic.w	r1, r1, #3
 8009bc0:	3d03      	subs	r5, #3
 8009bc2:	45a8      	cmp	r8, r5
 8009bc4:	bf38      	it	cc
 8009bc6:	2100      	movcc	r1, #0
 8009bc8:	440b      	add	r3, r1
 8009bca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009bce:	b191      	cbz	r1, 8009bf6 <__mdiff+0x11a>
 8009bd0:	6117      	str	r7, [r2, #16]
 8009bd2:	e79d      	b.n	8009b10 <__mdiff+0x34>
 8009bd4:	f854 1b04 	ldr.w	r1, [r4], #4
 8009bd8:	46e6      	mov	lr, ip
 8009bda:	0c08      	lsrs	r0, r1, #16
 8009bdc:	fa1c fc81 	uxtah	ip, ip, r1
 8009be0:	4471      	add	r1, lr
 8009be2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009be6:	b289      	uxth	r1, r1
 8009be8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009bec:	f846 1b04 	str.w	r1, [r6], #4
 8009bf0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009bf4:	e7dd      	b.n	8009bb2 <__mdiff+0xd6>
 8009bf6:	3f01      	subs	r7, #1
 8009bf8:	e7e7      	b.n	8009bca <__mdiff+0xee>
 8009bfa:	bf00      	nop
 8009bfc:	0800aad8 	.word	0x0800aad8
 8009c00:	0800aae9 	.word	0x0800aae9

08009c04 <__d2b>:
 8009c04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c08:	460f      	mov	r7, r1
 8009c0a:	2101      	movs	r1, #1
 8009c0c:	ec59 8b10 	vmov	r8, r9, d0
 8009c10:	4616      	mov	r6, r2
 8009c12:	f7ff fccd 	bl	80095b0 <_Balloc>
 8009c16:	4604      	mov	r4, r0
 8009c18:	b930      	cbnz	r0, 8009c28 <__d2b+0x24>
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	4b23      	ldr	r3, [pc, #140]	@ (8009cac <__d2b+0xa8>)
 8009c1e:	4824      	ldr	r0, [pc, #144]	@ (8009cb0 <__d2b+0xac>)
 8009c20:	f240 310f 	movw	r1, #783	@ 0x30f
 8009c24:	f000 fa74 	bl	800a110 <__assert_func>
 8009c28:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009c2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c30:	b10d      	cbz	r5, 8009c36 <__d2b+0x32>
 8009c32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c36:	9301      	str	r3, [sp, #4]
 8009c38:	f1b8 0300 	subs.w	r3, r8, #0
 8009c3c:	d023      	beq.n	8009c86 <__d2b+0x82>
 8009c3e:	4668      	mov	r0, sp
 8009c40:	9300      	str	r3, [sp, #0]
 8009c42:	f7ff fd7c 	bl	800973e <__lo0bits>
 8009c46:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009c4a:	b1d0      	cbz	r0, 8009c82 <__d2b+0x7e>
 8009c4c:	f1c0 0320 	rsb	r3, r0, #32
 8009c50:	fa02 f303 	lsl.w	r3, r2, r3
 8009c54:	430b      	orrs	r3, r1
 8009c56:	40c2      	lsrs	r2, r0
 8009c58:	6163      	str	r3, [r4, #20]
 8009c5a:	9201      	str	r2, [sp, #4]
 8009c5c:	9b01      	ldr	r3, [sp, #4]
 8009c5e:	61a3      	str	r3, [r4, #24]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	bf0c      	ite	eq
 8009c64:	2201      	moveq	r2, #1
 8009c66:	2202      	movne	r2, #2
 8009c68:	6122      	str	r2, [r4, #16]
 8009c6a:	b1a5      	cbz	r5, 8009c96 <__d2b+0x92>
 8009c6c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009c70:	4405      	add	r5, r0
 8009c72:	603d      	str	r5, [r7, #0]
 8009c74:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009c78:	6030      	str	r0, [r6, #0]
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	b003      	add	sp, #12
 8009c7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c82:	6161      	str	r1, [r4, #20]
 8009c84:	e7ea      	b.n	8009c5c <__d2b+0x58>
 8009c86:	a801      	add	r0, sp, #4
 8009c88:	f7ff fd59 	bl	800973e <__lo0bits>
 8009c8c:	9b01      	ldr	r3, [sp, #4]
 8009c8e:	6163      	str	r3, [r4, #20]
 8009c90:	3020      	adds	r0, #32
 8009c92:	2201      	movs	r2, #1
 8009c94:	e7e8      	b.n	8009c68 <__d2b+0x64>
 8009c96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009c9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009c9e:	6038      	str	r0, [r7, #0]
 8009ca0:	6918      	ldr	r0, [r3, #16]
 8009ca2:	f7ff fd2d 	bl	8009700 <__hi0bits>
 8009ca6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009caa:	e7e5      	b.n	8009c78 <__d2b+0x74>
 8009cac:	0800aad8 	.word	0x0800aad8
 8009cb0:	0800aae9 	.word	0x0800aae9

08009cb4 <__ssputs_r>:
 8009cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cb8:	688e      	ldr	r6, [r1, #8]
 8009cba:	461f      	mov	r7, r3
 8009cbc:	42be      	cmp	r6, r7
 8009cbe:	680b      	ldr	r3, [r1, #0]
 8009cc0:	4682      	mov	sl, r0
 8009cc2:	460c      	mov	r4, r1
 8009cc4:	4690      	mov	r8, r2
 8009cc6:	d82d      	bhi.n	8009d24 <__ssputs_r+0x70>
 8009cc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ccc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009cd0:	d026      	beq.n	8009d20 <__ssputs_r+0x6c>
 8009cd2:	6965      	ldr	r5, [r4, #20]
 8009cd4:	6909      	ldr	r1, [r1, #16]
 8009cd6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009cda:	eba3 0901 	sub.w	r9, r3, r1
 8009cde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ce2:	1c7b      	adds	r3, r7, #1
 8009ce4:	444b      	add	r3, r9
 8009ce6:	106d      	asrs	r5, r5, #1
 8009ce8:	429d      	cmp	r5, r3
 8009cea:	bf38      	it	cc
 8009cec:	461d      	movcc	r5, r3
 8009cee:	0553      	lsls	r3, r2, #21
 8009cf0:	d527      	bpl.n	8009d42 <__ssputs_r+0x8e>
 8009cf2:	4629      	mov	r1, r5
 8009cf4:	f7ff fbd0 	bl	8009498 <_malloc_r>
 8009cf8:	4606      	mov	r6, r0
 8009cfa:	b360      	cbz	r0, 8009d56 <__ssputs_r+0xa2>
 8009cfc:	6921      	ldr	r1, [r4, #16]
 8009cfe:	464a      	mov	r2, r9
 8009d00:	f7fe fcf9 	bl	80086f6 <memcpy>
 8009d04:	89a3      	ldrh	r3, [r4, #12]
 8009d06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009d0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d0e:	81a3      	strh	r3, [r4, #12]
 8009d10:	6126      	str	r6, [r4, #16]
 8009d12:	6165      	str	r5, [r4, #20]
 8009d14:	444e      	add	r6, r9
 8009d16:	eba5 0509 	sub.w	r5, r5, r9
 8009d1a:	6026      	str	r6, [r4, #0]
 8009d1c:	60a5      	str	r5, [r4, #8]
 8009d1e:	463e      	mov	r6, r7
 8009d20:	42be      	cmp	r6, r7
 8009d22:	d900      	bls.n	8009d26 <__ssputs_r+0x72>
 8009d24:	463e      	mov	r6, r7
 8009d26:	6820      	ldr	r0, [r4, #0]
 8009d28:	4632      	mov	r2, r6
 8009d2a:	4641      	mov	r1, r8
 8009d2c:	f000 f9c6 	bl	800a0bc <memmove>
 8009d30:	68a3      	ldr	r3, [r4, #8]
 8009d32:	1b9b      	subs	r3, r3, r6
 8009d34:	60a3      	str	r3, [r4, #8]
 8009d36:	6823      	ldr	r3, [r4, #0]
 8009d38:	4433      	add	r3, r6
 8009d3a:	6023      	str	r3, [r4, #0]
 8009d3c:	2000      	movs	r0, #0
 8009d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d42:	462a      	mov	r2, r5
 8009d44:	f000 fa28 	bl	800a198 <_realloc_r>
 8009d48:	4606      	mov	r6, r0
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	d1e0      	bne.n	8009d10 <__ssputs_r+0x5c>
 8009d4e:	6921      	ldr	r1, [r4, #16]
 8009d50:	4650      	mov	r0, sl
 8009d52:	f7ff fb2d 	bl	80093b0 <_free_r>
 8009d56:	230c      	movs	r3, #12
 8009d58:	f8ca 3000 	str.w	r3, [sl]
 8009d5c:	89a3      	ldrh	r3, [r4, #12]
 8009d5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d62:	81a3      	strh	r3, [r4, #12]
 8009d64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d68:	e7e9      	b.n	8009d3e <__ssputs_r+0x8a>
	...

08009d6c <_svfiprintf_r>:
 8009d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d70:	4698      	mov	r8, r3
 8009d72:	898b      	ldrh	r3, [r1, #12]
 8009d74:	061b      	lsls	r3, r3, #24
 8009d76:	b09d      	sub	sp, #116	@ 0x74
 8009d78:	4607      	mov	r7, r0
 8009d7a:	460d      	mov	r5, r1
 8009d7c:	4614      	mov	r4, r2
 8009d7e:	d510      	bpl.n	8009da2 <_svfiprintf_r+0x36>
 8009d80:	690b      	ldr	r3, [r1, #16]
 8009d82:	b973      	cbnz	r3, 8009da2 <_svfiprintf_r+0x36>
 8009d84:	2140      	movs	r1, #64	@ 0x40
 8009d86:	f7ff fb87 	bl	8009498 <_malloc_r>
 8009d8a:	6028      	str	r0, [r5, #0]
 8009d8c:	6128      	str	r0, [r5, #16]
 8009d8e:	b930      	cbnz	r0, 8009d9e <_svfiprintf_r+0x32>
 8009d90:	230c      	movs	r3, #12
 8009d92:	603b      	str	r3, [r7, #0]
 8009d94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d98:	b01d      	add	sp, #116	@ 0x74
 8009d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d9e:	2340      	movs	r3, #64	@ 0x40
 8009da0:	616b      	str	r3, [r5, #20]
 8009da2:	2300      	movs	r3, #0
 8009da4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009da6:	2320      	movs	r3, #32
 8009da8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009dac:	f8cd 800c 	str.w	r8, [sp, #12]
 8009db0:	2330      	movs	r3, #48	@ 0x30
 8009db2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009f50 <_svfiprintf_r+0x1e4>
 8009db6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009dba:	f04f 0901 	mov.w	r9, #1
 8009dbe:	4623      	mov	r3, r4
 8009dc0:	469a      	mov	sl, r3
 8009dc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dc6:	b10a      	cbz	r2, 8009dcc <_svfiprintf_r+0x60>
 8009dc8:	2a25      	cmp	r2, #37	@ 0x25
 8009dca:	d1f9      	bne.n	8009dc0 <_svfiprintf_r+0x54>
 8009dcc:	ebba 0b04 	subs.w	fp, sl, r4
 8009dd0:	d00b      	beq.n	8009dea <_svfiprintf_r+0x7e>
 8009dd2:	465b      	mov	r3, fp
 8009dd4:	4622      	mov	r2, r4
 8009dd6:	4629      	mov	r1, r5
 8009dd8:	4638      	mov	r0, r7
 8009dda:	f7ff ff6b 	bl	8009cb4 <__ssputs_r>
 8009dde:	3001      	adds	r0, #1
 8009de0:	f000 80a7 	beq.w	8009f32 <_svfiprintf_r+0x1c6>
 8009de4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009de6:	445a      	add	r2, fp
 8009de8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009dea:	f89a 3000 	ldrb.w	r3, [sl]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	f000 809f 	beq.w	8009f32 <_svfiprintf_r+0x1c6>
 8009df4:	2300      	movs	r3, #0
 8009df6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009dfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dfe:	f10a 0a01 	add.w	sl, sl, #1
 8009e02:	9304      	str	r3, [sp, #16]
 8009e04:	9307      	str	r3, [sp, #28]
 8009e06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e0c:	4654      	mov	r4, sl
 8009e0e:	2205      	movs	r2, #5
 8009e10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e14:	484e      	ldr	r0, [pc, #312]	@ (8009f50 <_svfiprintf_r+0x1e4>)
 8009e16:	f7f6 f9fb 	bl	8000210 <memchr>
 8009e1a:	9a04      	ldr	r2, [sp, #16]
 8009e1c:	b9d8      	cbnz	r0, 8009e56 <_svfiprintf_r+0xea>
 8009e1e:	06d0      	lsls	r0, r2, #27
 8009e20:	bf44      	itt	mi
 8009e22:	2320      	movmi	r3, #32
 8009e24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e28:	0711      	lsls	r1, r2, #28
 8009e2a:	bf44      	itt	mi
 8009e2c:	232b      	movmi	r3, #43	@ 0x2b
 8009e2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e32:	f89a 3000 	ldrb.w	r3, [sl]
 8009e36:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e38:	d015      	beq.n	8009e66 <_svfiprintf_r+0xfa>
 8009e3a:	9a07      	ldr	r2, [sp, #28]
 8009e3c:	4654      	mov	r4, sl
 8009e3e:	2000      	movs	r0, #0
 8009e40:	f04f 0c0a 	mov.w	ip, #10
 8009e44:	4621      	mov	r1, r4
 8009e46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e4a:	3b30      	subs	r3, #48	@ 0x30
 8009e4c:	2b09      	cmp	r3, #9
 8009e4e:	d94b      	bls.n	8009ee8 <_svfiprintf_r+0x17c>
 8009e50:	b1b0      	cbz	r0, 8009e80 <_svfiprintf_r+0x114>
 8009e52:	9207      	str	r2, [sp, #28]
 8009e54:	e014      	b.n	8009e80 <_svfiprintf_r+0x114>
 8009e56:	eba0 0308 	sub.w	r3, r0, r8
 8009e5a:	fa09 f303 	lsl.w	r3, r9, r3
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	9304      	str	r3, [sp, #16]
 8009e62:	46a2      	mov	sl, r4
 8009e64:	e7d2      	b.n	8009e0c <_svfiprintf_r+0xa0>
 8009e66:	9b03      	ldr	r3, [sp, #12]
 8009e68:	1d19      	adds	r1, r3, #4
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	9103      	str	r1, [sp, #12]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	bfbb      	ittet	lt
 8009e72:	425b      	neglt	r3, r3
 8009e74:	f042 0202 	orrlt.w	r2, r2, #2
 8009e78:	9307      	strge	r3, [sp, #28]
 8009e7a:	9307      	strlt	r3, [sp, #28]
 8009e7c:	bfb8      	it	lt
 8009e7e:	9204      	strlt	r2, [sp, #16]
 8009e80:	7823      	ldrb	r3, [r4, #0]
 8009e82:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e84:	d10a      	bne.n	8009e9c <_svfiprintf_r+0x130>
 8009e86:	7863      	ldrb	r3, [r4, #1]
 8009e88:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e8a:	d132      	bne.n	8009ef2 <_svfiprintf_r+0x186>
 8009e8c:	9b03      	ldr	r3, [sp, #12]
 8009e8e:	1d1a      	adds	r2, r3, #4
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	9203      	str	r2, [sp, #12]
 8009e94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e98:	3402      	adds	r4, #2
 8009e9a:	9305      	str	r3, [sp, #20]
 8009e9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009f60 <_svfiprintf_r+0x1f4>
 8009ea0:	7821      	ldrb	r1, [r4, #0]
 8009ea2:	2203      	movs	r2, #3
 8009ea4:	4650      	mov	r0, sl
 8009ea6:	f7f6 f9b3 	bl	8000210 <memchr>
 8009eaa:	b138      	cbz	r0, 8009ebc <_svfiprintf_r+0x150>
 8009eac:	9b04      	ldr	r3, [sp, #16]
 8009eae:	eba0 000a 	sub.w	r0, r0, sl
 8009eb2:	2240      	movs	r2, #64	@ 0x40
 8009eb4:	4082      	lsls	r2, r0
 8009eb6:	4313      	orrs	r3, r2
 8009eb8:	3401      	adds	r4, #1
 8009eba:	9304      	str	r3, [sp, #16]
 8009ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ec0:	4824      	ldr	r0, [pc, #144]	@ (8009f54 <_svfiprintf_r+0x1e8>)
 8009ec2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ec6:	2206      	movs	r2, #6
 8009ec8:	f7f6 f9a2 	bl	8000210 <memchr>
 8009ecc:	2800      	cmp	r0, #0
 8009ece:	d036      	beq.n	8009f3e <_svfiprintf_r+0x1d2>
 8009ed0:	4b21      	ldr	r3, [pc, #132]	@ (8009f58 <_svfiprintf_r+0x1ec>)
 8009ed2:	bb1b      	cbnz	r3, 8009f1c <_svfiprintf_r+0x1b0>
 8009ed4:	9b03      	ldr	r3, [sp, #12]
 8009ed6:	3307      	adds	r3, #7
 8009ed8:	f023 0307 	bic.w	r3, r3, #7
 8009edc:	3308      	adds	r3, #8
 8009ede:	9303      	str	r3, [sp, #12]
 8009ee0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ee2:	4433      	add	r3, r6
 8009ee4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ee6:	e76a      	b.n	8009dbe <_svfiprintf_r+0x52>
 8009ee8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009eec:	460c      	mov	r4, r1
 8009eee:	2001      	movs	r0, #1
 8009ef0:	e7a8      	b.n	8009e44 <_svfiprintf_r+0xd8>
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	3401      	adds	r4, #1
 8009ef6:	9305      	str	r3, [sp, #20]
 8009ef8:	4619      	mov	r1, r3
 8009efa:	f04f 0c0a 	mov.w	ip, #10
 8009efe:	4620      	mov	r0, r4
 8009f00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f04:	3a30      	subs	r2, #48	@ 0x30
 8009f06:	2a09      	cmp	r2, #9
 8009f08:	d903      	bls.n	8009f12 <_svfiprintf_r+0x1a6>
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d0c6      	beq.n	8009e9c <_svfiprintf_r+0x130>
 8009f0e:	9105      	str	r1, [sp, #20]
 8009f10:	e7c4      	b.n	8009e9c <_svfiprintf_r+0x130>
 8009f12:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f16:	4604      	mov	r4, r0
 8009f18:	2301      	movs	r3, #1
 8009f1a:	e7f0      	b.n	8009efe <_svfiprintf_r+0x192>
 8009f1c:	ab03      	add	r3, sp, #12
 8009f1e:	9300      	str	r3, [sp, #0]
 8009f20:	462a      	mov	r2, r5
 8009f22:	4b0e      	ldr	r3, [pc, #56]	@ (8009f5c <_svfiprintf_r+0x1f0>)
 8009f24:	a904      	add	r1, sp, #16
 8009f26:	4638      	mov	r0, r7
 8009f28:	f7fd fe1e 	bl	8007b68 <_printf_float>
 8009f2c:	1c42      	adds	r2, r0, #1
 8009f2e:	4606      	mov	r6, r0
 8009f30:	d1d6      	bne.n	8009ee0 <_svfiprintf_r+0x174>
 8009f32:	89ab      	ldrh	r3, [r5, #12]
 8009f34:	065b      	lsls	r3, r3, #25
 8009f36:	f53f af2d 	bmi.w	8009d94 <_svfiprintf_r+0x28>
 8009f3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f3c:	e72c      	b.n	8009d98 <_svfiprintf_r+0x2c>
 8009f3e:	ab03      	add	r3, sp, #12
 8009f40:	9300      	str	r3, [sp, #0]
 8009f42:	462a      	mov	r2, r5
 8009f44:	4b05      	ldr	r3, [pc, #20]	@ (8009f5c <_svfiprintf_r+0x1f0>)
 8009f46:	a904      	add	r1, sp, #16
 8009f48:	4638      	mov	r0, r7
 8009f4a:	f7fe f8a5 	bl	8008098 <_printf_i>
 8009f4e:	e7ed      	b.n	8009f2c <_svfiprintf_r+0x1c0>
 8009f50:	0800ac40 	.word	0x0800ac40
 8009f54:	0800ac4a 	.word	0x0800ac4a
 8009f58:	08007b69 	.word	0x08007b69
 8009f5c:	08009cb5 	.word	0x08009cb5
 8009f60:	0800ac46 	.word	0x0800ac46

08009f64 <__sflush_r>:
 8009f64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f6c:	0716      	lsls	r6, r2, #28
 8009f6e:	4605      	mov	r5, r0
 8009f70:	460c      	mov	r4, r1
 8009f72:	d454      	bmi.n	800a01e <__sflush_r+0xba>
 8009f74:	684b      	ldr	r3, [r1, #4]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	dc02      	bgt.n	8009f80 <__sflush_r+0x1c>
 8009f7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	dd48      	ble.n	800a012 <__sflush_r+0xae>
 8009f80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f82:	2e00      	cmp	r6, #0
 8009f84:	d045      	beq.n	800a012 <__sflush_r+0xae>
 8009f86:	2300      	movs	r3, #0
 8009f88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f8c:	682f      	ldr	r7, [r5, #0]
 8009f8e:	6a21      	ldr	r1, [r4, #32]
 8009f90:	602b      	str	r3, [r5, #0]
 8009f92:	d030      	beq.n	8009ff6 <__sflush_r+0x92>
 8009f94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f96:	89a3      	ldrh	r3, [r4, #12]
 8009f98:	0759      	lsls	r1, r3, #29
 8009f9a:	d505      	bpl.n	8009fa8 <__sflush_r+0x44>
 8009f9c:	6863      	ldr	r3, [r4, #4]
 8009f9e:	1ad2      	subs	r2, r2, r3
 8009fa0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009fa2:	b10b      	cbz	r3, 8009fa8 <__sflush_r+0x44>
 8009fa4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009fa6:	1ad2      	subs	r2, r2, r3
 8009fa8:	2300      	movs	r3, #0
 8009faa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fac:	6a21      	ldr	r1, [r4, #32]
 8009fae:	4628      	mov	r0, r5
 8009fb0:	47b0      	blx	r6
 8009fb2:	1c43      	adds	r3, r0, #1
 8009fb4:	89a3      	ldrh	r3, [r4, #12]
 8009fb6:	d106      	bne.n	8009fc6 <__sflush_r+0x62>
 8009fb8:	6829      	ldr	r1, [r5, #0]
 8009fba:	291d      	cmp	r1, #29
 8009fbc:	d82b      	bhi.n	800a016 <__sflush_r+0xb2>
 8009fbe:	4a2a      	ldr	r2, [pc, #168]	@ (800a068 <__sflush_r+0x104>)
 8009fc0:	410a      	asrs	r2, r1
 8009fc2:	07d6      	lsls	r6, r2, #31
 8009fc4:	d427      	bmi.n	800a016 <__sflush_r+0xb2>
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	6062      	str	r2, [r4, #4]
 8009fca:	04d9      	lsls	r1, r3, #19
 8009fcc:	6922      	ldr	r2, [r4, #16]
 8009fce:	6022      	str	r2, [r4, #0]
 8009fd0:	d504      	bpl.n	8009fdc <__sflush_r+0x78>
 8009fd2:	1c42      	adds	r2, r0, #1
 8009fd4:	d101      	bne.n	8009fda <__sflush_r+0x76>
 8009fd6:	682b      	ldr	r3, [r5, #0]
 8009fd8:	b903      	cbnz	r3, 8009fdc <__sflush_r+0x78>
 8009fda:	6560      	str	r0, [r4, #84]	@ 0x54
 8009fdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fde:	602f      	str	r7, [r5, #0]
 8009fe0:	b1b9      	cbz	r1, 800a012 <__sflush_r+0xae>
 8009fe2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fe6:	4299      	cmp	r1, r3
 8009fe8:	d002      	beq.n	8009ff0 <__sflush_r+0x8c>
 8009fea:	4628      	mov	r0, r5
 8009fec:	f7ff f9e0 	bl	80093b0 <_free_r>
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ff4:	e00d      	b.n	800a012 <__sflush_r+0xae>
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	47b0      	blx	r6
 8009ffc:	4602      	mov	r2, r0
 8009ffe:	1c50      	adds	r0, r2, #1
 800a000:	d1c9      	bne.n	8009f96 <__sflush_r+0x32>
 800a002:	682b      	ldr	r3, [r5, #0]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d0c6      	beq.n	8009f96 <__sflush_r+0x32>
 800a008:	2b1d      	cmp	r3, #29
 800a00a:	d001      	beq.n	800a010 <__sflush_r+0xac>
 800a00c:	2b16      	cmp	r3, #22
 800a00e:	d11e      	bne.n	800a04e <__sflush_r+0xea>
 800a010:	602f      	str	r7, [r5, #0]
 800a012:	2000      	movs	r0, #0
 800a014:	e022      	b.n	800a05c <__sflush_r+0xf8>
 800a016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a01a:	b21b      	sxth	r3, r3
 800a01c:	e01b      	b.n	800a056 <__sflush_r+0xf2>
 800a01e:	690f      	ldr	r7, [r1, #16]
 800a020:	2f00      	cmp	r7, #0
 800a022:	d0f6      	beq.n	800a012 <__sflush_r+0xae>
 800a024:	0793      	lsls	r3, r2, #30
 800a026:	680e      	ldr	r6, [r1, #0]
 800a028:	bf08      	it	eq
 800a02a:	694b      	ldreq	r3, [r1, #20]
 800a02c:	600f      	str	r7, [r1, #0]
 800a02e:	bf18      	it	ne
 800a030:	2300      	movne	r3, #0
 800a032:	eba6 0807 	sub.w	r8, r6, r7
 800a036:	608b      	str	r3, [r1, #8]
 800a038:	f1b8 0f00 	cmp.w	r8, #0
 800a03c:	dde9      	ble.n	800a012 <__sflush_r+0xae>
 800a03e:	6a21      	ldr	r1, [r4, #32]
 800a040:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a042:	4643      	mov	r3, r8
 800a044:	463a      	mov	r2, r7
 800a046:	4628      	mov	r0, r5
 800a048:	47b0      	blx	r6
 800a04a:	2800      	cmp	r0, #0
 800a04c:	dc08      	bgt.n	800a060 <__sflush_r+0xfc>
 800a04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a056:	81a3      	strh	r3, [r4, #12]
 800a058:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a05c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a060:	4407      	add	r7, r0
 800a062:	eba8 0800 	sub.w	r8, r8, r0
 800a066:	e7e7      	b.n	800a038 <__sflush_r+0xd4>
 800a068:	dfbffffe 	.word	0xdfbffffe

0800a06c <_fflush_r>:
 800a06c:	b538      	push	{r3, r4, r5, lr}
 800a06e:	690b      	ldr	r3, [r1, #16]
 800a070:	4605      	mov	r5, r0
 800a072:	460c      	mov	r4, r1
 800a074:	b913      	cbnz	r3, 800a07c <_fflush_r+0x10>
 800a076:	2500      	movs	r5, #0
 800a078:	4628      	mov	r0, r5
 800a07a:	bd38      	pop	{r3, r4, r5, pc}
 800a07c:	b118      	cbz	r0, 800a086 <_fflush_r+0x1a>
 800a07e:	6a03      	ldr	r3, [r0, #32]
 800a080:	b90b      	cbnz	r3, 800a086 <_fflush_r+0x1a>
 800a082:	f7fe f9b5 	bl	80083f0 <__sinit>
 800a086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d0f3      	beq.n	800a076 <_fflush_r+0xa>
 800a08e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a090:	07d0      	lsls	r0, r2, #31
 800a092:	d404      	bmi.n	800a09e <_fflush_r+0x32>
 800a094:	0599      	lsls	r1, r3, #22
 800a096:	d402      	bmi.n	800a09e <_fflush_r+0x32>
 800a098:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a09a:	f7fe fb2a 	bl	80086f2 <__retarget_lock_acquire_recursive>
 800a09e:	4628      	mov	r0, r5
 800a0a0:	4621      	mov	r1, r4
 800a0a2:	f7ff ff5f 	bl	8009f64 <__sflush_r>
 800a0a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0a8:	07da      	lsls	r2, r3, #31
 800a0aa:	4605      	mov	r5, r0
 800a0ac:	d4e4      	bmi.n	800a078 <_fflush_r+0xc>
 800a0ae:	89a3      	ldrh	r3, [r4, #12]
 800a0b0:	059b      	lsls	r3, r3, #22
 800a0b2:	d4e1      	bmi.n	800a078 <_fflush_r+0xc>
 800a0b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0b6:	f7fe fb1d 	bl	80086f4 <__retarget_lock_release_recursive>
 800a0ba:	e7dd      	b.n	800a078 <_fflush_r+0xc>

0800a0bc <memmove>:
 800a0bc:	4288      	cmp	r0, r1
 800a0be:	b510      	push	{r4, lr}
 800a0c0:	eb01 0402 	add.w	r4, r1, r2
 800a0c4:	d902      	bls.n	800a0cc <memmove+0x10>
 800a0c6:	4284      	cmp	r4, r0
 800a0c8:	4623      	mov	r3, r4
 800a0ca:	d807      	bhi.n	800a0dc <memmove+0x20>
 800a0cc:	1e43      	subs	r3, r0, #1
 800a0ce:	42a1      	cmp	r1, r4
 800a0d0:	d008      	beq.n	800a0e4 <memmove+0x28>
 800a0d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a0da:	e7f8      	b.n	800a0ce <memmove+0x12>
 800a0dc:	4402      	add	r2, r0
 800a0de:	4601      	mov	r1, r0
 800a0e0:	428a      	cmp	r2, r1
 800a0e2:	d100      	bne.n	800a0e6 <memmove+0x2a>
 800a0e4:	bd10      	pop	{r4, pc}
 800a0e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0ee:	e7f7      	b.n	800a0e0 <memmove+0x24>

0800a0f0 <_sbrk_r>:
 800a0f0:	b538      	push	{r3, r4, r5, lr}
 800a0f2:	4d06      	ldr	r5, [pc, #24]	@ (800a10c <_sbrk_r+0x1c>)
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	4604      	mov	r4, r0
 800a0f8:	4608      	mov	r0, r1
 800a0fa:	602b      	str	r3, [r5, #0]
 800a0fc:	f7f7 fcc2 	bl	8001a84 <_sbrk>
 800a100:	1c43      	adds	r3, r0, #1
 800a102:	d102      	bne.n	800a10a <_sbrk_r+0x1a>
 800a104:	682b      	ldr	r3, [r5, #0]
 800a106:	b103      	cbz	r3, 800a10a <_sbrk_r+0x1a>
 800a108:	6023      	str	r3, [r4, #0]
 800a10a:	bd38      	pop	{r3, r4, r5, pc}
 800a10c:	20005198 	.word	0x20005198

0800a110 <__assert_func>:
 800a110:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a112:	4614      	mov	r4, r2
 800a114:	461a      	mov	r2, r3
 800a116:	4b09      	ldr	r3, [pc, #36]	@ (800a13c <__assert_func+0x2c>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4605      	mov	r5, r0
 800a11c:	68d8      	ldr	r0, [r3, #12]
 800a11e:	b954      	cbnz	r4, 800a136 <__assert_func+0x26>
 800a120:	4b07      	ldr	r3, [pc, #28]	@ (800a140 <__assert_func+0x30>)
 800a122:	461c      	mov	r4, r3
 800a124:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a128:	9100      	str	r1, [sp, #0]
 800a12a:	462b      	mov	r3, r5
 800a12c:	4905      	ldr	r1, [pc, #20]	@ (800a144 <__assert_func+0x34>)
 800a12e:	f000 f86f 	bl	800a210 <fiprintf>
 800a132:	f000 f87f 	bl	800a234 <abort>
 800a136:	4b04      	ldr	r3, [pc, #16]	@ (800a148 <__assert_func+0x38>)
 800a138:	e7f4      	b.n	800a124 <__assert_func+0x14>
 800a13a:	bf00      	nop
 800a13c:	2000001c 	.word	0x2000001c
 800a140:	0800ac96 	.word	0x0800ac96
 800a144:	0800ac68 	.word	0x0800ac68
 800a148:	0800ac5b 	.word	0x0800ac5b

0800a14c <_calloc_r>:
 800a14c:	b570      	push	{r4, r5, r6, lr}
 800a14e:	fba1 5402 	umull	r5, r4, r1, r2
 800a152:	b93c      	cbnz	r4, 800a164 <_calloc_r+0x18>
 800a154:	4629      	mov	r1, r5
 800a156:	f7ff f99f 	bl	8009498 <_malloc_r>
 800a15a:	4606      	mov	r6, r0
 800a15c:	b928      	cbnz	r0, 800a16a <_calloc_r+0x1e>
 800a15e:	2600      	movs	r6, #0
 800a160:	4630      	mov	r0, r6
 800a162:	bd70      	pop	{r4, r5, r6, pc}
 800a164:	220c      	movs	r2, #12
 800a166:	6002      	str	r2, [r0, #0]
 800a168:	e7f9      	b.n	800a15e <_calloc_r+0x12>
 800a16a:	462a      	mov	r2, r5
 800a16c:	4621      	mov	r1, r4
 800a16e:	f7fe f9ec 	bl	800854a <memset>
 800a172:	e7f5      	b.n	800a160 <_calloc_r+0x14>

0800a174 <__ascii_mbtowc>:
 800a174:	b082      	sub	sp, #8
 800a176:	b901      	cbnz	r1, 800a17a <__ascii_mbtowc+0x6>
 800a178:	a901      	add	r1, sp, #4
 800a17a:	b142      	cbz	r2, 800a18e <__ascii_mbtowc+0x1a>
 800a17c:	b14b      	cbz	r3, 800a192 <__ascii_mbtowc+0x1e>
 800a17e:	7813      	ldrb	r3, [r2, #0]
 800a180:	600b      	str	r3, [r1, #0]
 800a182:	7812      	ldrb	r2, [r2, #0]
 800a184:	1e10      	subs	r0, r2, #0
 800a186:	bf18      	it	ne
 800a188:	2001      	movne	r0, #1
 800a18a:	b002      	add	sp, #8
 800a18c:	4770      	bx	lr
 800a18e:	4610      	mov	r0, r2
 800a190:	e7fb      	b.n	800a18a <__ascii_mbtowc+0x16>
 800a192:	f06f 0001 	mvn.w	r0, #1
 800a196:	e7f8      	b.n	800a18a <__ascii_mbtowc+0x16>

0800a198 <_realloc_r>:
 800a198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a19c:	4680      	mov	r8, r0
 800a19e:	4615      	mov	r5, r2
 800a1a0:	460c      	mov	r4, r1
 800a1a2:	b921      	cbnz	r1, 800a1ae <_realloc_r+0x16>
 800a1a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1a8:	4611      	mov	r1, r2
 800a1aa:	f7ff b975 	b.w	8009498 <_malloc_r>
 800a1ae:	b92a      	cbnz	r2, 800a1bc <_realloc_r+0x24>
 800a1b0:	f7ff f8fe 	bl	80093b0 <_free_r>
 800a1b4:	2400      	movs	r4, #0
 800a1b6:	4620      	mov	r0, r4
 800a1b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1bc:	f000 f841 	bl	800a242 <_malloc_usable_size_r>
 800a1c0:	4285      	cmp	r5, r0
 800a1c2:	4606      	mov	r6, r0
 800a1c4:	d802      	bhi.n	800a1cc <_realloc_r+0x34>
 800a1c6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a1ca:	d8f4      	bhi.n	800a1b6 <_realloc_r+0x1e>
 800a1cc:	4629      	mov	r1, r5
 800a1ce:	4640      	mov	r0, r8
 800a1d0:	f7ff f962 	bl	8009498 <_malloc_r>
 800a1d4:	4607      	mov	r7, r0
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	d0ec      	beq.n	800a1b4 <_realloc_r+0x1c>
 800a1da:	42b5      	cmp	r5, r6
 800a1dc:	462a      	mov	r2, r5
 800a1de:	4621      	mov	r1, r4
 800a1e0:	bf28      	it	cs
 800a1e2:	4632      	movcs	r2, r6
 800a1e4:	f7fe fa87 	bl	80086f6 <memcpy>
 800a1e8:	4621      	mov	r1, r4
 800a1ea:	4640      	mov	r0, r8
 800a1ec:	f7ff f8e0 	bl	80093b0 <_free_r>
 800a1f0:	463c      	mov	r4, r7
 800a1f2:	e7e0      	b.n	800a1b6 <_realloc_r+0x1e>

0800a1f4 <__ascii_wctomb>:
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	4608      	mov	r0, r1
 800a1f8:	b141      	cbz	r1, 800a20c <__ascii_wctomb+0x18>
 800a1fa:	2aff      	cmp	r2, #255	@ 0xff
 800a1fc:	d904      	bls.n	800a208 <__ascii_wctomb+0x14>
 800a1fe:	228a      	movs	r2, #138	@ 0x8a
 800a200:	601a      	str	r2, [r3, #0]
 800a202:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a206:	4770      	bx	lr
 800a208:	700a      	strb	r2, [r1, #0]
 800a20a:	2001      	movs	r0, #1
 800a20c:	4770      	bx	lr
	...

0800a210 <fiprintf>:
 800a210:	b40e      	push	{r1, r2, r3}
 800a212:	b503      	push	{r0, r1, lr}
 800a214:	4601      	mov	r1, r0
 800a216:	ab03      	add	r3, sp, #12
 800a218:	4805      	ldr	r0, [pc, #20]	@ (800a230 <fiprintf+0x20>)
 800a21a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a21e:	6800      	ldr	r0, [r0, #0]
 800a220:	9301      	str	r3, [sp, #4]
 800a222:	f000 f83f 	bl	800a2a4 <_vfiprintf_r>
 800a226:	b002      	add	sp, #8
 800a228:	f85d eb04 	ldr.w	lr, [sp], #4
 800a22c:	b003      	add	sp, #12
 800a22e:	4770      	bx	lr
 800a230:	2000001c 	.word	0x2000001c

0800a234 <abort>:
 800a234:	b508      	push	{r3, lr}
 800a236:	2006      	movs	r0, #6
 800a238:	f000 fa08 	bl	800a64c <raise>
 800a23c:	2001      	movs	r0, #1
 800a23e:	f7f7 fba9 	bl	8001994 <_exit>

0800a242 <_malloc_usable_size_r>:
 800a242:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a246:	1f18      	subs	r0, r3, #4
 800a248:	2b00      	cmp	r3, #0
 800a24a:	bfbc      	itt	lt
 800a24c:	580b      	ldrlt	r3, [r1, r0]
 800a24e:	18c0      	addlt	r0, r0, r3
 800a250:	4770      	bx	lr

0800a252 <__sfputc_r>:
 800a252:	6893      	ldr	r3, [r2, #8]
 800a254:	3b01      	subs	r3, #1
 800a256:	2b00      	cmp	r3, #0
 800a258:	b410      	push	{r4}
 800a25a:	6093      	str	r3, [r2, #8]
 800a25c:	da08      	bge.n	800a270 <__sfputc_r+0x1e>
 800a25e:	6994      	ldr	r4, [r2, #24]
 800a260:	42a3      	cmp	r3, r4
 800a262:	db01      	blt.n	800a268 <__sfputc_r+0x16>
 800a264:	290a      	cmp	r1, #10
 800a266:	d103      	bne.n	800a270 <__sfputc_r+0x1e>
 800a268:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a26c:	f000 b932 	b.w	800a4d4 <__swbuf_r>
 800a270:	6813      	ldr	r3, [r2, #0]
 800a272:	1c58      	adds	r0, r3, #1
 800a274:	6010      	str	r0, [r2, #0]
 800a276:	7019      	strb	r1, [r3, #0]
 800a278:	4608      	mov	r0, r1
 800a27a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <__sfputs_r>:
 800a280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a282:	4606      	mov	r6, r0
 800a284:	460f      	mov	r7, r1
 800a286:	4614      	mov	r4, r2
 800a288:	18d5      	adds	r5, r2, r3
 800a28a:	42ac      	cmp	r4, r5
 800a28c:	d101      	bne.n	800a292 <__sfputs_r+0x12>
 800a28e:	2000      	movs	r0, #0
 800a290:	e007      	b.n	800a2a2 <__sfputs_r+0x22>
 800a292:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a296:	463a      	mov	r2, r7
 800a298:	4630      	mov	r0, r6
 800a29a:	f7ff ffda 	bl	800a252 <__sfputc_r>
 800a29e:	1c43      	adds	r3, r0, #1
 800a2a0:	d1f3      	bne.n	800a28a <__sfputs_r+0xa>
 800a2a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a2a4 <_vfiprintf_r>:
 800a2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a8:	460d      	mov	r5, r1
 800a2aa:	b09d      	sub	sp, #116	@ 0x74
 800a2ac:	4614      	mov	r4, r2
 800a2ae:	4698      	mov	r8, r3
 800a2b0:	4606      	mov	r6, r0
 800a2b2:	b118      	cbz	r0, 800a2bc <_vfiprintf_r+0x18>
 800a2b4:	6a03      	ldr	r3, [r0, #32]
 800a2b6:	b90b      	cbnz	r3, 800a2bc <_vfiprintf_r+0x18>
 800a2b8:	f7fe f89a 	bl	80083f0 <__sinit>
 800a2bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2be:	07d9      	lsls	r1, r3, #31
 800a2c0:	d405      	bmi.n	800a2ce <_vfiprintf_r+0x2a>
 800a2c2:	89ab      	ldrh	r3, [r5, #12]
 800a2c4:	059a      	lsls	r2, r3, #22
 800a2c6:	d402      	bmi.n	800a2ce <_vfiprintf_r+0x2a>
 800a2c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2ca:	f7fe fa12 	bl	80086f2 <__retarget_lock_acquire_recursive>
 800a2ce:	89ab      	ldrh	r3, [r5, #12]
 800a2d0:	071b      	lsls	r3, r3, #28
 800a2d2:	d501      	bpl.n	800a2d8 <_vfiprintf_r+0x34>
 800a2d4:	692b      	ldr	r3, [r5, #16]
 800a2d6:	b99b      	cbnz	r3, 800a300 <_vfiprintf_r+0x5c>
 800a2d8:	4629      	mov	r1, r5
 800a2da:	4630      	mov	r0, r6
 800a2dc:	f000 f938 	bl	800a550 <__swsetup_r>
 800a2e0:	b170      	cbz	r0, 800a300 <_vfiprintf_r+0x5c>
 800a2e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2e4:	07dc      	lsls	r4, r3, #31
 800a2e6:	d504      	bpl.n	800a2f2 <_vfiprintf_r+0x4e>
 800a2e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a2ec:	b01d      	add	sp, #116	@ 0x74
 800a2ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2f2:	89ab      	ldrh	r3, [r5, #12]
 800a2f4:	0598      	lsls	r0, r3, #22
 800a2f6:	d4f7      	bmi.n	800a2e8 <_vfiprintf_r+0x44>
 800a2f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2fa:	f7fe f9fb 	bl	80086f4 <__retarget_lock_release_recursive>
 800a2fe:	e7f3      	b.n	800a2e8 <_vfiprintf_r+0x44>
 800a300:	2300      	movs	r3, #0
 800a302:	9309      	str	r3, [sp, #36]	@ 0x24
 800a304:	2320      	movs	r3, #32
 800a306:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a30a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a30e:	2330      	movs	r3, #48	@ 0x30
 800a310:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a4c0 <_vfiprintf_r+0x21c>
 800a314:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a318:	f04f 0901 	mov.w	r9, #1
 800a31c:	4623      	mov	r3, r4
 800a31e:	469a      	mov	sl, r3
 800a320:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a324:	b10a      	cbz	r2, 800a32a <_vfiprintf_r+0x86>
 800a326:	2a25      	cmp	r2, #37	@ 0x25
 800a328:	d1f9      	bne.n	800a31e <_vfiprintf_r+0x7a>
 800a32a:	ebba 0b04 	subs.w	fp, sl, r4
 800a32e:	d00b      	beq.n	800a348 <_vfiprintf_r+0xa4>
 800a330:	465b      	mov	r3, fp
 800a332:	4622      	mov	r2, r4
 800a334:	4629      	mov	r1, r5
 800a336:	4630      	mov	r0, r6
 800a338:	f7ff ffa2 	bl	800a280 <__sfputs_r>
 800a33c:	3001      	adds	r0, #1
 800a33e:	f000 80a7 	beq.w	800a490 <_vfiprintf_r+0x1ec>
 800a342:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a344:	445a      	add	r2, fp
 800a346:	9209      	str	r2, [sp, #36]	@ 0x24
 800a348:	f89a 3000 	ldrb.w	r3, [sl]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	f000 809f 	beq.w	800a490 <_vfiprintf_r+0x1ec>
 800a352:	2300      	movs	r3, #0
 800a354:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a358:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a35c:	f10a 0a01 	add.w	sl, sl, #1
 800a360:	9304      	str	r3, [sp, #16]
 800a362:	9307      	str	r3, [sp, #28]
 800a364:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a368:	931a      	str	r3, [sp, #104]	@ 0x68
 800a36a:	4654      	mov	r4, sl
 800a36c:	2205      	movs	r2, #5
 800a36e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a372:	4853      	ldr	r0, [pc, #332]	@ (800a4c0 <_vfiprintf_r+0x21c>)
 800a374:	f7f5 ff4c 	bl	8000210 <memchr>
 800a378:	9a04      	ldr	r2, [sp, #16]
 800a37a:	b9d8      	cbnz	r0, 800a3b4 <_vfiprintf_r+0x110>
 800a37c:	06d1      	lsls	r1, r2, #27
 800a37e:	bf44      	itt	mi
 800a380:	2320      	movmi	r3, #32
 800a382:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a386:	0713      	lsls	r3, r2, #28
 800a388:	bf44      	itt	mi
 800a38a:	232b      	movmi	r3, #43	@ 0x2b
 800a38c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a390:	f89a 3000 	ldrb.w	r3, [sl]
 800a394:	2b2a      	cmp	r3, #42	@ 0x2a
 800a396:	d015      	beq.n	800a3c4 <_vfiprintf_r+0x120>
 800a398:	9a07      	ldr	r2, [sp, #28]
 800a39a:	4654      	mov	r4, sl
 800a39c:	2000      	movs	r0, #0
 800a39e:	f04f 0c0a 	mov.w	ip, #10
 800a3a2:	4621      	mov	r1, r4
 800a3a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3a8:	3b30      	subs	r3, #48	@ 0x30
 800a3aa:	2b09      	cmp	r3, #9
 800a3ac:	d94b      	bls.n	800a446 <_vfiprintf_r+0x1a2>
 800a3ae:	b1b0      	cbz	r0, 800a3de <_vfiprintf_r+0x13a>
 800a3b0:	9207      	str	r2, [sp, #28]
 800a3b2:	e014      	b.n	800a3de <_vfiprintf_r+0x13a>
 800a3b4:	eba0 0308 	sub.w	r3, r0, r8
 800a3b8:	fa09 f303 	lsl.w	r3, r9, r3
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	9304      	str	r3, [sp, #16]
 800a3c0:	46a2      	mov	sl, r4
 800a3c2:	e7d2      	b.n	800a36a <_vfiprintf_r+0xc6>
 800a3c4:	9b03      	ldr	r3, [sp, #12]
 800a3c6:	1d19      	adds	r1, r3, #4
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	9103      	str	r1, [sp, #12]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	bfbb      	ittet	lt
 800a3d0:	425b      	neglt	r3, r3
 800a3d2:	f042 0202 	orrlt.w	r2, r2, #2
 800a3d6:	9307      	strge	r3, [sp, #28]
 800a3d8:	9307      	strlt	r3, [sp, #28]
 800a3da:	bfb8      	it	lt
 800a3dc:	9204      	strlt	r2, [sp, #16]
 800a3de:	7823      	ldrb	r3, [r4, #0]
 800a3e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3e2:	d10a      	bne.n	800a3fa <_vfiprintf_r+0x156>
 800a3e4:	7863      	ldrb	r3, [r4, #1]
 800a3e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3e8:	d132      	bne.n	800a450 <_vfiprintf_r+0x1ac>
 800a3ea:	9b03      	ldr	r3, [sp, #12]
 800a3ec:	1d1a      	adds	r2, r3, #4
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	9203      	str	r2, [sp, #12]
 800a3f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3f6:	3402      	adds	r4, #2
 800a3f8:	9305      	str	r3, [sp, #20]
 800a3fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a4d0 <_vfiprintf_r+0x22c>
 800a3fe:	7821      	ldrb	r1, [r4, #0]
 800a400:	2203      	movs	r2, #3
 800a402:	4650      	mov	r0, sl
 800a404:	f7f5 ff04 	bl	8000210 <memchr>
 800a408:	b138      	cbz	r0, 800a41a <_vfiprintf_r+0x176>
 800a40a:	9b04      	ldr	r3, [sp, #16]
 800a40c:	eba0 000a 	sub.w	r0, r0, sl
 800a410:	2240      	movs	r2, #64	@ 0x40
 800a412:	4082      	lsls	r2, r0
 800a414:	4313      	orrs	r3, r2
 800a416:	3401      	adds	r4, #1
 800a418:	9304      	str	r3, [sp, #16]
 800a41a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a41e:	4829      	ldr	r0, [pc, #164]	@ (800a4c4 <_vfiprintf_r+0x220>)
 800a420:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a424:	2206      	movs	r2, #6
 800a426:	f7f5 fef3 	bl	8000210 <memchr>
 800a42a:	2800      	cmp	r0, #0
 800a42c:	d03f      	beq.n	800a4ae <_vfiprintf_r+0x20a>
 800a42e:	4b26      	ldr	r3, [pc, #152]	@ (800a4c8 <_vfiprintf_r+0x224>)
 800a430:	bb1b      	cbnz	r3, 800a47a <_vfiprintf_r+0x1d6>
 800a432:	9b03      	ldr	r3, [sp, #12]
 800a434:	3307      	adds	r3, #7
 800a436:	f023 0307 	bic.w	r3, r3, #7
 800a43a:	3308      	adds	r3, #8
 800a43c:	9303      	str	r3, [sp, #12]
 800a43e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a440:	443b      	add	r3, r7
 800a442:	9309      	str	r3, [sp, #36]	@ 0x24
 800a444:	e76a      	b.n	800a31c <_vfiprintf_r+0x78>
 800a446:	fb0c 3202 	mla	r2, ip, r2, r3
 800a44a:	460c      	mov	r4, r1
 800a44c:	2001      	movs	r0, #1
 800a44e:	e7a8      	b.n	800a3a2 <_vfiprintf_r+0xfe>
 800a450:	2300      	movs	r3, #0
 800a452:	3401      	adds	r4, #1
 800a454:	9305      	str	r3, [sp, #20]
 800a456:	4619      	mov	r1, r3
 800a458:	f04f 0c0a 	mov.w	ip, #10
 800a45c:	4620      	mov	r0, r4
 800a45e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a462:	3a30      	subs	r2, #48	@ 0x30
 800a464:	2a09      	cmp	r2, #9
 800a466:	d903      	bls.n	800a470 <_vfiprintf_r+0x1cc>
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d0c6      	beq.n	800a3fa <_vfiprintf_r+0x156>
 800a46c:	9105      	str	r1, [sp, #20]
 800a46e:	e7c4      	b.n	800a3fa <_vfiprintf_r+0x156>
 800a470:	fb0c 2101 	mla	r1, ip, r1, r2
 800a474:	4604      	mov	r4, r0
 800a476:	2301      	movs	r3, #1
 800a478:	e7f0      	b.n	800a45c <_vfiprintf_r+0x1b8>
 800a47a:	ab03      	add	r3, sp, #12
 800a47c:	9300      	str	r3, [sp, #0]
 800a47e:	462a      	mov	r2, r5
 800a480:	4b12      	ldr	r3, [pc, #72]	@ (800a4cc <_vfiprintf_r+0x228>)
 800a482:	a904      	add	r1, sp, #16
 800a484:	4630      	mov	r0, r6
 800a486:	f7fd fb6f 	bl	8007b68 <_printf_float>
 800a48a:	4607      	mov	r7, r0
 800a48c:	1c78      	adds	r0, r7, #1
 800a48e:	d1d6      	bne.n	800a43e <_vfiprintf_r+0x19a>
 800a490:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a492:	07d9      	lsls	r1, r3, #31
 800a494:	d405      	bmi.n	800a4a2 <_vfiprintf_r+0x1fe>
 800a496:	89ab      	ldrh	r3, [r5, #12]
 800a498:	059a      	lsls	r2, r3, #22
 800a49a:	d402      	bmi.n	800a4a2 <_vfiprintf_r+0x1fe>
 800a49c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a49e:	f7fe f929 	bl	80086f4 <__retarget_lock_release_recursive>
 800a4a2:	89ab      	ldrh	r3, [r5, #12]
 800a4a4:	065b      	lsls	r3, r3, #25
 800a4a6:	f53f af1f 	bmi.w	800a2e8 <_vfiprintf_r+0x44>
 800a4aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a4ac:	e71e      	b.n	800a2ec <_vfiprintf_r+0x48>
 800a4ae:	ab03      	add	r3, sp, #12
 800a4b0:	9300      	str	r3, [sp, #0]
 800a4b2:	462a      	mov	r2, r5
 800a4b4:	4b05      	ldr	r3, [pc, #20]	@ (800a4cc <_vfiprintf_r+0x228>)
 800a4b6:	a904      	add	r1, sp, #16
 800a4b8:	4630      	mov	r0, r6
 800a4ba:	f7fd fded 	bl	8008098 <_printf_i>
 800a4be:	e7e4      	b.n	800a48a <_vfiprintf_r+0x1e6>
 800a4c0:	0800ac40 	.word	0x0800ac40
 800a4c4:	0800ac4a 	.word	0x0800ac4a
 800a4c8:	08007b69 	.word	0x08007b69
 800a4cc:	0800a281 	.word	0x0800a281
 800a4d0:	0800ac46 	.word	0x0800ac46

0800a4d4 <__swbuf_r>:
 800a4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4d6:	460e      	mov	r6, r1
 800a4d8:	4614      	mov	r4, r2
 800a4da:	4605      	mov	r5, r0
 800a4dc:	b118      	cbz	r0, 800a4e6 <__swbuf_r+0x12>
 800a4de:	6a03      	ldr	r3, [r0, #32]
 800a4e0:	b90b      	cbnz	r3, 800a4e6 <__swbuf_r+0x12>
 800a4e2:	f7fd ff85 	bl	80083f0 <__sinit>
 800a4e6:	69a3      	ldr	r3, [r4, #24]
 800a4e8:	60a3      	str	r3, [r4, #8]
 800a4ea:	89a3      	ldrh	r3, [r4, #12]
 800a4ec:	071a      	lsls	r2, r3, #28
 800a4ee:	d501      	bpl.n	800a4f4 <__swbuf_r+0x20>
 800a4f0:	6923      	ldr	r3, [r4, #16]
 800a4f2:	b943      	cbnz	r3, 800a506 <__swbuf_r+0x32>
 800a4f4:	4621      	mov	r1, r4
 800a4f6:	4628      	mov	r0, r5
 800a4f8:	f000 f82a 	bl	800a550 <__swsetup_r>
 800a4fc:	b118      	cbz	r0, 800a506 <__swbuf_r+0x32>
 800a4fe:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a502:	4638      	mov	r0, r7
 800a504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a506:	6823      	ldr	r3, [r4, #0]
 800a508:	6922      	ldr	r2, [r4, #16]
 800a50a:	1a98      	subs	r0, r3, r2
 800a50c:	6963      	ldr	r3, [r4, #20]
 800a50e:	b2f6      	uxtb	r6, r6
 800a510:	4283      	cmp	r3, r0
 800a512:	4637      	mov	r7, r6
 800a514:	dc05      	bgt.n	800a522 <__swbuf_r+0x4e>
 800a516:	4621      	mov	r1, r4
 800a518:	4628      	mov	r0, r5
 800a51a:	f7ff fda7 	bl	800a06c <_fflush_r>
 800a51e:	2800      	cmp	r0, #0
 800a520:	d1ed      	bne.n	800a4fe <__swbuf_r+0x2a>
 800a522:	68a3      	ldr	r3, [r4, #8]
 800a524:	3b01      	subs	r3, #1
 800a526:	60a3      	str	r3, [r4, #8]
 800a528:	6823      	ldr	r3, [r4, #0]
 800a52a:	1c5a      	adds	r2, r3, #1
 800a52c:	6022      	str	r2, [r4, #0]
 800a52e:	701e      	strb	r6, [r3, #0]
 800a530:	6962      	ldr	r2, [r4, #20]
 800a532:	1c43      	adds	r3, r0, #1
 800a534:	429a      	cmp	r2, r3
 800a536:	d004      	beq.n	800a542 <__swbuf_r+0x6e>
 800a538:	89a3      	ldrh	r3, [r4, #12]
 800a53a:	07db      	lsls	r3, r3, #31
 800a53c:	d5e1      	bpl.n	800a502 <__swbuf_r+0x2e>
 800a53e:	2e0a      	cmp	r6, #10
 800a540:	d1df      	bne.n	800a502 <__swbuf_r+0x2e>
 800a542:	4621      	mov	r1, r4
 800a544:	4628      	mov	r0, r5
 800a546:	f7ff fd91 	bl	800a06c <_fflush_r>
 800a54a:	2800      	cmp	r0, #0
 800a54c:	d0d9      	beq.n	800a502 <__swbuf_r+0x2e>
 800a54e:	e7d6      	b.n	800a4fe <__swbuf_r+0x2a>

0800a550 <__swsetup_r>:
 800a550:	b538      	push	{r3, r4, r5, lr}
 800a552:	4b29      	ldr	r3, [pc, #164]	@ (800a5f8 <__swsetup_r+0xa8>)
 800a554:	4605      	mov	r5, r0
 800a556:	6818      	ldr	r0, [r3, #0]
 800a558:	460c      	mov	r4, r1
 800a55a:	b118      	cbz	r0, 800a564 <__swsetup_r+0x14>
 800a55c:	6a03      	ldr	r3, [r0, #32]
 800a55e:	b90b      	cbnz	r3, 800a564 <__swsetup_r+0x14>
 800a560:	f7fd ff46 	bl	80083f0 <__sinit>
 800a564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a568:	0719      	lsls	r1, r3, #28
 800a56a:	d422      	bmi.n	800a5b2 <__swsetup_r+0x62>
 800a56c:	06da      	lsls	r2, r3, #27
 800a56e:	d407      	bmi.n	800a580 <__swsetup_r+0x30>
 800a570:	2209      	movs	r2, #9
 800a572:	602a      	str	r2, [r5, #0]
 800a574:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a578:	81a3      	strh	r3, [r4, #12]
 800a57a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a57e:	e033      	b.n	800a5e8 <__swsetup_r+0x98>
 800a580:	0758      	lsls	r0, r3, #29
 800a582:	d512      	bpl.n	800a5aa <__swsetup_r+0x5a>
 800a584:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a586:	b141      	cbz	r1, 800a59a <__swsetup_r+0x4a>
 800a588:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a58c:	4299      	cmp	r1, r3
 800a58e:	d002      	beq.n	800a596 <__swsetup_r+0x46>
 800a590:	4628      	mov	r0, r5
 800a592:	f7fe ff0d 	bl	80093b0 <_free_r>
 800a596:	2300      	movs	r3, #0
 800a598:	6363      	str	r3, [r4, #52]	@ 0x34
 800a59a:	89a3      	ldrh	r3, [r4, #12]
 800a59c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a5a0:	81a3      	strh	r3, [r4, #12]
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	6063      	str	r3, [r4, #4]
 800a5a6:	6923      	ldr	r3, [r4, #16]
 800a5a8:	6023      	str	r3, [r4, #0]
 800a5aa:	89a3      	ldrh	r3, [r4, #12]
 800a5ac:	f043 0308 	orr.w	r3, r3, #8
 800a5b0:	81a3      	strh	r3, [r4, #12]
 800a5b2:	6923      	ldr	r3, [r4, #16]
 800a5b4:	b94b      	cbnz	r3, 800a5ca <__swsetup_r+0x7a>
 800a5b6:	89a3      	ldrh	r3, [r4, #12]
 800a5b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a5bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5c0:	d003      	beq.n	800a5ca <__swsetup_r+0x7a>
 800a5c2:	4621      	mov	r1, r4
 800a5c4:	4628      	mov	r0, r5
 800a5c6:	f000 f883 	bl	800a6d0 <__smakebuf_r>
 800a5ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ce:	f013 0201 	ands.w	r2, r3, #1
 800a5d2:	d00a      	beq.n	800a5ea <__swsetup_r+0x9a>
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	60a2      	str	r2, [r4, #8]
 800a5d8:	6962      	ldr	r2, [r4, #20]
 800a5da:	4252      	negs	r2, r2
 800a5dc:	61a2      	str	r2, [r4, #24]
 800a5de:	6922      	ldr	r2, [r4, #16]
 800a5e0:	b942      	cbnz	r2, 800a5f4 <__swsetup_r+0xa4>
 800a5e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a5e6:	d1c5      	bne.n	800a574 <__swsetup_r+0x24>
 800a5e8:	bd38      	pop	{r3, r4, r5, pc}
 800a5ea:	0799      	lsls	r1, r3, #30
 800a5ec:	bf58      	it	pl
 800a5ee:	6962      	ldrpl	r2, [r4, #20]
 800a5f0:	60a2      	str	r2, [r4, #8]
 800a5f2:	e7f4      	b.n	800a5de <__swsetup_r+0x8e>
 800a5f4:	2000      	movs	r0, #0
 800a5f6:	e7f7      	b.n	800a5e8 <__swsetup_r+0x98>
 800a5f8:	2000001c 	.word	0x2000001c

0800a5fc <_raise_r>:
 800a5fc:	291f      	cmp	r1, #31
 800a5fe:	b538      	push	{r3, r4, r5, lr}
 800a600:	4605      	mov	r5, r0
 800a602:	460c      	mov	r4, r1
 800a604:	d904      	bls.n	800a610 <_raise_r+0x14>
 800a606:	2316      	movs	r3, #22
 800a608:	6003      	str	r3, [r0, #0]
 800a60a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a60e:	bd38      	pop	{r3, r4, r5, pc}
 800a610:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a612:	b112      	cbz	r2, 800a61a <_raise_r+0x1e>
 800a614:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a618:	b94b      	cbnz	r3, 800a62e <_raise_r+0x32>
 800a61a:	4628      	mov	r0, r5
 800a61c:	f000 f830 	bl	800a680 <_getpid_r>
 800a620:	4622      	mov	r2, r4
 800a622:	4601      	mov	r1, r0
 800a624:	4628      	mov	r0, r5
 800a626:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a62a:	f000 b817 	b.w	800a65c <_kill_r>
 800a62e:	2b01      	cmp	r3, #1
 800a630:	d00a      	beq.n	800a648 <_raise_r+0x4c>
 800a632:	1c59      	adds	r1, r3, #1
 800a634:	d103      	bne.n	800a63e <_raise_r+0x42>
 800a636:	2316      	movs	r3, #22
 800a638:	6003      	str	r3, [r0, #0]
 800a63a:	2001      	movs	r0, #1
 800a63c:	e7e7      	b.n	800a60e <_raise_r+0x12>
 800a63e:	2100      	movs	r1, #0
 800a640:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a644:	4620      	mov	r0, r4
 800a646:	4798      	blx	r3
 800a648:	2000      	movs	r0, #0
 800a64a:	e7e0      	b.n	800a60e <_raise_r+0x12>

0800a64c <raise>:
 800a64c:	4b02      	ldr	r3, [pc, #8]	@ (800a658 <raise+0xc>)
 800a64e:	4601      	mov	r1, r0
 800a650:	6818      	ldr	r0, [r3, #0]
 800a652:	f7ff bfd3 	b.w	800a5fc <_raise_r>
 800a656:	bf00      	nop
 800a658:	2000001c 	.word	0x2000001c

0800a65c <_kill_r>:
 800a65c:	b538      	push	{r3, r4, r5, lr}
 800a65e:	4d07      	ldr	r5, [pc, #28]	@ (800a67c <_kill_r+0x20>)
 800a660:	2300      	movs	r3, #0
 800a662:	4604      	mov	r4, r0
 800a664:	4608      	mov	r0, r1
 800a666:	4611      	mov	r1, r2
 800a668:	602b      	str	r3, [r5, #0]
 800a66a:	f7f7 f983 	bl	8001974 <_kill>
 800a66e:	1c43      	adds	r3, r0, #1
 800a670:	d102      	bne.n	800a678 <_kill_r+0x1c>
 800a672:	682b      	ldr	r3, [r5, #0]
 800a674:	b103      	cbz	r3, 800a678 <_kill_r+0x1c>
 800a676:	6023      	str	r3, [r4, #0]
 800a678:	bd38      	pop	{r3, r4, r5, pc}
 800a67a:	bf00      	nop
 800a67c:	20005198 	.word	0x20005198

0800a680 <_getpid_r>:
 800a680:	f7f7 b970 	b.w	8001964 <_getpid>

0800a684 <__swhatbuf_r>:
 800a684:	b570      	push	{r4, r5, r6, lr}
 800a686:	460c      	mov	r4, r1
 800a688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a68c:	2900      	cmp	r1, #0
 800a68e:	b096      	sub	sp, #88	@ 0x58
 800a690:	4615      	mov	r5, r2
 800a692:	461e      	mov	r6, r3
 800a694:	da0d      	bge.n	800a6b2 <__swhatbuf_r+0x2e>
 800a696:	89a3      	ldrh	r3, [r4, #12]
 800a698:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a69c:	f04f 0100 	mov.w	r1, #0
 800a6a0:	bf14      	ite	ne
 800a6a2:	2340      	movne	r3, #64	@ 0x40
 800a6a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a6a8:	2000      	movs	r0, #0
 800a6aa:	6031      	str	r1, [r6, #0]
 800a6ac:	602b      	str	r3, [r5, #0]
 800a6ae:	b016      	add	sp, #88	@ 0x58
 800a6b0:	bd70      	pop	{r4, r5, r6, pc}
 800a6b2:	466a      	mov	r2, sp
 800a6b4:	f000 f848 	bl	800a748 <_fstat_r>
 800a6b8:	2800      	cmp	r0, #0
 800a6ba:	dbec      	blt.n	800a696 <__swhatbuf_r+0x12>
 800a6bc:	9901      	ldr	r1, [sp, #4]
 800a6be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a6c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a6c6:	4259      	negs	r1, r3
 800a6c8:	4159      	adcs	r1, r3
 800a6ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a6ce:	e7eb      	b.n	800a6a8 <__swhatbuf_r+0x24>

0800a6d0 <__smakebuf_r>:
 800a6d0:	898b      	ldrh	r3, [r1, #12]
 800a6d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6d4:	079d      	lsls	r5, r3, #30
 800a6d6:	4606      	mov	r6, r0
 800a6d8:	460c      	mov	r4, r1
 800a6da:	d507      	bpl.n	800a6ec <__smakebuf_r+0x1c>
 800a6dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a6e0:	6023      	str	r3, [r4, #0]
 800a6e2:	6123      	str	r3, [r4, #16]
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	6163      	str	r3, [r4, #20]
 800a6e8:	b003      	add	sp, #12
 800a6ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6ec:	ab01      	add	r3, sp, #4
 800a6ee:	466a      	mov	r2, sp
 800a6f0:	f7ff ffc8 	bl	800a684 <__swhatbuf_r>
 800a6f4:	9f00      	ldr	r7, [sp, #0]
 800a6f6:	4605      	mov	r5, r0
 800a6f8:	4639      	mov	r1, r7
 800a6fa:	4630      	mov	r0, r6
 800a6fc:	f7fe fecc 	bl	8009498 <_malloc_r>
 800a700:	b948      	cbnz	r0, 800a716 <__smakebuf_r+0x46>
 800a702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a706:	059a      	lsls	r2, r3, #22
 800a708:	d4ee      	bmi.n	800a6e8 <__smakebuf_r+0x18>
 800a70a:	f023 0303 	bic.w	r3, r3, #3
 800a70e:	f043 0302 	orr.w	r3, r3, #2
 800a712:	81a3      	strh	r3, [r4, #12]
 800a714:	e7e2      	b.n	800a6dc <__smakebuf_r+0xc>
 800a716:	89a3      	ldrh	r3, [r4, #12]
 800a718:	6020      	str	r0, [r4, #0]
 800a71a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a71e:	81a3      	strh	r3, [r4, #12]
 800a720:	9b01      	ldr	r3, [sp, #4]
 800a722:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a726:	b15b      	cbz	r3, 800a740 <__smakebuf_r+0x70>
 800a728:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a72c:	4630      	mov	r0, r6
 800a72e:	f000 f81d 	bl	800a76c <_isatty_r>
 800a732:	b128      	cbz	r0, 800a740 <__smakebuf_r+0x70>
 800a734:	89a3      	ldrh	r3, [r4, #12]
 800a736:	f023 0303 	bic.w	r3, r3, #3
 800a73a:	f043 0301 	orr.w	r3, r3, #1
 800a73e:	81a3      	strh	r3, [r4, #12]
 800a740:	89a3      	ldrh	r3, [r4, #12]
 800a742:	431d      	orrs	r5, r3
 800a744:	81a5      	strh	r5, [r4, #12]
 800a746:	e7cf      	b.n	800a6e8 <__smakebuf_r+0x18>

0800a748 <_fstat_r>:
 800a748:	b538      	push	{r3, r4, r5, lr}
 800a74a:	4d07      	ldr	r5, [pc, #28]	@ (800a768 <_fstat_r+0x20>)
 800a74c:	2300      	movs	r3, #0
 800a74e:	4604      	mov	r4, r0
 800a750:	4608      	mov	r0, r1
 800a752:	4611      	mov	r1, r2
 800a754:	602b      	str	r3, [r5, #0]
 800a756:	f7f7 f96d 	bl	8001a34 <_fstat>
 800a75a:	1c43      	adds	r3, r0, #1
 800a75c:	d102      	bne.n	800a764 <_fstat_r+0x1c>
 800a75e:	682b      	ldr	r3, [r5, #0]
 800a760:	b103      	cbz	r3, 800a764 <_fstat_r+0x1c>
 800a762:	6023      	str	r3, [r4, #0]
 800a764:	bd38      	pop	{r3, r4, r5, pc}
 800a766:	bf00      	nop
 800a768:	20005198 	.word	0x20005198

0800a76c <_isatty_r>:
 800a76c:	b538      	push	{r3, r4, r5, lr}
 800a76e:	4d06      	ldr	r5, [pc, #24]	@ (800a788 <_isatty_r+0x1c>)
 800a770:	2300      	movs	r3, #0
 800a772:	4604      	mov	r4, r0
 800a774:	4608      	mov	r0, r1
 800a776:	602b      	str	r3, [r5, #0]
 800a778:	f7f7 f96c 	bl	8001a54 <_isatty>
 800a77c:	1c43      	adds	r3, r0, #1
 800a77e:	d102      	bne.n	800a786 <_isatty_r+0x1a>
 800a780:	682b      	ldr	r3, [r5, #0]
 800a782:	b103      	cbz	r3, 800a786 <_isatty_r+0x1a>
 800a784:	6023      	str	r3, [r4, #0]
 800a786:	bd38      	pop	{r3, r4, r5, pc}
 800a788:	20005198 	.word	0x20005198

0800a78c <_init>:
 800a78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a78e:	bf00      	nop
 800a790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a792:	bc08      	pop	{r3}
 800a794:	469e      	mov	lr, r3
 800a796:	4770      	bx	lr

0800a798 <_fini>:
 800a798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a79a:	bf00      	nop
 800a79c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a79e:	bc08      	pop	{r3}
 800a7a0:	469e      	mov	lr, r3
 800a7a2:	4770      	bx	lr
