EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:Lattice_iCE_FPGA
LIBS:xess
LIBS:xilinx6s
LIBS:xilinx6v
LIBS:xilinx7
LIBS:xilinxultra
LIBS:HydroPWNics_Lib
LIBS:OnHand-Components-Sym
LIBS:ZyncMV-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 6 8
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L MT41K128M8DA-107:J U?
U 1 1 587AE94B
P 4400 2350
F 0 "U?" H 4375 3447 60  0000 C CNN
F 1 "MT41K128M8DA-107:J" H 4375 3341 60  0000 C CNN
F 2 "PCB_Footprints:MT41K128M8DA_107_J" H 5825 4275 60  0001 C CNN
F 3 "http://www.micron.com/~/media/documents/products/data-sheet/dram/ddr3/1gb_1_35v_ddr3l.pdf" H 6025 4400 60  0001 C CNN
F 4 "3.20400 @ 250" H 4450 3325 60  0001 C CNN "Cost"
F 5 "7 Jan 2017" H 4475 3425 60  0001 C CNN "Date Created"
F 6 "7 Jan 2017" H 4575 3525 60  0001 C CNN "Date Modified"
F 7 "Adam Vadala-Roth" H 4675 3625 60  0001 C CNN "Designer"
F 8 "0.8mm" H 4775 3725 60  0001 C CNN "Height"
F 9 "Yes" H 4875 3825 60  0001 C CNN "RhoS?"
F 10 "Micron" H 4975 3925 60  0001 C CNN "MFR"
F 11 "MT41K128M8DA-107:J" H 5075 4025 60  0001 C CNN "MFR#"
F 12 "SMT/SMD" H 5175 4125 60  0001 C CNN "Mounting"
F 13 "78" H 5275 4225 60  0001 C CNN "Pin Count#"
F 14 "Active" H 5375 4325 60  0001 C CNN "Status"
F 15 "N/A" H 5475 4425 60  0001 C CNN "Tolerance"
F 16 "DDR3L SDRAM Module" H 5575 4525 60  0001 C CNN "Type"
F 17 "N/A" H 5675 4625 60  0001 C CNN "Voltage"
F 18 "N/A" H 5650 3950 60  0001 C CNN "Wattage"
F 19 "N/A" H 5750 4050 60  0001 C CNN "Component-Value"
F 20 "IC SDRAM 1GBIT 933MHZ 78FBGA" H 5850 4150 60  0001 C CNN "Description"
	1    4400 2350
	1    0    0    -1  
$EndComp
$Comp
L MT41K128M8DA-107:J U?
U 2 1 587AEA02
P 4250 5500
F 0 "U?" H 3850 6300 60  0000 C CNN
F 1 "MT41K128M8DA-107:J" H 4250 4350 60  0000 C CNN
F 2 "PCB_Footprints:MT41K128M8DA_107_J" H 5675 7425 60  0001 C CNN
F 3 "http://www.micron.com/~/media/documents/products/data-sheet/dram/ddr3/1gb_1_35v_ddr3l.pdf" H 5875 7550 60  0001 C CNN
F 4 "3.20400 @ 250" H 4300 6475 60  0001 C CNN "Cost"
F 5 "7 Jan 2017" H 4325 6575 60  0001 C CNN "Date Created"
F 6 "7 Jan 2017" H 4425 6675 60  0001 C CNN "Date Modified"
F 7 "Adam Vadala-Roth" H 4525 6775 60  0001 C CNN "Designer"
F 8 "0.8mm" H 4625 6875 60  0001 C CNN "Height"
F 9 "Yes" H 4725 6975 60  0001 C CNN "RhoS?"
F 10 "Micron" H 4825 7075 60  0001 C CNN "MFR"
F 11 "MT41K128M8DA-107:J" H 4925 7175 60  0001 C CNN "MFR#"
F 12 "SMT/SMD" H 5025 7275 60  0001 C CNN "Mounting"
F 13 "78" H 5125 7375 60  0001 C CNN "Pin Count#"
F 14 "Active" H 5225 7475 60  0001 C CNN "Status"
F 15 "N/A" H 5325 7575 60  0001 C CNN "Tolerance"
F 16 "DDR3L SDRAM Module" H 5425 7675 60  0001 C CNN "Type"
F 17 "N/A" H 5525 7775 60  0001 C CNN "Voltage"
F 18 "N/A" H 5500 7100 60  0001 C CNN "Wattage"
F 19 "N/A" H 5600 7200 60  0001 C CNN "Component-Value"
F 20 "IC SDRAM 1GBIT 933MHZ 78FBGA" H 5700 7300 60  0001 C CNN "Description"
	2    4250 5500
	1    0    0    -1  
$EndComp
Wire Wire Line
	5200 3700 5800 3700
Wire Wire Line
	5800 3800 5200 3800
Wire Wire Line
	5800 3900 5200 3900
Wire Wire Line
	5800 4000 5200 4000
Wire Wire Line
	5800 4100 5200 4100
Wire Wire Line
	5800 4200 5200 4200
Wire Wire Line
	5800 4300 5200 4300
Text Label 5250 3700 0    60   ~ 0
RAM_A3_NC
Text Label 5250 3800 0    60   ~ 0
RAM_F1_NC
Text Label 5250 3900 0    60   ~ 0
RAM_H1_NC
Text Label 5250 4000 0    60   ~ 0
RAM_F9_NC
Text Label 5250 4100 0    60   ~ 0
RAM_H9_NC
Text Label 5250 4200 0    60   ~ 0
RAM_J7_NC
Text Label 5250 4300 0    60   ~ 0
RAM_N7_NC
Wire Wire Line
	3550 4800 3550 4900
Wire Wire Line
	3550 4800 2850 4800
Wire Wire Line
	5000 4800 5000 4900
Wire Wire Line
	5000 4900 5000 5000
Wire Wire Line
	5000 5000 5000 5100
Wire Wire Line
	5000 5100 5000 5200
Wire Wire Line
	5000 5200 5000 5450
Wire Wire Line
	5000 5450 5000 5550
Wire Wire Line
	5000 5550 5000 5650
Wire Wire Line
	5000 5650 5000 5750
Wire Wire Line
	5000 5750 5000 5850
Wire Wire Line
	5000 5850 5000 5950
Wire Wire Line
	5000 5950 5000 6050
Wire Wire Line
	5000 6050 5000 6150
Wire Wire Line
	5000 6150 5000 6250
Wire Wire Line
	5000 6250 5000 6350
Wire Wire Line
	5000 6350 5000 6450
Wire Wire Line
	5000 6450 5000 6550
Connection ~ 5000 4900
Connection ~ 5000 5000
Connection ~ 5000 5100
Connection ~ 5000 5200
Connection ~ 5000 5450
Connection ~ 5000 5550
Connection ~ 5000 5650
Connection ~ 5000 5750
Connection ~ 5000 5850
Connection ~ 5000 5950
Connection ~ 5000 6050
Connection ~ 5000 6150
Connection ~ 5000 6250
Connection ~ 5000 6350
Connection ~ 5000 6450
$Comp
L GND #PWR?
U 1 1 587AF98A
P 5000 6550
F 0 "#PWR?" H 5000 6300 50  0001 C CNN
F 1 "GND" H 5005 6377 50  0000 C CNN
F 2 "" H 5000 6550 50  0000 C CNN
F 3 "" H 5000 6550 50  0000 C CNN
	1    5000 6550
	1    0    0    -1  
$EndComp
Wire Bus Line
	7250 1600 7250 1600
Wire Bus Line
	7250 1600 7250 1700
Wire Bus Line
	7250 1700 7250 1800
Wire Bus Line
	7250 1800 7250 1900
Wire Bus Line
	7250 1900 7250 2000
Wire Bus Line
	7250 2000 7250 2100
Wire Bus Line
	7250 2100 7250 2200
Wire Bus Line
	7250 2200 7250 2300
Wire Bus Line
	7250 2300 7250 2350
Wire Bus Line
	7250 2350 10250 2350
Entry Bus Bus
	7150 1500 7250 1600
Entry Bus Bus
	7150 1600 7250 1700
Entry Bus Bus
	7150 1700 7250 1800
Entry Bus Bus
	7150 1800 7250 1900
Entry Bus Bus
	7150 1900 7250 2000
Entry Bus Bus
	7150 2200 7250 2300
Entry Bus Bus
	7150 2100 7250 2200
Entry Bus Bus
	7150 2000 7250 2100
Text HLabel 10250 2350 2    60   BiDi ~ 0
MEM_DATA_BUS
$EndSCHEMATC
