{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575505673211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575505673229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 16:27:53 2019 " "Processing started: Wed Dec 04 16:27:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575505673229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1575505673229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IR -c IR --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off IR -c IR --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1575505673229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1575505674754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1575505674754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "IR.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/IR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575505692575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575505692575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575505692610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575505692610 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.sv(5) " "Verilog HDL information at counter.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1575505692640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575505692648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575505692648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compt.sv 1 1 " "Found 1 design units, including 1 entities, in source file compt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compt " "Found entity 1: compt" {  } { { "compt.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/compt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575505692686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575505692686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1575505692773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk compt inst1 " "Port \"clk\" of type compt and instance \"inst1\" is missing source signal" {  } { { "TOP.bdf" "" { Schematic "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/TOP.bdf" { { 96 568 728 208 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Design Software" 0 -1 1575505692779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:inst " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/TOP.bdf" { { 80 864 1032 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575505692838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compt compt:inst1 " "Elaborating entity \"compt\" for hierarchy \"compt:inst1\"" {  } { { "TOP.bdf" "inst1" { Schematic "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/TOP.bdf" { { 96 568 728 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575505692861 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextstate compt.sv(11) " "Verilog HDL or VHDL warning at compt.sv(11): object \"nextstate\" assigned a value but never read" {  } { { "compt.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/compt.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1575505692862 "|TOP|compt:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst4gruag " "Elaborating entity \"counter\" for hierarchy \"counter:inst4gruag\"" {  } { { "TOP.bdf" "inst4gruag" { Schematic "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/TOP.bdf" { { 96 264 448 208 "inst4gruag" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575505692918 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "counter.sv(12) " "Verilog HDL Conditional Statement error at counter.sv(12): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 12 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Design Software" 0 -1 1575505692918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.sv(19) " "Verilog HDL assignment warning at counter.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575505692918 "|TOP|counter:inst4gruag"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.sv(24) " "Verilog HDL assignment warning at counter.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575505692918 "|TOP|counter:inst4gruag"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "upt counter.sv(5) " "Verilog HDL Always Construct warning at counter.sv(5): inferring latch(es) for variable \"upt\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1575505692919 "|TOP|counter:inst4gruag"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "downt counter.sv(5) " "Verilog HDL Always Construct warning at counter.sv(5): inferring latch(es) for variable \"downt\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1575505692919 "|TOP|counter:inst4gruag"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag counter.sv(5) " "Verilog HDL Always Construct warning at counter.sv(5): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1575505692919 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[0\] counter.sv(5) " "Inferred latch for \"upt\[0\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692920 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[1\] counter.sv(5) " "Inferred latch for \"upt\[1\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692920 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[2\] counter.sv(5) " "Inferred latch for \"upt\[2\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692921 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[3\] counter.sv(5) " "Inferred latch for \"upt\[3\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692921 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[4\] counter.sv(5) " "Inferred latch for \"upt\[4\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692921 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[5\] counter.sv(5) " "Inferred latch for \"upt\[5\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692921 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[6\] counter.sv(5) " "Inferred latch for \"upt\[6\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692922 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[7\] counter.sv(5) " "Inferred latch for \"upt\[7\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692922 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[8\] counter.sv(5) " "Inferred latch for \"upt\[8\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692922 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[9\] counter.sv(5) " "Inferred latch for \"upt\[9\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692922 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[10\] counter.sv(5) " "Inferred latch for \"upt\[10\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692922 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[11\] counter.sv(5) " "Inferred latch for \"upt\[11\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692922 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[12\] counter.sv(5) " "Inferred latch for \"upt\[12\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692922 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[13\] counter.sv(5) " "Inferred latch for \"upt\[13\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692922 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[14\] counter.sv(5) " "Inferred latch for \"upt\[14\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692922 "|TOP|counter:inst4gruag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upt\[15\] counter.sv(5) " "Inferred latch for \"upt\[15\]\" at counter.sv(5)" {  } { { "counter.sv" "" { Text "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/counter.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575505692922 "|TOP|counter:inst4gruag"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "counter:inst4gruag " "Can't elaborate user hierarchy \"counter:inst4gruag\"" {  } { { "TOP.bdf" "inst4gruag" { Schematic "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/TOP.bdf" { { 96 264 448 208 "inst4gruag" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1575505692923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/output_files/IR.map.smsg " "Generated suppressed messages file G:/My Drive/Classes/3rd Year/Fall 2019/ECE271/final design/IR/output_files/IR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1575505692996 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575505693066 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 04 16:28:13 2019 " "Processing ended: Wed Dec 04 16:28:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575505693066 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575505693066 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575505693066 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1575505693066 ""}
