# VLSI Design Verification Exercises

Welcome to the VLSI Design Verification repository! This repository contains my class exercises for the VLSI Design Verification course at An-Najah National University. Here, you will find various projects and assignments that demonstrate my understanding and application of VLSI design and verification techniques.

## Course Details

- **Course Name:** VLSI Design Verification
- **University:** [An-Najah National University]
- **Instructor:** [Dr. Suliman Abu Kharmeh]
- **Semester:** [Second Semester 2024]

## Table of Contents

- [Introduction](#introduction)

## Introduction

This repository showcases the work done as part of the VLSI Design Verification course. The exercises involve using hardware description languages (HDLs) like Verilog and SystemVerilog, as well as simulation tools and verification methodologies.

## Setup Instructions

To get started with the exercises, follow these steps:

1. **Clone the repository:**
   ```bash
   git clone https://github.com/rayhan-shhadeh/VLSI-Design-Verification.git
   cd vlsi-design-verification
