/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Mon May 31 15:52:11 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"
#include "module_decode.h"
#include "module_exec.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUInt8> INST_ctrld2e_data_0;
  MOD_Wire<tUInt8> INST_ctrld2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrld2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrld2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrld2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrld2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrld2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrld2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrld2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_ctrld2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_ctrld2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrld2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrld2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrld2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrld2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_ctrld2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrld2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrld2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrld2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrld2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrld2e_full_wires_0;
  MOD_Wire<tUInt8> INST_ctrld2e_full_wires_1;
  MOD_Wire<tUInt8> INST_ctrld2e_full_wires_2;
  MOD_Reg<tUInt8> INST_ctrle2m_data_0;
  MOD_Wire<tUInt8> INST_ctrle2m_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrle2m_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrle2m_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrle2m_deqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_deqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrle2m_empty_ehrReg;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrle2m_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrle2m_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrle2m_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_wires_1;
  MOD_Wire<tUInt8> INST_ctrle2m_empty_wires_2;
  MOD_Wire<tUInt8> INST_ctrle2m_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrle2m_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrle2m_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrle2m_enqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_enqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrle2m_full_ehrReg;
  MOD_Wire<tUInt8> INST_ctrle2m_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrle2m_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrle2m_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrle2m_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrle2m_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrle2m_full_wires_0;
  MOD_Wire<tUInt8> INST_ctrle2m_full_wires_1;
  MOD_Wire<tUInt8> INST_ctrle2m_full_wires_2;
  MOD_Reg<tUInt8> INST_ctrlm2w_data_0_ehrReg;
  MOD_Wire<tUInt8> INST_ctrlm2w_data_0_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_data_0_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_data_0_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_data_0_wires_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_deqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_deqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_empty_ehrReg;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrlm2w_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_wires_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_empty_wires_2;
  MOD_Wire<tUInt8> INST_ctrlm2w_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_enqP_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_enqP_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_full_ehrReg;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_ctrlm2w_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_wires_0;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_wires_1;
  MOD_Wire<tUInt8> INST_ctrlm2w_full_wires_2;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_full_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_wires_2;
  MOD_Reg<tUInt8> INST_dEpoch;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_empty_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_2;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_full_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_full_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_wires_2;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirectToDecode_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_2;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0_ehrReg;
  MOD_Wire<tUWide> INST_m2w_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_m2w_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_m2w_data_0_wires_0;
  MOD_Wire<tUWide> INST_m2w_data_0_wires_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_2;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_full_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_full_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_wires_2;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_module_decode INST_instance_decode_1;
  MOD_module_exec INST_instance_exec_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_e2m_empty_virtual_reg_2_read____d674;
  tUInt8 DEF_IF_m2w_data_0_virtual_reg_1_read__69_OR_IF_m2w_ETC___d739;
  tUInt8 DEF_m2w_empty_virtual_reg_2_read__48_OR_m2w_empty__ETC___d654;
  tUInt8 DEF_val_regWrite__h32725;
  tUInt8 DEF_IF_m2w_empty_wires_0_whas__09_THEN_m2w_empty_w_ETC___d112;
  tUInt8 DEF_IF_m2w_data_0_virtual_reg_1_read__69_OR_IF_m2w_ETC___d724;
  tUInt8 DEF_m2w_empty_virtual_reg_1_read____d649;
  tUInt8 DEF_IF_e2m_data_0_11_BIT_84_12_THEN_e2m_data_0_11__ETC___d735;
  tUInt8 DEF_e2m_empty_virtual_reg_2_read__74_OR_e2m_empty__ETC___d751;
  tUInt8 DEF_e2m_empty_ehrReg__h23464;
  tUInt8 DEF_NOT_ctrle2m_data_0_08_BIT_1_09_10_OR_IF_e2m_da_ETC___d737;
  tUInt8 DEF_ctrle2m_data_0_08_BIT_1___d709;
  tUInt8 DEF_ctrle2m_data_0_08_BIT_1_09_AND_NOT_IF_e2m_data_ETC___d772;
  tUInt8 DEF_IF_e2m_data_0_11_BIT_84_12_THEN_e2m_data_0_11__ETC___d720;
  tUInt8 DEF_e2m_empty_virtual_reg_1_read____d676;
  tUInt8 DEF_e2m_empty_virtual_reg_0_read____d678;
  tUInt8 DEF_NOT_ctrle2m_data_0_08_BIT_1_09_10_OR_IF_e2m_da_ETC___d722;
  tUInt8 DEF_ctrlm2w_data_0_virtual_reg_1_read____d662;
  tUInt8 DEF_NOT_e2m_empty_virtual_reg_2_read__74_75_AND_NO_ETC___d682;
  tUInt8 DEF_NOT_ctrle2m_data_0_08_BIT_1_09_10_OR_IF_e2m_da_ETC___d716;
  tUInt8 DEF_m2wInstDst__h51467;
  tUInt8 DEF_e2mInstDst__h53298;
  tUInt8 DEF_ctrle2m_data_0_08_BIT_1_09_AND_NOT_IF_e2m_data_ETC___d764;
  tUInt8 DEF_m2w_data_0_virtual_reg_1_read____d669;
  tUInt8 DEF_f2d_data_0_05_BIT_0_06_EQ_dEpoch_07___d508;
  tUInt8 DEF_NOT_f2d_data_0_05_BIT_0_06_EQ_dEpoch_07_08___d509;
  tUInt8 DEF_opcode__h43759;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_2_read__ETC___d497;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_2_read____d491;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_1_read____d492;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read__52_OR_e_ETC___d258;
  tUInt8 DEF_execRedirect_empty_virtual_reg_1_read____d253;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read____d252;
  tUWide DEF_exec___d822;
  tUWide DEF_d2e_data_0_46_BITS_268_TO_258_81_CONCAT_d2e_da_ETC___d797;
  tUInt32 DEF_pc__h50064;
  tUInt32 DEF_ppc__h50065;
  tUInt32 DEF_csrVal__h50063;
  tUWide DEF_d2e_data_0___d546;
  tUWide DEF_f2d_data_0___d505;
  tUWide DEF_e2m_data_0___d711;
  tUWide DEF_m2w_data_0_wires_0_wget____d59;
  tUWide DEF_m2w_data_0_ehrReg___d61;
  tUInt8 DEF_ctrlm2w_data_0_wires_0_wget____d228;
  tUInt8 DEF_ctrlm2w_data_0_ehrReg___d229;
  tUInt8 DEF_ctrle2m_data_0___d708;
  tUInt8 DEF_ctrlm2w_full_ehrReg__h36257;
  tUInt8 DEF_ctrlm2w_empty_wires_0_whas____d236;
  tUInt8 DEF_ctrlm2w_empty_wires_0_wget____d237;
  tUInt8 DEF_ctrlm2w_empty_ehrReg__h35134;
  tUInt8 DEF_ctrlm2w_data_0_wires_0_whas____d227;
  tUInt8 DEF_ctrle2m_full_wires_0_whas____d219;
  tUInt8 DEF_ctrle2m_full_wires_0_wget____d220;
  tUInt8 DEF_ctrle2m_full_ehrReg__h31714;
  tUInt8 DEF_ctrle2m_empty_ehrReg__h30591;
  tUInt8 DEF_ctrld2e_full_wires_0_whas____d199;
  tUInt8 DEF_ctrld2e_full_wires_0_wget____d200;
  tUInt8 DEF_ctrld2e_full_ehrReg__h28151;
  tUInt8 DEF_ctrld2e_empty_ehrReg__h27028;
  tUInt8 DEF_e2m_full_wires_0_whas____d179;
  tUInt8 DEF_e2m_full_wires_0_wget____d180;
  tUInt8 DEF_e2m_full_ehrReg__h24587;
  tUInt8 DEF_d2e_full_wires_0_whas____d159;
  tUInt8 DEF_d2e_full_wires_0_wget____d160;
  tUInt8 DEF_d2e_full_ehrReg__h21023;
  tUInt8 DEF_d2e_empty_ehrReg__h19900;
  tUInt8 DEF_f2d_full_wires_0_whas____d139;
  tUInt8 DEF_f2d_full_wires_0_wget____d140;
  tUInt8 DEF_f2d_full_ehrReg__h17459;
  tUInt8 DEF_f2d_empty_ehrReg__h16336;
  tUInt8 DEF_m2w_full_ehrReg__h13895;
  tUInt8 DEF_m2w_empty_virtual_reg_2_read____d648;
  tUInt8 DEF_m2w_empty_wires_0_whas____d109;
  tUInt8 DEF_m2w_empty_wires_0_wget____d110;
  tUInt8 DEF_m2w_empty_ehrReg__h12772;
  tUInt8 DEF_m2w_data_0_wires_0_whas____d58;
  tUInt8 DEF_execRedirectToDecode_full_ehrReg__h9032;
  tUInt8 DEF_execRedirectToDecode_empty_wires_0_whas____d39;
  tUInt8 DEF_execRedirectToDecode_empty_wires_0_wget____d40;
  tUInt8 DEF_execRedirectToDecode_empty_ehrReg__h7909;
  tUInt8 DEF_execRedirect_full_ehrReg__h4669;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_execRedirect_empty_ehrReg__h3546;
  tUInt8 DEF_eEpoch__h50045;
  tUInt8 DEF_dEpoch__h42029;
  tUInt8 DEF_csrf_started____d267;
  tUInt32 DEF_rVal1__h50066;
  tUInt32 DEF_rVal2__h50067;
  tUInt32 DEF__read_eInst_data__h54197;
  tUInt32 DEF__read_eInst_data__h10055;
  tUInt8 DEF_x__h10258;
  tUInt8 DEF_x__h10261;
  tUInt8 DEF_e2m_data_0_11_BITS_88_TO_85___d879;
  tUInt8 DEF_exec_22_BIT_1___d823;
  tUInt8 DEF__read_regWrite__h32698;
  tUInt8 DEF_ctrlm2w_data_0_wires_0_wget__28_BIT_1___d663;
  tUInt8 DEF_e2m_data_0_11_BITS_88_TO_85_79_EQ_2___d880;
  tUInt32 DEF__theResult_____3_snd_fst__h54323;
  tUInt32 DEF_rVal1___1__h54308;
  tUInt32 DEF_rVal2__h50075;
  tUInt32 DEF__theResult_____3_fst__h51472;
  tUInt32 DEF_rVal1__h50073;
  tUInt32 DEF__theResult___snd_fst__h53305;
  tUInt32 DEF__theResult___fst__h53303;
  tUInt32 DEF_val_eInst_data__h10077;
  tUInt8 DEF_IF_d2e_data_0_46_BIT_245_32_THEN_d2e_data_0_46_ETC___d734;
  tUInt8 DEF_IF_d2e_data_0_46_BIT_251_17_THEN_d2e_data_0_46_ETC___d719;
  tUInt8 DEF_IF_m2w_data_0_wires_0_whas__8_THEN_m2w_data_0__ETC___d78;
  tUInt8 DEF_x__h44784;
  tUInt8 DEF_IF_ctrlm2w_empty_wires_0_whas__36_THEN_ctrlm2w_ETC___d239;
  tUInt8 DEF_f2d_data_0_05_BITS_71_TO_65_24_EQ_0b11___d525;
  tUInt8 DEF_IF_e2m_data_0_11_BIT_84_12_THEN_e2m_data_0_11__ETC___d715;
  tUInt8 DEF_IF_m2w_data_0_virtual_reg_1_read__69_OR_IF_m2w_ETC___d672;
  tUInt8 DEF_e2m_data_0_11_BITS_88_TO_85_79_EQ_3___d882;
  tUInt8 DEF_d2e_data_0_46_BIT_96_30_EQ_eEpoch_31___d632;
  tUInt8 DEF_NOT_f2d_data_0_05_BITS_71_TO_65_24_EQ_0b11_25___d526;
  tUInt8 DEF_ctrle2m_data_0_08_BIT_1_09_AND_NOT_IF_e2m_data_ETC___d763;
  tUInt8 DEF_NOT_ctrlm2w_data_0_virtual_reg_1_read__62_03_A_ETC___d707;
  tUWide DEF_d2e_data_0_46_BIT_251_17_CONCAT_IF_d2e_data_0__ETC___d796;
  tUWide DEF_d2e_data_0_46_BIT_239_84_CONCAT_IF_d2e_data_0__ETC___d795;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_execRedirectToDecode_empty_wires_0_whas__9__ETC___d42;
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__2_THEN_exe_ETC___d15;
  tUWide DEF_decode___d551;
  tUWide DEF_m2w_data_0_wires_1_wget____d56;
  tUInt32 DEF_x__h58661;
  tUInt32 DEF_x__h57708;
  tUWide DEF_exec_22_BITS_65_TO_0___d858;
  tUWide DEF_m2w_data_0_ehrReg_1_BITS_65_TO_0___d100;
  tUWide DEF_m2w_data_0_wires_1_wget__6_BITS_65_TO_0___d98;
  tUWide DEF_m2w_data_0_wires_0_wget__9_BITS_65_TO_0___d99;
  tUWide DEF_f2d_data_0_05_BITS_64_TO_0___d614;
  tUInt32 DEF_x__h10403;
  tUInt32 DEF_x__h10406;
  tUInt8 DEF_m2w_data_0_ehrReg_1_BITS_88_TO_85___d62;
  tUInt8 DEF_m2w_data_0_ehrReg_1_BIT_84___d67;
  tUInt8 DEF_m2w_data_0_ehrReg_1_BIT_78___d84;
  tUWide DEF_IF_m2w_data_0_wires_0_whas__8_THEN_m2w_data_0__ETC___d101;
  tUWide DEF_IF_m2w_data_0_wires_1_whas__5_THEN_m2w_data_0__ETC___d102;
  tUInt32 DEF_IF_execRedirect_data_0_wires_0_whas_THEN_execR_ETC___d6;
  tUInt32 DEF_IF_m2w_data_0_wires_0_whas__8_THEN_m2w_data_0__ETC___d95;
  tUInt8 DEF_IF_m2w_data_0_wires_0_whas__8_THEN_m2w_data_0__ETC___d63;
  tUInt8 DEF_IF_ctrlm2w_full_wires_0_whas__46_THEN_ctrlm2w__ETC___d249;
  tUInt8 DEF_IF_ctrle2m_full_wires_0_whas__19_THEN_ctrle2m__ETC___d222;
  tUInt8 DEF_IF_ctrle2m_empty_wires_0_whas__09_THEN_ctrle2m_ETC___d212;
  tUInt8 DEF_IF_ctrld2e_full_wires_0_whas__99_THEN_ctrld2e__ETC___d202;
  tUInt8 DEF_IF_ctrld2e_empty_wires_0_whas__89_THEN_ctrld2e_ETC___d192;
  tUInt8 DEF_IF_e2m_full_wires_0_whas__79_THEN_e2m_full_wir_ETC___d182;
  tUInt8 DEF_IF_e2m_empty_wires_0_whas__69_THEN_e2m_empty_w_ETC___d172;
  tUInt8 DEF_IF_d2e_full_wires_0_whas__59_THEN_d2e_full_wir_ETC___d162;
  tUInt8 DEF_IF_d2e_empty_wires_0_whas__49_THEN_d2e_empty_w_ETC___d152;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__39_THEN_f2d_full_wir_ETC___d142;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__29_THEN_f2d_empty_w_ETC___d132;
  tUInt8 DEF_IF_m2w_full_wires_0_whas__19_THEN_m2w_full_wir_ETC___d122;
  tUInt8 DEF_IF_m2w_data_0_wires_0_whas__8_THEN_m2w_data_0__ETC___d85;
  tUInt8 DEF_IF_m2w_data_0_wires_0_whas__8_THEN_m2w_data_0__ETC___d68;
  tUInt8 DEF_IF_execRedirectToDecode_full_wires_0_whas__9_T_ETC___d52;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__2_THEN_exec_ETC___d25;
  tUWide DEF_decode_51_BITS_107_TO_97_96_CONCAT_decode_51_B_ETC___d622;
  tUWide DEF_decode_51_BIT_96_97_CONCAT_IF_decode_51_BIT_96_ETC___d613;
  tUWide DEF_IF_decode_51_BIT_90_52_THEN_rf_rd1_IF_decode_5_ETC___d621;
  tUWide DEF_iMem_req_pc_71_80_CONCAT_pc_71_CONCAT_pc_71_PL_ETC___d490;
  tUWide DEF_decode_51_BIT_84_57_CONCAT_IF_decode_51_BIT_84_ETC___d612;
  tUWide DEF_e2m_data_0_11_BITS_88_TO_85_79_CONCAT_e2m_data_ETC___d907;
  tUWide DEF_e2m_data_0_11_BIT_78_01_CONCAT_IF_e2m_data_0_1_ETC___d906;
  tUWide DEF_IF_m2w_data_0_wires_1_whas__5_THEN_m2w_data_0__ETC___d104;
  tUWide DEF_IF_m2w_data_0_wires_1_whas__5_THEN_m2w_data_0__ETC___d103;
  tUWide DEF_m2w_data_0_ehrReg_1_BITS_88_TO_85_2_CONCAT_m2w_ETC___d912;
  tUWide DEF_m2w_data_0_ehrReg_1_BIT_78_4_CONCAT_IF_m2w_dat_ETC___d911;
  tUWide DEF_exec_22_BITS_88_TO_85_50_CONCAT_exec_22_BIT_84_ETC___d860;
  tUWide DEF_exec_22_BIT_78_55_CONCAT_IF_exec_22_BIT_78_55__ETC___d859;
  tUWide DEF_decode_51_BIT_65_05_CONCAT_IF_decode_51_BIT_65_ETC___d611;
  tUWide DEF_dMemInit_request_put_BIT_64_34_CONCAT_IF_dMemI_ETC___d937;
  tUWide DEF_NOT_e2m_data_0_11_BITS_88_TO_85_79_EQ_2_80_92__ETC___d898;
  tUWide DEF_iMemInit_request_put_BIT_64_30_CONCAT_IF_iMemI_ETC___d933;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_execRedirectToDecode_data_0_canonicalize();
  void RL_execRedirectToDecode_empty_canonicalize();
  void RL_execRedirectToDecode_full_canonicalize();
  void RL_m2w_data_0_canonicalize();
  void RL_m2w_empty_canonicalize();
  void RL_m2w_full_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2e_empty_canonicalize();
  void RL_d2e_full_canonicalize();
  void RL_e2m_empty_canonicalize();
  void RL_e2m_full_canonicalize();
  void RL_ctrld2e_empty_canonicalize();
  void RL_ctrld2e_full_canonicalize();
  void RL_ctrle2m_empty_canonicalize();
  void RL_ctrle2m_full_canonicalize();
  void RL_ctrlm2w_data_0_canonicalize();
  void RL_ctrlm2w_empty_canonicalize();
  void RL_ctrlm2w_full_canonicalize();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteBack();
 
 /* Methods */
 public:
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
