$date
	Thu Oct 19 11:03:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module p2_tb $end
$var wire 2 ! A [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module p $end
$var wire 2 % A [1:0] $end
$var wire 1 & TA $end
$var wire 1 ' TB $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var wire 2 ( A1 [1:0] $end
$scope module t1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 & t $end
$var reg 1 ) q $end
$upscope $end
$scope module t2 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ' t $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
b0 (
1'
0&
b0 %
0$
1#
0"
b0 !
$end
#10
1"
#20
0'
0"
1$
0#
#30
1"
#40
1'
0"
0$
#50
1&
b1 !
b1 %
b1 (
1*
1"
#60
0"
1$
#70
0'
0&
1)
b10 !
b10 %
b10 (
0*
1"
#80
1'
1&
0"
0$
#90
1*
b1 !
b1 %
b1 (
0)
1"
#100
0"
1$
#110
0'
0&
1)
b10 !
b10 %
b10 (
0*
1"
#120
1'
1&
0"
0$
#130
1*
b1 !
b1 %
b1 (
0)
1"
#140
0"
1$
#150
0'
0&
1)
b10 !
b10 %
b10 (
0*
1"
#160
1'
1&
0"
0$
#170
1*
b1 !
b1 %
b1 (
0)
1"
#180
0"
1$
#190
0'
0&
1)
b10 !
b10 %
b10 (
0*
1"
#200
0"
