# Simple-VHDL-verificator
It is a project for verificate VHDL output file.
