Warning (10268): Verilog HDL information at FSM_sequence.v(34): always construct contains both blocking and non-blocking assignments File: C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Maquina Estados 2/FSM_sequence.v Line: 34
