

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Sep 21 12:39:07 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.716|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  35969|  35969|  35969|  35969|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  35968|  35968|       562|          -|          -|    64|    no    |
        | + Row_Loop             |    560|    560|       112|          -|          -|     5|    no    |
        |  ++ Col_Loop           |    110|    110|        22|          -|          -|     5|    no    |
        |   +++ Pool_Row_Loop    |     20|     20|        10|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      8|      8|         4|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    371|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    101|    -|
|Register         |        -|      -|     220|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     286|    711|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U21  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln32_fu_310_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln32_1_fu_364_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln32_fu_351_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln39_1_fu_258_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln39_2_fu_271_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln39_fu_228_p2     |     +    |      0|  0|  15|           6|           6|
    |c_fu_240_p2            |     +    |      0|  0|  12|           3|           1|
    |f_fu_178_p2            |     +    |      0|  0|  15|           7|           1|
    |i_fu_301_p2            |     +    |      0|  0|  13|           4|           4|
    |j_fu_342_p2            |     +    |      0|  0|  13|           4|           4|
    |mpc_fu_336_p2          |     +    |      0|  0|  10|           1|           2|
    |mpr_fu_295_p2          |     +    |      0|  0|  10|           1|           2|
    |r_fu_198_p2            |     +    |      0|  0|  12|           3|           1|
    |and_ln32_1_fu_477_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln32_fu_471_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln37_fu_380_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_192_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln15_fu_234_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln19_fu_289_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln22_fu_330_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln32_1_fu_441_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln32_2_fu_453_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln32_3_fu_459_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln32_fu_435_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln37_1_fu_374_p2  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln37_fu_316_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln9_fu_172_p2     |   icmp   |      0|  0|  11|           7|           8|
    |or_ln24_fu_388_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln32_1_fu_465_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln32_fu_447_p2      |    or    |      0|  0|   2|           1|           1|
    |grp_fu_162_p1          |  select  |      0|  0|  32|           1|          32|
    |max_2_fu_483_p3        |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 371|         164|         163|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  47|         10|    1|         10|
    |c_0_reg_129    |   9|          2|    3|          6|
    |f_0_reg_107    |   9|          2|    7|         14|
    |max_1_fu_78    |   9|          2|   32|         64|
    |mpc_0_reg_151  |   9|          2|    2|          4|
    |mpr_0_reg_140  |   9|          2|    2|          4|
    |r_0_reg_118    |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          | 101|         22|   50|        108|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln39_reg_531           |   6|   0|    6|          0|
    |and_ln37_reg_595           |   1|   0|    1|          0|
    |ap_CS_fsm                  |   9|   0|    9|          0|
    |c_0_reg_129                |   3|   0|    3|          0|
    |c_reg_539                  |   3|   0|    3|          0|
    |f_0_reg_107                |   7|   0|    7|          0|
    |f_reg_503                  |   7|   0|    7|          0|
    |icmp_ln37_reg_572          |   1|   0|    1|          0|
    |max_1_fu_78                |  32|   0|   32|          0|
    |max_2_reg_613              |  32|   0|   32|          0|
    |max_pool_out_addr_reg_549  |  11|   0|   11|          0|
    |max_reg_606                |  32|   0|   32|          0|
    |mpc_0_reg_151              |   2|   0|    2|          0|
    |mpc_reg_585                |   2|   0|    2|          0|
    |mpr_0_reg_140              |   2|   0|    2|          0|
    |mpr_reg_562                |   2|   0|    2|          0|
    |mul_ln32_reg_567           |   8|   0|    8|          0|
    |r_0_reg_118                |   3|   0|    3|          0|
    |r_reg_521                  |   3|   0|    3|          0|
    |select_ln24_reg_599        |  32|   0|   32|          0|
    |shl_ln1_reg_544            |   3|   0|    4|          1|
    |shl_ln_reg_526             |   3|   0|    4|          1|
    |trunc_ln19_reg_554         |   1|   0|    1|          0|
    |trunc_ln22_reg_577         |   1|   0|    1|          0|
    |zext_ln12_1_reg_513        |   7|   0|   12|          5|
    |zext_ln12_reg_508          |   7|   0|   14|          7|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 220|   0|  234|         14|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|conv_out_address0      | out |   13|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   11|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

