#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May  6 09:58:47 2025
# Process ID: 8084
# Current directory: D:/vivado/vr_code/assembly_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17444 D:\vivado\vr_code\assembly_CPU\assembly_CPU.xpr
# Log file: D:/vivado/vr_code/assembly_CPU/vivado.log
# Journal file: D:/vivado/vr_code/assembly_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/vr_code/assembly_CPU/assembly_CPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado/vr_code/simple_cpu/assembly_CPU' since last save.
WARNING: [Project 1-312] File not found as 'D:/vivado/vr_code/refer/mipstest.coe'; using path 'D:/vivado/vr_code/simple_cpu/refer/mipstest.coe' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM/instructionROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instructionROM'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/vivado/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'instructionROM'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'instructionROM'. Failed to generate 'Vivado Verilog Simulation' outputs: 
generate_target all [get_files D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM/instructionROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instructionROM'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/vivado/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'instructionROM'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'instructionROM'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM/instructionROM.xci] -no_script -reset -force -quiet
remove_files  D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM/instructionROM.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/vr_code/assembly_CPU/mipstest.coe' provided. It will be converted relative to IP Instance files '../../../../mipstest.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name instructionROM -dir d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {instructionROM} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/vivado/vr_code/assembly_CPU/mipstest.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips instructionROM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'instructionROM' to 'instructionROM' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/vr_code/assembly_CPU/mipstest.coe' provided. It will be converted relative to IP Instance files '../../../../mipstest.coe'
generate_target {instantiation_template} [get_files d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/instructionROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instructionROM'...
generate_target all [get_files  d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/instructionROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instructionROM'...
catch { config_ip_cache -export [get_ips -all instructionROM] }
export_ip_user_files -of_objects [get_files d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/instructionROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/instructionROM.xci]
launch_runs -jobs 8 instructionROM_synth_1
[Tue May  6 10:31:37 2025] Launched instructionROM_synth_1...
Run output will be captured here: D:/vivado/vr_code/assembly_CPU/assembly_CPU.runs/instructionROM_synth_1/runme.log
export_simulation -of_objects [get_files d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/instructionROM.xci] -directory D:/vivado/vr_code/assembly_CPU/assembly_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/vr_code/assembly_CPU/assembly_CPU.ip_user_files -ipstatic_source_dir D:/vivado/vr_code/assembly_CPU/assembly_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/vr_code/assembly_CPU/assembly_CPU.cache/compile_simlib/modelsim} {questa=D:/vivado/vr_code/assembly_CPU/assembly_CPU.cache/compile_simlib/questa} {riviera=D:/vivado/vr_code/assembly_CPU/assembly_CPU.cache/compile_simlib/riviera} {activehdl=D:/vivado/vr_code/assembly_CPU/assembly_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.188 ; gain = 0.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1103.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1103.836 ; gain = 0.000
save_wave_config {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.992 ; gain = 0.156
save_wave_config {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1285.656 ; gain = 0.000
save_wave_config {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1285.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1285.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1285.656 ; gain = 0.000
save_wave_config {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1297.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.012 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1297.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1297.012 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.012 ; gain = 0.000
save_wave_config {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'td' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/instructionROM.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj td_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
"xelab -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/vr_code/assembly_CPU/assembly_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "td_behav -key {Behavioral:sim_1:Functional:td} -tclbatch {td.tcl} -view {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module td.dut.path.read_in.readinstruct.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module td.dut.path.MEMORY.memoryop.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'td_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1297.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  6 11:39:45 2025...
