# started on Wed Jan 15 03:39:43 2025

902.46	msec	task-clock:u	902461681	100.00	1.000	CPUs utilized
0		context-switches:u	902461681	100.00	0.000	/sec
0		cpu-migrations:u	902461681	100.00	0.000	/sec
34		page-faults:u	902461681	100.00	37.675	/sec
2162248141		cycles:u	451519904	50.00	2.396	GHz
6432586845		instructions:u	454460368	50.00	2.97	insn per cycle
2139269780		branches:u	454458608	50.00	2.370	G/sec
3842		branch-misses:u	454465536	50.00	0.00	of all branches
76140		L1-dcache-loads:u	454465294	50.00	84.369	K/sec
3834		L1-dcache-load-misses:u	454464538	50.00	5.04	of all L1-dcache accesses
7752		LLC-loads:u	454464684	50.00	8.590	K/sec
37		LLC-load-misses:u	384000831	42.00	0.48	of all LL-cache accesses
2141233231		L1-icache-loads:u	384002518	42.00	2.373	G/sec
0		L1-icache-load-misses:u	384000758	42.00		
0		dTLB-loads:u	383996405	42.00	0.000	/sec
0		dTLB-load-misses:u	383996072	42.00		
2133720694		iTLB-loads:u	383997791	42.00	2.364	G/sec
2		iTLB-load-misses:u	383996683	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
