Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Apr 25 12:18:54 2017
| Host         : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_control_sets -verbose -file vco_only_wrapper_control_sets_placed.rpt
| Design       : vco_only_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   260 |
| Unused register locations in slices containing registers |   608 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             999 |          291 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             627 |          220 |
| Yes          | No                    | No                     |            2787 |          698 |
| Yes          | No                    | Yes                    |             204 |           49 |
| Yes          | Yes                   | No                     |             734 |          209 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                             Enable Signal                                                                                             |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                                                                       | ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0                                                                                         |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                               |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                               |                1 |              2 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                                                                       | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                               |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                               |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                               |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                               |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                               |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b_pipe/reset                                            |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]  | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0] | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]  | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]  | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]  | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[0][0]                      | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]  | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[12]_i_1__0_n_0                                                                                      | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[10]_i_1__0_n_0                              |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[12]_i_1__0_n_0                                                                                      |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                      | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0] | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0] | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0] | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0] | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0] | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[3]_0[0]                   | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0] | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]  | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                               |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                               |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]  | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                           |                4 |              5 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                |                                                                                                                                               |                2 |              5 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                            |                                                                                                                                               |                2 |              5 |
|  processing_system7_0/inst/FCLK_CLK0    | proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                    | proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                          |                                                                                                                                               |                1 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                 | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__2_n_0                                                                               |                                                                                                                                               |                6 |             12 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                               | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                              | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                   | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                               |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                               |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                               |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                               |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                               |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                               |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                               |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                    |                                                                                                                                               |                5 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_offset/U0/add_constHandComm/E[0]                                                                                                                                                                  | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                               |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                               |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                               |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_offset/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                                                                  | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | twoInMult_dds_ampl/U0/data_en_o                                                                                                                                                                       | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_ampl/U0/add_constHandComm/E[0]                                                                                                                                                                    | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_ampl/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                                                                    | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dac1_offset/U0/add_constHandComm/E[0]                                                                                                                                                                 | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dac1_offset/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                                                                 | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/dac_clk_o | dac1_offset/U0/add_constLogic/data_en_o                                                                                                                                                               |                                                                                                                                               |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/dac_clk_o | dds_offset/U0/add_constLogic/data_en_o                                                                                                                                                                |                                                                                                                                               |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__4_n_0                                                                               |                                                                                                                                               |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                               |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | ltc2145_0/U0/ltc2145_capture_inst/data_b_en_o                                                                                                                                                         | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                               |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_range/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                                                                   | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | dds_nco/U0/nco_inst1/wave_en_o                                                                                                                                                                        | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_range/U0/add_constHandComm/E[0]                                                                                                                                                                   | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                               |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                               |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | adc1_offset/U0/add_constHandComm/E[0]                                                                                                                                                                 | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__10_n_0                                                                               |                                                                                                                                               |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | adc1_offset/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                                                                 | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__0_n_0                                                                                |                                                                                                                                               |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__11_n_0                                                                              |                                                                                                                                               |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__5_n_0                                                                                |                                                                                                                                               |                6 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__6_n_0                                                                                |                                                                                                                                               |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__3_n_0                                                                                |                                                                                                                                               |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__2_n_0                                                                               |                                                                                                                                               |                5 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                               |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                               |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                               |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                               |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                               |                8 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                               |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                               |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                               |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                               |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                               |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                        | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                               |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                               |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                               |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                        | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                        | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                        | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                        | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                               |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                        | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                        | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                        | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                               |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                               |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                               |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                               |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                               |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                               |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                               |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                               |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                               |                9 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                               |                8 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                               |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                               |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                               |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                               |                9 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                               |                5 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                               |                8 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                               |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                               |                9 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                               |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                               |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                               |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                               |                4 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                               |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                        | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                        | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                               |                9 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                               |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                               |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                               |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                               |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                               |                4 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                               |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                               |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                               |                8 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                               |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                               |                5 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                               |                7 |             27 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | adc1_offset/U0/add_constLogic/data_en_o                                                                                                                                                               | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                8 |             28 |
|  redpitaya_adc_dac_clk_0/inst/dac_clk_o |                                                                                                                                                                                                       |                                                                                                                                               |               10 |             29 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_nco/U0/handle_comm/cpt_step_s_reg[0][0]                                                                                                                                                           | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                8 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_nco/U0/handle_comm/E[0]                                                                                                                                                                           | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |               10 |             32 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | twoInMult_dds_range/U0/data_en_o                                                                                                                                                                      | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                8 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_nco/U0/handle_comm/cpt_off_s_reg[0][0]                                                                                                                                                            | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |               12 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_f0/U0/add_constHandComm/E[0]                                                                                                                                                                      | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                6 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_f0/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                                                                      | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |                9 |             32 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                                                                       | dds_nco/U0/nco_inst1/counter_s[0]_i_1_n_0                                                                                                     |                8 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                               |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                               |               10 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                               |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                               |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                               |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                               |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                               |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               24 |             45 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |               13 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                               |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                9 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r_pipe/m_axi_rready[10]                                                                                         |                                                                                                                                               |               16 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r_pipe/m_axi_rready[9]                                                                                           |                                                                                                                                               |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46][0]                                         |                                                                                                                                               |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                               |                9 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__3_n_0                                                                               |                                                                                                                                               |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                           |                                                                                                                                               |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__5_n_0                                                                                |                                                                                                                                               |                9 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__10_n_0                                                                               |                                                                                                                                               |                9 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                               |               11 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                               |                9 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rready[2]                                                                                           |                                                                                                                                               |               12 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                               |                7 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                9 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/m_axi_rready[8]                                                                                           |                                                                                                                                               |               12 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                           |                                                                                                                                               |               11 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |                7 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                           |                                                                                                                                               |               11 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                               |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                               |               11 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r_pipe/m_axi_rready[11]                                                                                         |                                                                                                                                               |               13 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__6_n_0                                                                                |                                                                                                                                               |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                               |               15 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__1_n_0                                                                               |                                                                                                                                               |                9 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               15 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               17 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               14 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               12 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               16 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               13 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               13 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                       |               32 |             65 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                                                                       |                                                                                                                                               |               53 |            303 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                       |                                                                                                                                               |              235 |            710 |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     9 |
| 4      |                    63 |
| 5      |                     3 |
| 6      |                     1 |
| 8      |                     9 |
| 12     |                     3 |
| 13     |                    12 |
| 14     |                    36 |
| 15     |                     1 |
| 16+    |                   122 |
+--------+-----------------------+


