
WaterPumpAndLightTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034bc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  0800365c  0800365c  0001365c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003730  08003730  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08003730  08003730  00013730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003738  08003738  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003738  08003738  00013738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800373c  0800373c  0001373c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003740  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000074  080037b4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000160  080037b4  00020160  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000073a8  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000014a1  00000000  00000000  0002744c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000700  00000000  00000000  000288f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000648  00000000  00000000  00028ff0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000152f8  00000000  00000000  00029638  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000615c  00000000  00000000  0003e930  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00087a2f  00000000  00000000  00044a8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cc4bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ec8  00000000  00000000  000cc538  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003644 	.word	0x08003644

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08003644 	.word	0x08003644

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <updateAvgHumidValue>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int updateAvgHumidValue(int newValue) {
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	if (mSize < mValue) {
 8000598:	4b27      	ldr	r3, [pc, #156]	; (8000638 <updateAvgHumidValue+0xa8>)
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	4b27      	ldr	r3, [pc, #156]	; (800063c <updateAvgHumidValue+0xac>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	429a      	cmp	r2, r3
 80005a2:	da1a      	bge.n	80005da <updateAvgHumidValue+0x4a>
		humidData[mFront + mSize] = newValue;
 80005a4:	4b26      	ldr	r3, [pc, #152]	; (8000640 <updateAvgHumidValue+0xb0>)
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	4b23      	ldr	r3, [pc, #140]	; (8000638 <updateAvgHumidValue+0xa8>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4413      	add	r3, r2
 80005ae:	4925      	ldr	r1, [pc, #148]	; (8000644 <updateAvgHumidValue+0xb4>)
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		humidSum += newValue;
 80005b6:	4b24      	ldr	r3, [pc, #144]	; (8000648 <updateAvgHumidValue+0xb8>)
 80005b8:	681a      	ldr	r2, [r3, #0]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	4413      	add	r3, r2
 80005be:	4a22      	ldr	r2, [pc, #136]	; (8000648 <updateAvgHumidValue+0xb8>)
 80005c0:	6013      	str	r3, [r2, #0]
		mSize++;
 80005c2:	4b1d      	ldr	r3, [pc, #116]	; (8000638 <updateAvgHumidValue+0xa8>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	3301      	adds	r3, #1
 80005c8:	4a1b      	ldr	r2, [pc, #108]	; (8000638 <updateAvgHumidValue+0xa8>)
 80005ca:	6013      	str	r3, [r2, #0]
		return humidSum/mSize;
 80005cc:	4b1e      	ldr	r3, [pc, #120]	; (8000648 <updateAvgHumidValue+0xb8>)
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	4b19      	ldr	r3, [pc, #100]	; (8000638 <updateAvgHumidValue+0xa8>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	fb92 f3f3 	sdiv	r3, r2, r3
 80005d8:	e027      	b.n	800062a <updateAvgHumidValue+0x9a>
	}

	humidSum -= humidData[mFront];
 80005da:	4b1b      	ldr	r3, [pc, #108]	; (8000648 <updateAvgHumidValue+0xb8>)
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	4b18      	ldr	r3, [pc, #96]	; (8000640 <updateAvgHumidValue+0xb0>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4918      	ldr	r1, [pc, #96]	; (8000644 <updateAvgHumidValue+0xb4>)
 80005e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80005e8:	1ad3      	subs	r3, r2, r3
 80005ea:	4a17      	ldr	r2, [pc, #92]	; (8000648 <updateAvgHumidValue+0xb8>)
 80005ec:	6013      	str	r3, [r2, #0]
	humidData[mFront] = newValue;
 80005ee:	4b14      	ldr	r3, [pc, #80]	; (8000640 <updateAvgHumidValue+0xb0>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4914      	ldr	r1, [pc, #80]	; (8000644 <updateAvgHumidValue+0xb4>)
 80005f4:	687a      	ldr	r2, [r7, #4]
 80005f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	humidSum += newValue;
 80005fa:	4b13      	ldr	r3, [pc, #76]	; (8000648 <updateAvgHumidValue+0xb8>)
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	4413      	add	r3, r2
 8000602:	4a11      	ldr	r2, [pc, #68]	; (8000648 <updateAvgHumidValue+0xb8>)
 8000604:	6013      	str	r3, [r2, #0]
	mFront = (mFront + 1) % mValue;
 8000606:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <updateAvgHumidValue+0xb0>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	3301      	adds	r3, #1
 800060c:	4a0b      	ldr	r2, [pc, #44]	; (800063c <updateAvgHumidValue+0xac>)
 800060e:	6812      	ldr	r2, [r2, #0]
 8000610:	fb93 f1f2 	sdiv	r1, r3, r2
 8000614:	fb02 f201 	mul.w	r2, r2, r1
 8000618:	1a9b      	subs	r3, r3, r2
 800061a:	4a09      	ldr	r2, [pc, #36]	; (8000640 <updateAvgHumidValue+0xb0>)
 800061c:	6013      	str	r3, [r2, #0]
	return humidSum/mValue;
 800061e:	4b0a      	ldr	r3, [pc, #40]	; (8000648 <updateAvgHumidValue+0xb8>)
 8000620:	681a      	ldr	r2, [r3, #0]
 8000622:	4b06      	ldr	r3, [pc, #24]	; (800063c <updateAvgHumidValue+0xac>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	fb92 f3f3 	sdiv	r3, r2, r3
}
 800062a:	4618      	mov	r0, r3
 800062c:	370c      	adds	r7, #12
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000098 	.word	0x20000098
 800063c:	20000000 	.word	0x20000000
 8000640:	20000094 	.word	0x20000094
 8000644:	200000a8 	.word	0x200000a8
 8000648:	20000090 	.word	0x20000090

0800064c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800064c:	b5b0      	push	{r4, r5, r7, lr}
 800064e:	b098      	sub	sp, #96	; 0x60
 8000650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  int pa9_isOn = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	65bb      	str	r3, [r7, #88]	; 0x58
  int pa8_isOn = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	657b      	str	r3, [r7, #84]	; 0x54
  int pa6_isPressed = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	653b      	str	r3, [r7, #80]	; 0x50
  int pa7_isPressed = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	64fb      	str	r3, [r7, #76]	; 0x4c
  char buffer[50];
  uint32_t vLight;

  int humid_max = 3700;
 8000662:	f640 6374 	movw	r3, #3700	; 0xe74
 8000666:	64bb      	str	r3, [r7, #72]	; 0x48
  int humid_min = 3300;
 8000668:	f640 43e4 	movw	r3, #3300	; 0xce4
 800066c:	647b      	str	r3, [r7, #68]	; 0x44
  int humidPercent;
  int humidRange = humid_max - humid_min;
 800066e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000670:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000672:	1ad3      	subs	r3, r2, r3
 8000674:	643b      	str	r3, [r7, #64]	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000676:	f000 fb95 	bl	8000da4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800067a:	f000 f8d7 	bl	800082c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067e:	f000 f9bb 	bl	80009f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000682:	f000 f98f 	bl	80009a4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000686:	f000 f93b 	bl	8000900 <MX_ADC1_Init>
//          }
//     } else {
//       pa7_isPressed = 0;
//     }

	  HAL_ADC_Start(&hadc1);
 800068a:	4860      	ldr	r0, [pc, #384]	; (800080c <main+0x1c0>)
 800068c:	f000 fc62 	bl	8000f54 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1);
 8000690:	2101      	movs	r1, #1
 8000692:	485e      	ldr	r0, [pc, #376]	; (800080c <main+0x1c0>)
 8000694:	f000 fd37 	bl	8001106 <HAL_ADC_PollForConversion>
	  vLight = HAL_ADC_GetValue(&hadc1);
 8000698:	485c      	ldr	r0, [pc, #368]	; (800080c <main+0x1c0>)
 800069a:	f000 fdb8 	bl	800120e <HAL_ADC_GetValue>
 800069e:	65f8      	str	r0, [r7, #92]	; 0x5c
	  if (vLight < 3300) {
 80006a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80006a2:	f640 42e3 	movw	r2, #3299	; 0xce3
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d802      	bhi.n	80006b0 <main+0x64>
		  vLight = 3300;
 80006aa:	f640 43e4 	movw	r3, #3300	; 0xce4
 80006ae:	65fb      	str	r3, [r7, #92]	; 0x5c
	  }
	  if (vLight > 3700) {
 80006b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80006b2:	f640 6274 	movw	r2, #3700	; 0xe74
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d902      	bls.n	80006c0 <main+0x74>
		  vLight = 3700;
 80006ba:	f640 6374 	movw	r3, #3700	; 0xe74
 80006be:	65fb      	str	r3, [r7, #92]	; 0x5c
	  }
	  int humid_value = updateAvgHumidValue(vLight);
 80006c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80006c2:	4618      	mov	r0, r3
 80006c4:	f7ff ff64 	bl	8000590 <updateAvgHumidValue>
 80006c8:	63f8      	str	r0, [r7, #60]	; 0x3c
	  humidPercent = ((humid_max - humid_value) * 100) / humidRange;
 80006ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80006cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006ce:	1ad3      	subs	r3, r2, r3
 80006d0:	2264      	movs	r2, #100	; 0x64
 80006d2:	fb02 f203 	mul.w	r2, r2, r3
 80006d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80006d8:	fb92 f3f3 	sdiv	r3, r2, r3
 80006dc:	63bb      	str	r3, [r7, #56]	; 0x38

	  sprintf(buffer, "humid value: %d (%d percent)  ",vLight,humidPercent);
 80006de:	1d38      	adds	r0, r7, #4
 80006e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80006e2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80006e4:	494a      	ldr	r1, [pc, #296]	; (8000810 <main+0x1c4>)
 80006e6:	f002 fba7 	bl	8002e38 <siprintf>
	  HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff fd77 	bl	80001e0 <strlen>
 80006f2:	4603      	mov	r3, r0
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	1d39      	adds	r1, r7, #4
 80006f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006fc:	4845      	ldr	r0, [pc, #276]	; (8000814 <main+0x1c8>)
 80006fe:	f001 ff0a 	bl	8002516 <HAL_UART_Transmit>
	  HAL_ADC_Stop(&hadc1);
 8000702:	4842      	ldr	r0, [pc, #264]	; (800080c <main+0x1c0>)
 8000704:	f000 fccc 	bl	80010a0 <HAL_ADC_Stop>



	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_RESET) {
 8000708:	2140      	movs	r1, #64	; 0x40
 800070a:	4843      	ldr	r0, [pc, #268]	; (8000818 <main+0x1cc>)
 800070c:	f001 fa22 	bl	8001b54 <HAL_GPIO_ReadPin>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d11a      	bne.n	800074c <main+0x100>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 7180 	mov.w	r1, #256	; 0x100
 800071c:	483e      	ldr	r0, [pc, #248]	; (8000818 <main+0x1cc>)
 800071e:	f001 fa31 	bl	8001b84 <HAL_GPIO_WritePin>
		  sprintf(buffer, "pa8(pump,on): RESET");
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	4a3d      	ldr	r2, [pc, #244]	; (800081c <main+0x1d0>)
 8000726:	461c      	mov	r4, r3
 8000728:	4615      	mov	r5, r2
 800072a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800072c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800072e:	682b      	ldr	r3, [r5, #0]
 8000730:	6023      	str	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fd53 	bl	80001e0 <strlen>
 800073a:	4603      	mov	r3, r0
 800073c:	b29a      	uxth	r2, r3
 800073e:	1d39      	adds	r1, r7, #4
 8000740:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000744:	4833      	ldr	r0, [pc, #204]	; (8000814 <main+0x1c8>)
 8000746:	f001 fee6 	bl	8002516 <HAL_UART_Transmit>
 800074a:	e01b      	b.n	8000784 <main+0x138>
	  } else {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800074c:	2201      	movs	r2, #1
 800074e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000752:	4831      	ldr	r0, [pc, #196]	; (8000818 <main+0x1cc>)
 8000754:	f001 fa16 	bl	8001b84 <HAL_GPIO_WritePin>
		  sprintf(buffer, "pa8(pump,blue,off): SET");
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	4a31      	ldr	r2, [pc, #196]	; (8000820 <main+0x1d4>)
 800075c:	461c      	mov	r4, r3
 800075e:	4615      	mov	r5, r2
 8000760:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000762:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000764:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000768:	e884 0003 	stmia.w	r4, {r0, r1}
		  HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 800076c:	1d3b      	adds	r3, r7, #4
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff fd36 	bl	80001e0 <strlen>
 8000774:	4603      	mov	r3, r0
 8000776:	b29a      	uxth	r2, r3
 8000778:	1d39      	adds	r1, r7, #4
 800077a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800077e:	4825      	ldr	r0, [pc, #148]	; (8000814 <main+0x1c8>)
 8000780:	f001 fec9 	bl	8002516 <HAL_UART_Transmit>
	  }

	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_RESET) {
 8000784:	2180      	movs	r1, #128	; 0x80
 8000786:	4824      	ldr	r0, [pc, #144]	; (8000818 <main+0x1cc>)
 8000788:	f001 f9e4 	bl	8001b54 <HAL_GPIO_ReadPin>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d11c      	bne.n	80007cc <main+0x180>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000798:	481f      	ldr	r0, [pc, #124]	; (8000818 <main+0x1cc>)
 800079a:	f001 f9f3 	bl	8001b84 <HAL_GPIO_WritePin>
		  sprintf(buffer, "  pa9(light,on): RESET\n\r");
 800079e:	1d3b      	adds	r3, r7, #4
 80007a0:	4a20      	ldr	r2, [pc, #128]	; (8000824 <main+0x1d8>)
 80007a2:	461c      	mov	r4, r3
 80007a4:	4615      	mov	r5, r2
 80007a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007ae:	c403      	stmia	r4!, {r0, r1}
 80007b0:	7022      	strb	r2, [r4, #0]
		  HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff fd13 	bl	80001e0 <strlen>
 80007ba:	4603      	mov	r3, r0
 80007bc:	b29a      	uxth	r2, r3
 80007be:	1d39      	adds	r1, r7, #4
 80007c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007c4:	4813      	ldr	r0, [pc, #76]	; (8000814 <main+0x1c8>)
 80007c6:	f001 fea6 	bl	8002516 <HAL_UART_Transmit>
 80007ca:	e01b      	b.n	8000804 <main+0x1b8>
	  } else {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80007cc:	2201      	movs	r2, #1
 80007ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007d2:	4811      	ldr	r0, [pc, #68]	; (8000818 <main+0x1cc>)
 80007d4:	f001 f9d6 	bl	8001b84 <HAL_GPIO_WritePin>
		  sprintf(buffer, "  pa9(light,green,off): SET\n\r");
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	4a13      	ldr	r2, [pc, #76]	; (8000828 <main+0x1dc>)
 80007dc:	461c      	mov	r4, r3
 80007de:	4615      	mov	r5, r2
 80007e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007e4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80007e8:	c407      	stmia	r4!, {r0, r1, r2}
 80007ea:	8023      	strh	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	4618      	mov	r0, r3
 80007f0:	f7ff fcf6 	bl	80001e0 <strlen>
 80007f4:	4603      	mov	r3, r0
 80007f6:	b29a      	uxth	r2, r3
 80007f8:	1d39      	adds	r1, r7, #4
 80007fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007fe:	4805      	ldr	r0, [pc, #20]	; (8000814 <main+0x1c8>)
 8000800:	f001 fe89 	bl	8002516 <HAL_UART_Transmit>
//		  		  HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
//		  	  }
//	  }
    //sprintf(buffer, "connect");
    //HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
    HAL_Delay(100);
 8000804:	2064      	movs	r0, #100	; 0x64
 8000806:	f000 fb3f 	bl	8000e88 <HAL_Delay>
  {
 800080a:	e73e      	b.n	800068a <main+0x3e>
 800080c:	200000d0 	.word	0x200000d0
 8000810:	0800365c 	.word	0x0800365c
 8000814:	20000118 	.word	0x20000118
 8000818:	40020000 	.word	0x40020000
 800081c:	0800367c 	.word	0x0800367c
 8000820:	08003690 	.word	0x08003690
 8000824:	080036a8 	.word	0x080036a8
 8000828:	080036c4 	.word	0x080036c4

0800082c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b094      	sub	sp, #80	; 0x50
 8000830:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000832:	f107 0320 	add.w	r3, r7, #32
 8000836:	2230      	movs	r2, #48	; 0x30
 8000838:	2100      	movs	r1, #0
 800083a:	4618      	mov	r0, r3
 800083c:	f002 faf4 	bl	8002e28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
 8000848:	605a      	str	r2, [r3, #4]
 800084a:	609a      	str	r2, [r3, #8]
 800084c:	60da      	str	r2, [r3, #12]
 800084e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000850:	2300      	movs	r3, #0
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	4b28      	ldr	r3, [pc, #160]	; (80008f8 <SystemClock_Config+0xcc>)
 8000856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000858:	4a27      	ldr	r2, [pc, #156]	; (80008f8 <SystemClock_Config+0xcc>)
 800085a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800085e:	6413      	str	r3, [r2, #64]	; 0x40
 8000860:	4b25      	ldr	r3, [pc, #148]	; (80008f8 <SystemClock_Config+0xcc>)
 8000862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000864:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000868:	60bb      	str	r3, [r7, #8]
 800086a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800086c:	2300      	movs	r3, #0
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	4b22      	ldr	r3, [pc, #136]	; (80008fc <SystemClock_Config+0xd0>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a21      	ldr	r2, [pc, #132]	; (80008fc <SystemClock_Config+0xd0>)
 8000876:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800087a:	6013      	str	r3, [r2, #0]
 800087c:	4b1f      	ldr	r3, [pc, #124]	; (80008fc <SystemClock_Config+0xd0>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000888:	2302      	movs	r3, #2
 800088a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800088c:	2301      	movs	r3, #1
 800088e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000890:	2310      	movs	r3, #16
 8000892:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000894:	2302      	movs	r3, #2
 8000896:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000898:	2300      	movs	r3, #0
 800089a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800089c:	2310      	movs	r3, #16
 800089e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008a0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80008a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80008a6:	2304      	movs	r3, #4
 80008a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008aa:	2304      	movs	r3, #4
 80008ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ae:	f107 0320 	add.w	r3, r7, #32
 80008b2:	4618      	mov	r0, r3
 80008b4:	f001 f980 	bl	8001bb8 <HAL_RCC_OscConfig>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008be:	f000 f919 	bl	8000af4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008c2:	230f      	movs	r3, #15
 80008c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008c6:	2302      	movs	r3, #2
 80008c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008d4:	2300      	movs	r3, #0
 80008d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008d8:	f107 030c 	add.w	r3, r7, #12
 80008dc:	2102      	movs	r1, #2
 80008de:	4618      	mov	r0, r3
 80008e0:	f001 fbda 	bl	8002098 <HAL_RCC_ClockConfig>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008ea:	f000 f903 	bl	8000af4 <Error_Handler>
  }
}
 80008ee:	bf00      	nop
 80008f0:	3750      	adds	r7, #80	; 0x50
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40023800 	.word	0x40023800
 80008fc:	40007000 	.word	0x40007000

08000900 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000906:	463b      	mov	r3, r7
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000912:	4b21      	ldr	r3, [pc, #132]	; (8000998 <MX_ADC1_Init+0x98>)
 8000914:	4a21      	ldr	r2, [pc, #132]	; (800099c <MX_ADC1_Init+0x9c>)
 8000916:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000918:	4b1f      	ldr	r3, [pc, #124]	; (8000998 <MX_ADC1_Init+0x98>)
 800091a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800091e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000920:	4b1d      	ldr	r3, [pc, #116]	; (8000998 <MX_ADC1_Init+0x98>)
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000926:	4b1c      	ldr	r3, [pc, #112]	; (8000998 <MX_ADC1_Init+0x98>)
 8000928:	2200      	movs	r2, #0
 800092a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800092c:	4b1a      	ldr	r3, [pc, #104]	; (8000998 <MX_ADC1_Init+0x98>)
 800092e:	2200      	movs	r2, #0
 8000930:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000932:	4b19      	ldr	r3, [pc, #100]	; (8000998 <MX_ADC1_Init+0x98>)
 8000934:	2200      	movs	r2, #0
 8000936:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800093a:	4b17      	ldr	r3, [pc, #92]	; (8000998 <MX_ADC1_Init+0x98>)
 800093c:	2200      	movs	r2, #0
 800093e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000940:	4b15      	ldr	r3, [pc, #84]	; (8000998 <MX_ADC1_Init+0x98>)
 8000942:	4a17      	ldr	r2, [pc, #92]	; (80009a0 <MX_ADC1_Init+0xa0>)
 8000944:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000946:	4b14      	ldr	r3, [pc, #80]	; (8000998 <MX_ADC1_Init+0x98>)
 8000948:	2200      	movs	r2, #0
 800094a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800094c:	4b12      	ldr	r3, [pc, #72]	; (8000998 <MX_ADC1_Init+0x98>)
 800094e:	2201      	movs	r2, #1
 8000950:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <MX_ADC1_Init+0x98>)
 8000954:	2200      	movs	r2, #0
 8000956:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800095a:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <MX_ADC1_Init+0x98>)
 800095c:	2201      	movs	r2, #1
 800095e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000960:	480d      	ldr	r0, [pc, #52]	; (8000998 <MX_ADC1_Init+0x98>)
 8000962:	f000 fab3 	bl	8000ecc <HAL_ADC_Init>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800096c:	f000 f8c2 	bl	8000af4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000970:	2300      	movs	r3, #0
 8000972:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000974:	2301      	movs	r3, #1
 8000976:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000978:	2300      	movs	r3, #0
 800097a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800097c:	463b      	mov	r3, r7
 800097e:	4619      	mov	r1, r3
 8000980:	4805      	ldr	r0, [pc, #20]	; (8000998 <MX_ADC1_Init+0x98>)
 8000982:	f000 fc51 	bl	8001228 <HAL_ADC_ConfigChannel>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800098c:	f000 f8b2 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000990:	bf00      	nop
 8000992:	3710      	adds	r7, #16
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	200000d0 	.word	0x200000d0
 800099c:	40012000 	.word	0x40012000
 80009a0:	0f000001 	.word	0x0f000001

080009a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009a8:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <MX_USART2_UART_Init+0x4c>)
 80009aa:	4a12      	ldr	r2, [pc, #72]	; (80009f4 <MX_USART2_UART_Init+0x50>)
 80009ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009ae:	4b10      	ldr	r3, [pc, #64]	; (80009f0 <MX_USART2_UART_Init+0x4c>)
 80009b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <MX_USART2_UART_Init+0x4c>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <MX_USART2_UART_Init+0x4c>)
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009c2:	4b0b      	ldr	r3, [pc, #44]	; (80009f0 <MX_USART2_UART_Init+0x4c>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009c8:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <MX_USART2_UART_Init+0x4c>)
 80009ca:	220c      	movs	r2, #12
 80009cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ce:	4b08      	ldr	r3, [pc, #32]	; (80009f0 <MX_USART2_UART_Init+0x4c>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d4:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <MX_USART2_UART_Init+0x4c>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009da:	4805      	ldr	r0, [pc, #20]	; (80009f0 <MX_USART2_UART_Init+0x4c>)
 80009dc:	f001 fd4e 	bl	800247c <HAL_UART_Init>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009e6:	f000 f885 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	20000118 	.word	0x20000118
 80009f4:	40004400 	.word	0x40004400

080009f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b08a      	sub	sp, #40	; 0x28
 80009fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	f107 0314 	add.w	r3, r7, #20
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]
 8000a0a:	60da      	str	r2, [r3, #12]
 8000a0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	613b      	str	r3, [r7, #16]
 8000a12:	4b34      	ldr	r3, [pc, #208]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	4a33      	ldr	r2, [pc, #204]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a18:	f043 0304 	orr.w	r3, r3, #4
 8000a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1e:	4b31      	ldr	r3, [pc, #196]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	f003 0304 	and.w	r3, r3, #4
 8000a26:	613b      	str	r3, [r7, #16]
 8000a28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	4b2d      	ldr	r3, [pc, #180]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	4a2c      	ldr	r2, [pc, #176]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a38:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3a:	4b2a      	ldr	r3, [pc, #168]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60bb      	str	r3, [r7, #8]
 8000a4a:	4b26      	ldr	r3, [pc, #152]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	4a25      	ldr	r2, [pc, #148]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	6313      	str	r3, [r2, #48]	; 0x30
 8000a56:	4b23      	ldr	r3, [pc, #140]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	60bb      	str	r3, [r7, #8]
 8000a60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	607b      	str	r3, [r7, #4]
 8000a66:	4b1f      	ldr	r3, [pc, #124]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	4a1e      	ldr	r2, [pc, #120]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a6c:	f043 0302 	orr.w	r3, r3, #2
 8000a70:	6313      	str	r3, [r2, #48]	; 0x30
 8000a72:	4b1c      	ldr	r3, [pc, #112]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	f003 0302 	and.w	r3, r3, #2
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000a84:	4818      	ldr	r0, [pc, #96]	; (8000ae8 <MX_GPIO_Init+0xf0>)
 8000a86:	f001 f87d 	bl	8001b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a90:	4b16      	ldr	r3, [pc, #88]	; (8000aec <MX_GPIO_Init+0xf4>)
 8000a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4814      	ldr	r0, [pc, #80]	; (8000af0 <MX_GPIO_Init+0xf8>)
 8000aa0:	f000 fed6 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8000aa4:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	480a      	ldr	r0, [pc, #40]	; (8000ae8 <MX_GPIO_Init+0xf0>)
 8000abe:	f000 fec7 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ac2:	23c0      	movs	r3, #192	; 0xc0
 8000ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ace:	f107 0314 	add.w	r3, r7, #20
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4804      	ldr	r0, [pc, #16]	; (8000ae8 <MX_GPIO_Init+0xf0>)
 8000ad6:	f000 febb 	bl	8001850 <HAL_GPIO_Init>

}
 8000ada:	bf00      	nop
 8000adc:	3728      	adds	r7, #40	; 0x28
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40020000 	.word	0x40020000
 8000aec:	10210000 	.word	0x10210000
 8000af0:	40020800 	.word	0x40020800

08000af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000afa:	e7fe      	b.n	8000afa <Error_Handler+0x6>

08000afc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	607b      	str	r3, [r7, #4]
 8000b06:	4b10      	ldr	r3, [pc, #64]	; (8000b48 <HAL_MspInit+0x4c>)
 8000b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b0a:	4a0f      	ldr	r2, [pc, #60]	; (8000b48 <HAL_MspInit+0x4c>)
 8000b0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b10:	6453      	str	r3, [r2, #68]	; 0x44
 8000b12:	4b0d      	ldr	r3, [pc, #52]	; (8000b48 <HAL_MspInit+0x4c>)
 8000b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	603b      	str	r3, [r7, #0]
 8000b22:	4b09      	ldr	r3, [pc, #36]	; (8000b48 <HAL_MspInit+0x4c>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b26:	4a08      	ldr	r2, [pc, #32]	; (8000b48 <HAL_MspInit+0x4c>)
 8000b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2e:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <HAL_MspInit+0x4c>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b36:	603b      	str	r3, [r7, #0]
 8000b38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b3a:	2007      	movs	r0, #7
 8000b3c:	f000 fe54 	bl	80017e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40023800 	.word	0x40023800

08000b4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08a      	sub	sp, #40	; 0x28
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a17      	ldr	r2, [pc, #92]	; (8000bc8 <HAL_ADC_MspInit+0x7c>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d127      	bne.n	8000bbe <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	613b      	str	r3, [r7, #16]
 8000b72:	4b16      	ldr	r3, [pc, #88]	; (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b76:	4a15      	ldr	r2, [pc, #84]	; (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b7e:	4b13      	ldr	r3, [pc, #76]	; (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	4a0e      	ldr	r2, [pc, #56]	; (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000baa:	2303      	movs	r3, #3
 8000bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb2:	f107 0314 	add.w	r3, r7, #20
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4805      	ldr	r0, [pc, #20]	; (8000bd0 <HAL_ADC_MspInit+0x84>)
 8000bba:	f000 fe49 	bl	8001850 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000bbe:	bf00      	nop
 8000bc0:	3728      	adds	r7, #40	; 0x28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40012000 	.word	0x40012000
 8000bcc:	40023800 	.word	0x40023800
 8000bd0:	40020000 	.word	0x40020000

08000bd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	; 0x28
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a19      	ldr	r2, [pc, #100]	; (8000c58 <HAL_UART_MspInit+0x84>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d12b      	bne.n	8000c4e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	613b      	str	r3, [r7, #16]
 8000bfa:	4b18      	ldr	r3, [pc, #96]	; (8000c5c <HAL_UART_MspInit+0x88>)
 8000bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bfe:	4a17      	ldr	r2, [pc, #92]	; (8000c5c <HAL_UART_MspInit+0x88>)
 8000c00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c04:	6413      	str	r3, [r2, #64]	; 0x40
 8000c06:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <HAL_UART_MspInit+0x88>)
 8000c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	4b11      	ldr	r3, [pc, #68]	; (8000c5c <HAL_UART_MspInit+0x88>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	4a10      	ldr	r2, [pc, #64]	; (8000c5c <HAL_UART_MspInit+0x88>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6313      	str	r3, [r2, #48]	; 0x30
 8000c22:	4b0e      	ldr	r3, [pc, #56]	; (8000c5c <HAL_UART_MspInit+0x88>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c2e:	230c      	movs	r3, #12
 8000c30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c3e:	2307      	movs	r3, #7
 8000c40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4619      	mov	r1, r3
 8000c48:	4805      	ldr	r0, [pc, #20]	; (8000c60 <HAL_UART_MspInit+0x8c>)
 8000c4a:	f000 fe01 	bl	8001850 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c4e:	bf00      	nop
 8000c50:	3728      	adds	r7, #40	; 0x28
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40004400 	.word	0x40004400
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	40020000 	.word	0x40020000

08000c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c68:	e7fe      	b.n	8000c68 <NMI_Handler+0x4>

08000c6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6e:	e7fe      	b.n	8000c6e <HardFault_Handler+0x4>

08000c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c74:	e7fe      	b.n	8000c74 <MemManage_Handler+0x4>

08000c76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7a:	e7fe      	b.n	8000c7a <BusFault_Handler+0x4>

08000c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c80:	e7fe      	b.n	8000c80 <UsageFault_Handler+0x4>

08000c82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb0:	f000 f8ca 	bl	8000e48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc0:	4a14      	ldr	r2, [pc, #80]	; (8000d14 <_sbrk+0x5c>)
 8000cc2:	4b15      	ldr	r3, [pc, #84]	; (8000d18 <_sbrk+0x60>)
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <_sbrk+0x64>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d102      	bne.n	8000cda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <_sbrk+0x64>)
 8000cd6:	4a12      	ldr	r2, [pc, #72]	; (8000d20 <_sbrk+0x68>)
 8000cd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <_sbrk+0x64>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d207      	bcs.n	8000cf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce8:	f002 f874 	bl	8002dd4 <__errno>
 8000cec:	4602      	mov	r2, r0
 8000cee:	230c      	movs	r3, #12
 8000cf0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf6:	e009      	b.n	8000d0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf8:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <_sbrk+0x64>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cfe:	4b07      	ldr	r3, [pc, #28]	; (8000d1c <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	4a05      	ldr	r2, [pc, #20]	; (8000d1c <_sbrk+0x64>)
 8000d08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3718      	adds	r7, #24
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	20020000 	.word	0x20020000
 8000d18:	00000400 	.word	0x00000400
 8000d1c:	2000009c 	.word	0x2000009c
 8000d20:	20000160 	.word	0x20000160

08000d24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d28:	4b08      	ldr	r3, [pc, #32]	; (8000d4c <SystemInit+0x28>)
 8000d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d2e:	4a07      	ldr	r2, [pc, #28]	; (8000d4c <SystemInit+0x28>)
 8000d30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d38:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <SystemInit+0x28>)
 8000d3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d3e:	609a      	str	r2, [r3, #8]
#endif
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000d54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000d56:	e003      	b.n	8000d60 <LoopCopyDataInit>

08000d58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000d58:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000d5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000d5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000d5e:	3104      	adds	r1, #4

08000d60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000d60:	480b      	ldr	r0, [pc, #44]	; (8000d90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000d62:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000d64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000d66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000d68:	d3f6      	bcc.n	8000d58 <CopyDataInit>
  ldr  r2, =_sbss
 8000d6a:	4a0b      	ldr	r2, [pc, #44]	; (8000d98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000d6c:	e002      	b.n	8000d74 <LoopFillZerobss>

08000d6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000d6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000d70:	f842 3b04 	str.w	r3, [r2], #4

08000d74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000d74:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000d76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000d78:	d3f9      	bcc.n	8000d6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d7a:	f7ff ffd3 	bl	8000d24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d7e:	f002 f82f 	bl	8002de0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d82:	f7ff fc63 	bl	800064c <main>
  bx  lr    
 8000d86:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d88:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000d8c:	08003740 	.word	0x08003740
  ldr  r0, =_sdata
 8000d90:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000d94:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000d98:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000d9c:	20000160 	.word	0x20000160

08000da0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000da0:	e7fe      	b.n	8000da0 <ADC_IRQHandler>
	...

08000da4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da8:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <HAL_Init+0x40>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a0d      	ldr	r2, [pc, #52]	; (8000de4 <HAL_Init+0x40>)
 8000dae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000db2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000db4:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <HAL_Init+0x40>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a0a      	ldr	r2, [pc, #40]	; (8000de4 <HAL_Init+0x40>)
 8000dba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dc0:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <HAL_Init+0x40>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a07      	ldr	r2, [pc, #28]	; (8000de4 <HAL_Init+0x40>)
 8000dc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dcc:	2003      	movs	r0, #3
 8000dce:	f000 fd0b 	bl	80017e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	f000 f808 	bl	8000de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd8:	f7ff fe90 	bl	8000afc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40023c00 	.word	0x40023c00

08000de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000df0:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <HAL_InitTick+0x54>)
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	4b12      	ldr	r3, [pc, #72]	; (8000e40 <HAL_InitTick+0x58>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	4619      	mov	r1, r3
 8000dfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e06:	4618      	mov	r0, r3
 8000e08:	f000 fd15 	bl	8001836 <HAL_SYSTICK_Config>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e00e      	b.n	8000e34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2b0f      	cmp	r3, #15
 8000e1a:	d80a      	bhi.n	8000e32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	6879      	ldr	r1, [r7, #4]
 8000e20:	f04f 30ff 	mov.w	r0, #4294967295
 8000e24:	f000 fceb 	bl	80017fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e28:	4a06      	ldr	r2, [pc, #24]	; (8000e44 <HAL_InitTick+0x5c>)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	e000      	b.n	8000e34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000004 	.word	0x20000004
 8000e40:	2000000c 	.word	0x2000000c
 8000e44:	20000008 	.word	0x20000008

08000e48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e4c:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <HAL_IncTick+0x20>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	461a      	mov	r2, r3
 8000e52:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <HAL_IncTick+0x24>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4413      	add	r3, r2
 8000e58:	4a04      	ldr	r2, [pc, #16]	; (8000e6c <HAL_IncTick+0x24>)
 8000e5a:	6013      	str	r3, [r2, #0]
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	2000000c 	.word	0x2000000c
 8000e6c:	20000158 	.word	0x20000158

08000e70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  return uwTick;
 8000e74:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <HAL_GetTick+0x14>)
 8000e76:	681b      	ldr	r3, [r3, #0]
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	20000158 	.word	0x20000158

08000e88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e90:	f7ff ffee 	bl	8000e70 <HAL_GetTick>
 8000e94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ea0:	d005      	beq.n	8000eae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ea2:	4b09      	ldr	r3, [pc, #36]	; (8000ec8 <HAL_Delay+0x40>)
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	4413      	add	r3, r2
 8000eac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000eae:	bf00      	nop
 8000eb0:	f7ff ffde 	bl	8000e70 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	68fa      	ldr	r2, [r7, #12]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d8f7      	bhi.n	8000eb0 <HAL_Delay+0x28>
  {
  }
}
 8000ec0:	bf00      	nop
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	2000000c 	.word	0x2000000c

08000ecc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d101      	bne.n	8000ee2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e033      	b.n	8000f4a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d109      	bne.n	8000efe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f7ff fe2e 	bl	8000b4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f02:	f003 0310 	and.w	r3, r3, #16
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d118      	bne.n	8000f3c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f12:	f023 0302 	bic.w	r3, r3, #2
 8000f16:	f043 0202 	orr.w	r2, r3, #2
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f000 fab4 	bl	800148c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2200      	movs	r2, #0
 8000f28:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2e:	f023 0303 	bic.w	r3, r3, #3
 8000f32:	f043 0201 	orr.w	r2, r3, #1
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	641a      	str	r2, [r3, #64]	; 0x40
 8000f3a:	e001      	b.n	8000f40 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2200      	movs	r2, #0
 8000f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d101      	bne.n	8000f6e <HAL_ADC_Start+0x1a>
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	e08a      	b.n	8001084 <HAL_ADC_Start+0x130>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2201      	movs	r2, #1
 8000f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	f003 0301 	and.w	r3, r3, #1
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d018      	beq.n	8000fb6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	689a      	ldr	r2, [r3, #8]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f042 0201 	orr.w	r2, r2, #1
 8000f92:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f94:	4b3e      	ldr	r3, [pc, #248]	; (8001090 <HAL_ADC_Start+0x13c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a3e      	ldr	r2, [pc, #248]	; (8001094 <HAL_ADC_Start+0x140>)
 8000f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f9e:	0c9a      	lsrs	r2, r3, #18
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	4413      	add	r3, r2
 8000fa6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000fa8:	e002      	b.n	8000fb0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	3b01      	subs	r3, #1
 8000fae:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f9      	bne.n	8000faa <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	f003 0301 	and.w	r3, r3, #1
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d15e      	bne.n	8001082 <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fcc:	f023 0301 	bic.w	r3, r3, #1
 8000fd0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d007      	beq.n	8000ff6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fee:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ffe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001002:	d106      	bne.n	8001012 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001008:	f023 0206 	bic.w	r2, r3, #6
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	645a      	str	r2, [r3, #68]	; 0x44
 8001010:	e002      	b.n	8001018 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2200      	movs	r2, #0
 8001016:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2200      	movs	r2, #0
 800101c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001020:	4b1d      	ldr	r3, [pc, #116]	; (8001098 <HAL_ADC_Start+0x144>)
 8001022:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800102c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f003 031f 	and.w	r3, r3, #31
 8001036:	2b00      	cmp	r3, #0
 8001038:	d10f      	bne.n	800105a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d11c      	bne.n	8001082 <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	689a      	ldr	r2, [r3, #8]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	e013      	b.n	8001082 <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a0f      	ldr	r2, [pc, #60]	; (800109c <HAL_ADC_Start+0x148>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d10e      	bne.n	8001082 <HAL_ADC_Start+0x12e>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d107      	bne.n	8001082 <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	689a      	ldr	r2, [r3, #8]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001080:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001082:	2300      	movs	r3, #0
}
 8001084:	4618      	mov	r0, r3
 8001086:	3714      	adds	r7, #20
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	20000004 	.word	0x20000004
 8001094:	431bde83 	.word	0x431bde83
 8001098:	40012300 	.word	0x40012300
 800109c:	40012000 	.word	0x40012000

080010a0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d101      	bne.n	80010b6 <HAL_ADC_Stop+0x16>
 80010b2:	2302      	movs	r3, #2
 80010b4:	e021      	b.n	80010fa <HAL_ADC_Stop+0x5a>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2201      	movs	r2, #1
 80010ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	689a      	ldr	r2, [r3, #8]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f022 0201 	bic.w	r2, r2, #1
 80010cc:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	f003 0301 	and.w	r3, r3, #1
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d109      	bne.n	80010f0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010e4:	f023 0301 	bic.w	r3, r3, #1
 80010e8:	f043 0201 	orr.w	r2, r3, #1
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80010f8:	2300      	movs	r3, #0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b084      	sub	sp, #16
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
 800110e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800111e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001122:	d113      	bne.n	800114c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800112e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001132:	d10b      	bne.n	800114c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001138:	f043 0220 	orr.w	r2, r3, #32
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	e05c      	b.n	8001206 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800114c:	f7ff fe90 	bl	8000e70 <HAL_GetTick>
 8001150:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001152:	e01a      	b.n	800118a <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800115a:	d016      	beq.n	800118a <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d007      	beq.n	8001172 <HAL_ADC_PollForConversion+0x6c>
 8001162:	f7ff fe85 	bl	8000e70 <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	683a      	ldr	r2, [r7, #0]
 800116e:	429a      	cmp	r2, r3
 8001170:	d20b      	bcs.n	800118a <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001176:	f043 0204 	orr.w	r2, r3, #4
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2200      	movs	r2, #0
 8001182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e03d      	b.n	8001206 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	2b02      	cmp	r3, #2
 8001196:	d1dd      	bne.n	8001154 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f06f 0212 	mvn.w	r2, #18
 80011a0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d123      	bne.n	8001204 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d11f      	bne.n	8001204 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ca:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d006      	beq.n	80011e0 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d111      	bne.n	8001204 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d105      	bne.n	8001204 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fc:	f043 0201 	orr.w	r2, r3, #1
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800120e:	b480      	push	{r7}
 8001210:	b083      	sub	sp, #12
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800121c:	4618      	mov	r0, r3
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001232:	2300      	movs	r3, #0
 8001234:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800123c:	2b01      	cmp	r3, #1
 800123e:	d101      	bne.n	8001244 <HAL_ADC_ConfigChannel+0x1c>
 8001240:	2302      	movs	r3, #2
 8001242:	e113      	b.n	800146c <HAL_ADC_ConfigChannel+0x244>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2201      	movs	r2, #1
 8001248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2b09      	cmp	r3, #9
 8001252:	d925      	bls.n	80012a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	68d9      	ldr	r1, [r3, #12]
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	b29b      	uxth	r3, r3
 8001260:	461a      	mov	r2, r3
 8001262:	4613      	mov	r3, r2
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	4413      	add	r3, r2
 8001268:	3b1e      	subs	r3, #30
 800126a:	2207      	movs	r2, #7
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	43da      	mvns	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	400a      	ands	r2, r1
 8001278:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	68d9      	ldr	r1, [r3, #12]
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	689a      	ldr	r2, [r3, #8]
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	b29b      	uxth	r3, r3
 800128a:	4618      	mov	r0, r3
 800128c:	4603      	mov	r3, r0
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	4403      	add	r3, r0
 8001292:	3b1e      	subs	r3, #30
 8001294:	409a      	lsls	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	430a      	orrs	r2, r1
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	e022      	b.n	80012e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	6919      	ldr	r1, [r3, #16]
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	461a      	mov	r2, r3
 80012ae:	4613      	mov	r3, r2
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	4413      	add	r3, r2
 80012b4:	2207      	movs	r2, #7
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	43da      	mvns	r2, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	400a      	ands	r2, r1
 80012c2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	6919      	ldr	r1, [r3, #16]
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	689a      	ldr	r2, [r3, #8]
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	4618      	mov	r0, r3
 80012d6:	4603      	mov	r3, r0
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	4403      	add	r3, r0
 80012dc:	409a      	lsls	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	430a      	orrs	r2, r1
 80012e4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	2b06      	cmp	r3, #6
 80012ec:	d824      	bhi.n	8001338 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685a      	ldr	r2, [r3, #4]
 80012f8:	4613      	mov	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	3b05      	subs	r3, #5
 8001300:	221f      	movs	r2, #31
 8001302:	fa02 f303 	lsl.w	r3, r2, r3
 8001306:	43da      	mvns	r2, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	400a      	ands	r2, r1
 800130e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	b29b      	uxth	r3, r3
 800131c:	4618      	mov	r0, r3
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685a      	ldr	r2, [r3, #4]
 8001322:	4613      	mov	r3, r2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	4413      	add	r3, r2
 8001328:	3b05      	subs	r3, #5
 800132a:	fa00 f203 	lsl.w	r2, r0, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	430a      	orrs	r2, r1
 8001334:	635a      	str	r2, [r3, #52]	; 0x34
 8001336:	e04c      	b.n	80013d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2b0c      	cmp	r3, #12
 800133e:	d824      	bhi.n	800138a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685a      	ldr	r2, [r3, #4]
 800134a:	4613      	mov	r3, r2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	3b23      	subs	r3, #35	; 0x23
 8001352:	221f      	movs	r2, #31
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	43da      	mvns	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	400a      	ands	r2, r1
 8001360:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	b29b      	uxth	r3, r3
 800136e:	4618      	mov	r0, r3
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685a      	ldr	r2, [r3, #4]
 8001374:	4613      	mov	r3, r2
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	4413      	add	r3, r2
 800137a:	3b23      	subs	r3, #35	; 0x23
 800137c:	fa00 f203 	lsl.w	r2, r0, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	430a      	orrs	r2, r1
 8001386:	631a      	str	r2, [r3, #48]	; 0x30
 8001388:	e023      	b.n	80013d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685a      	ldr	r2, [r3, #4]
 8001394:	4613      	mov	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	4413      	add	r3, r2
 800139a:	3b41      	subs	r3, #65	; 0x41
 800139c:	221f      	movs	r2, #31
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	43da      	mvns	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	400a      	ands	r2, r1
 80013aa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	4618      	mov	r0, r3
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685a      	ldr	r2, [r3, #4]
 80013be:	4613      	mov	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	4413      	add	r3, r2
 80013c4:	3b41      	subs	r3, #65	; 0x41
 80013c6:	fa00 f203 	lsl.w	r2, r0, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	430a      	orrs	r2, r1
 80013d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013d2:	4b29      	ldr	r3, [pc, #164]	; (8001478 <HAL_ADC_ConfigChannel+0x250>)
 80013d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a28      	ldr	r2, [pc, #160]	; (800147c <HAL_ADC_ConfigChannel+0x254>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d10f      	bne.n	8001400 <HAL_ADC_ConfigChannel+0x1d8>
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b12      	cmp	r3, #18
 80013e6:	d10b      	bne.n	8001400 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a1d      	ldr	r2, [pc, #116]	; (800147c <HAL_ADC_ConfigChannel+0x254>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d12b      	bne.n	8001462 <HAL_ADC_ConfigChannel+0x23a>
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a1c      	ldr	r2, [pc, #112]	; (8001480 <HAL_ADC_ConfigChannel+0x258>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d003      	beq.n	800141c <HAL_ADC_ConfigChannel+0x1f4>
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b11      	cmp	r3, #17
 800141a:	d122      	bne.n	8001462 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a11      	ldr	r2, [pc, #68]	; (8001480 <HAL_ADC_ConfigChannel+0x258>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d111      	bne.n	8001462 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800143e:	4b11      	ldr	r3, [pc, #68]	; (8001484 <HAL_ADC_ConfigChannel+0x25c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a11      	ldr	r2, [pc, #68]	; (8001488 <HAL_ADC_ConfigChannel+0x260>)
 8001444:	fba2 2303 	umull	r2, r3, r2, r3
 8001448:	0c9a      	lsrs	r2, r3, #18
 800144a:	4613      	mov	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001454:	e002      	b.n	800145c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	3b01      	subs	r3, #1
 800145a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f9      	bne.n	8001456 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2200      	movs	r2, #0
 8001466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	40012300 	.word	0x40012300
 800147c:	40012000 	.word	0x40012000
 8001480:	10000012 	.word	0x10000012
 8001484:	20000004 	.word	0x20000004
 8001488:	431bde83 	.word	0x431bde83

0800148c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001494:	4b79      	ldr	r3, [pc, #484]	; (800167c <ADC_Init+0x1f0>)
 8001496:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	431a      	orrs	r2, r3
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	685a      	ldr	r2, [r3, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	6859      	ldr	r1, [r3, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	691b      	ldr	r3, [r3, #16]
 80014cc:	021a      	lsls	r2, r3, #8
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	430a      	orrs	r2, r1
 80014d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	685a      	ldr	r2, [r3, #4]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80014e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	6859      	ldr	r1, [r3, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689a      	ldr	r2, [r3, #8]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	430a      	orrs	r2, r1
 80014f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	689a      	ldr	r2, [r3, #8]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001506:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6899      	ldr	r1, [r3, #8]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	68da      	ldr	r2, [r3, #12]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	430a      	orrs	r2, r1
 8001518:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800151e:	4a58      	ldr	r2, [pc, #352]	; (8001680 <ADC_Init+0x1f4>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d022      	beq.n	800156a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689a      	ldr	r2, [r3, #8]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001532:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	6899      	ldr	r1, [r3, #8]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	430a      	orrs	r2, r1
 8001544:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	689a      	ldr	r2, [r3, #8]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001554:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6899      	ldr	r1, [r3, #8]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	430a      	orrs	r2, r1
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	e00f      	b.n	800158a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	689a      	ldr	r2, [r3, #8]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001578:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	689a      	ldr	r2, [r3, #8]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001588:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	689a      	ldr	r2, [r3, #8]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f022 0202 	bic.w	r2, r2, #2
 8001598:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	6899      	ldr	r1, [r3, #8]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	7e1b      	ldrb	r3, [r3, #24]
 80015a4:	005a      	lsls	r2, r3, #1
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	430a      	orrs	r2, r1
 80015ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d01b      	beq.n	80015f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	685a      	ldr	r2, [r3, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80015d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6859      	ldr	r1, [r3, #4]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e2:	3b01      	subs	r3, #1
 80015e4:	035a      	lsls	r2, r3, #13
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	430a      	orrs	r2, r1
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	e007      	b.n	8001600 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	685a      	ldr	r2, [r3, #4]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800160e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	3b01      	subs	r3, #1
 800161c:	051a      	lsls	r2, r3, #20
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	430a      	orrs	r2, r1
 8001624:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	689a      	ldr	r2, [r3, #8]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001634:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	6899      	ldr	r1, [r3, #8]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001642:	025a      	lsls	r2, r3, #9
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	430a      	orrs	r2, r1
 800164a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800165a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	6899      	ldr	r1, [r3, #8]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	695b      	ldr	r3, [r3, #20]
 8001666:	029a      	lsls	r2, r3, #10
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	430a      	orrs	r2, r1
 800166e:	609a      	str	r2, [r3, #8]
}
 8001670:	bf00      	nop
 8001672:	3714      	adds	r7, #20
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	40012300 	.word	0x40012300
 8001680:	0f000001 	.word	0x0f000001

08001684 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001694:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016a0:	4013      	ands	r3, r2
 80016a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016b6:	4a04      	ldr	r2, [pc, #16]	; (80016c8 <__NVIC_SetPriorityGrouping+0x44>)
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	60d3      	str	r3, [r2, #12]
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016d0:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <__NVIC_GetPriorityGrouping+0x18>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	0a1b      	lsrs	r3, r3, #8
 80016d6:	f003 0307 	and.w	r3, r3, #7
}
 80016da:	4618      	mov	r0, r3
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	6039      	str	r1, [r7, #0]
 80016f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	db0a      	blt.n	8001712 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	490c      	ldr	r1, [pc, #48]	; (8001734 <__NVIC_SetPriority+0x4c>)
 8001702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001706:	0112      	lsls	r2, r2, #4
 8001708:	b2d2      	uxtb	r2, r2
 800170a:	440b      	add	r3, r1
 800170c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001710:	e00a      	b.n	8001728 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	b2da      	uxtb	r2, r3
 8001716:	4908      	ldr	r1, [pc, #32]	; (8001738 <__NVIC_SetPriority+0x50>)
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	f003 030f 	and.w	r3, r3, #15
 800171e:	3b04      	subs	r3, #4
 8001720:	0112      	lsls	r2, r2, #4
 8001722:	b2d2      	uxtb	r2, r2
 8001724:	440b      	add	r3, r1
 8001726:	761a      	strb	r2, [r3, #24]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000e100 	.word	0xe000e100
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	; 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	f1c3 0307 	rsb	r3, r3, #7
 8001756:	2b04      	cmp	r3, #4
 8001758:	bf28      	it	cs
 800175a:	2304      	movcs	r3, #4
 800175c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	3304      	adds	r3, #4
 8001762:	2b06      	cmp	r3, #6
 8001764:	d902      	bls.n	800176c <NVIC_EncodePriority+0x30>
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	3b03      	subs	r3, #3
 800176a:	e000      	b.n	800176e <NVIC_EncodePriority+0x32>
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001770:	f04f 32ff 	mov.w	r2, #4294967295
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43da      	mvns	r2, r3
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	401a      	ands	r2, r3
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001784:	f04f 31ff 	mov.w	r1, #4294967295
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	fa01 f303 	lsl.w	r3, r1, r3
 800178e:	43d9      	mvns	r1, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001794:	4313      	orrs	r3, r2
         );
}
 8001796:	4618      	mov	r0, r3
 8001798:	3724      	adds	r7, #36	; 0x24
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
	...

080017a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017b4:	d301      	bcc.n	80017ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017b6:	2301      	movs	r3, #1
 80017b8:	e00f      	b.n	80017da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ba:	4a0a      	ldr	r2, [pc, #40]	; (80017e4 <SysTick_Config+0x40>)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3b01      	subs	r3, #1
 80017c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017c2:	210f      	movs	r1, #15
 80017c4:	f04f 30ff 	mov.w	r0, #4294967295
 80017c8:	f7ff ff8e 	bl	80016e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017cc:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <SysTick_Config+0x40>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017d2:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <SysTick_Config+0x40>)
 80017d4:	2207      	movs	r2, #7
 80017d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	e000e010 	.word	0xe000e010

080017e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff ff47 	bl	8001684 <__NVIC_SetPriorityGrouping>
}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017fe:	b580      	push	{r7, lr}
 8001800:	b086      	sub	sp, #24
 8001802:	af00      	add	r7, sp, #0
 8001804:	4603      	mov	r3, r0
 8001806:	60b9      	str	r1, [r7, #8]
 8001808:	607a      	str	r2, [r7, #4]
 800180a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001810:	f7ff ff5c 	bl	80016cc <__NVIC_GetPriorityGrouping>
 8001814:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	68b9      	ldr	r1, [r7, #8]
 800181a:	6978      	ldr	r0, [r7, #20]
 800181c:	f7ff ff8e 	bl	800173c <NVIC_EncodePriority>
 8001820:	4602      	mov	r2, r0
 8001822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001826:	4611      	mov	r1, r2
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff ff5d 	bl	80016e8 <__NVIC_SetPriority>
}
 800182e:	bf00      	nop
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b082      	sub	sp, #8
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff ffb0 	bl	80017a4 <SysTick_Config>
 8001844:	4603      	mov	r3, r0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
	...

08001850 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001850:	b480      	push	{r7}
 8001852:	b089      	sub	sp, #36	; 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001862:	2300      	movs	r3, #0
 8001864:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001866:	2300      	movs	r3, #0
 8001868:	61fb      	str	r3, [r7, #28]
 800186a:	e159      	b.n	8001b20 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800186c:	2201      	movs	r2, #1
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	4013      	ands	r3, r2
 800187e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	429a      	cmp	r2, r3
 8001886:	f040 8148 	bne.w	8001b1a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d00b      	beq.n	80018aa <HAL_GPIO_Init+0x5a>
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	2b02      	cmp	r3, #2
 8001898:	d007      	beq.n	80018aa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800189e:	2b11      	cmp	r3, #17
 80018a0:	d003      	beq.n	80018aa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b12      	cmp	r3, #18
 80018a8:	d130      	bne.n	800190c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	2203      	movs	r2, #3
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43db      	mvns	r3, r3
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	4013      	ands	r3, r2
 80018c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	68da      	ldr	r2, [r3, #12]
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	69ba      	ldr	r2, [r7, #24]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	69ba      	ldr	r2, [r7, #24]
 80018d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018e0:	2201      	movs	r2, #1
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	43db      	mvns	r3, r3
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4013      	ands	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	091b      	lsrs	r3, r3, #4
 80018f6:	f003 0201 	and.w	r2, r3, #1
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	4313      	orrs	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	2203      	movs	r2, #3
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	43db      	mvns	r3, r3
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4013      	ands	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	689a      	ldr	r2, [r3, #8]
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	fa02 f303 	lsl.w	r3, r2, r3
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	4313      	orrs	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	2b02      	cmp	r3, #2
 8001942:	d003      	beq.n	800194c <HAL_GPIO_Init+0xfc>
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	2b12      	cmp	r3, #18
 800194a:	d123      	bne.n	8001994 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	08da      	lsrs	r2, r3, #3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	3208      	adds	r2, #8
 8001954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001958:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	f003 0307 	and.w	r3, r3, #7
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	220f      	movs	r2, #15
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	43db      	mvns	r3, r3
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4013      	ands	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	691a      	ldr	r2, [r3, #16]
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4313      	orrs	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	08da      	lsrs	r2, r3, #3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	3208      	adds	r2, #8
 800198e:	69b9      	ldr	r1, [r7, #24]
 8001990:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	2203      	movs	r2, #3
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	43db      	mvns	r3, r3
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	4013      	ands	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f003 0203 	and.w	r2, r3, #3
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	4313      	orrs	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	f000 80a2 	beq.w	8001b1a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	4b56      	ldr	r3, [pc, #344]	; (8001b34 <HAL_GPIO_Init+0x2e4>)
 80019dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019de:	4a55      	ldr	r2, [pc, #340]	; (8001b34 <HAL_GPIO_Init+0x2e4>)
 80019e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019e4:	6453      	str	r3, [r2, #68]	; 0x44
 80019e6:	4b53      	ldr	r3, [pc, #332]	; (8001b34 <HAL_GPIO_Init+0x2e4>)
 80019e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019f2:	4a51      	ldr	r2, [pc, #324]	; (8001b38 <HAL_GPIO_Init+0x2e8>)
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	089b      	lsrs	r3, r3, #2
 80019f8:	3302      	adds	r3, #2
 80019fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	220f      	movs	r2, #15
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	43db      	mvns	r3, r3
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	4013      	ands	r3, r2
 8001a14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a48      	ldr	r2, [pc, #288]	; (8001b3c <HAL_GPIO_Init+0x2ec>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d019      	beq.n	8001a52 <HAL_GPIO_Init+0x202>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a47      	ldr	r2, [pc, #284]	; (8001b40 <HAL_GPIO_Init+0x2f0>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d013      	beq.n	8001a4e <HAL_GPIO_Init+0x1fe>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a46      	ldr	r2, [pc, #280]	; (8001b44 <HAL_GPIO_Init+0x2f4>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d00d      	beq.n	8001a4a <HAL_GPIO_Init+0x1fa>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a45      	ldr	r2, [pc, #276]	; (8001b48 <HAL_GPIO_Init+0x2f8>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d007      	beq.n	8001a46 <HAL_GPIO_Init+0x1f6>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a44      	ldr	r2, [pc, #272]	; (8001b4c <HAL_GPIO_Init+0x2fc>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d101      	bne.n	8001a42 <HAL_GPIO_Init+0x1f2>
 8001a3e:	2304      	movs	r3, #4
 8001a40:	e008      	b.n	8001a54 <HAL_GPIO_Init+0x204>
 8001a42:	2307      	movs	r3, #7
 8001a44:	e006      	b.n	8001a54 <HAL_GPIO_Init+0x204>
 8001a46:	2303      	movs	r3, #3
 8001a48:	e004      	b.n	8001a54 <HAL_GPIO_Init+0x204>
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	e002      	b.n	8001a54 <HAL_GPIO_Init+0x204>
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e000      	b.n	8001a54 <HAL_GPIO_Init+0x204>
 8001a52:	2300      	movs	r3, #0
 8001a54:	69fa      	ldr	r2, [r7, #28]
 8001a56:	f002 0203 	and.w	r2, r2, #3
 8001a5a:	0092      	lsls	r2, r2, #2
 8001a5c:	4093      	lsls	r3, r2
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a64:	4934      	ldr	r1, [pc, #208]	; (8001b38 <HAL_GPIO_Init+0x2e8>)
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	089b      	lsrs	r3, r3, #2
 8001a6a:	3302      	adds	r3, #2
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a72:	4b37      	ldr	r3, [pc, #220]	; (8001b50 <HAL_GPIO_Init+0x300>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d003      	beq.n	8001a96 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a96:	4a2e      	ldr	r2, [pc, #184]	; (8001b50 <HAL_GPIO_Init+0x300>)
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a9c:	4b2c      	ldr	r3, [pc, #176]	; (8001b50 <HAL_GPIO_Init+0x300>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ac0:	4a23      	ldr	r2, [pc, #140]	; (8001b50 <HAL_GPIO_Init+0x300>)
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ac6:	4b22      	ldr	r3, [pc, #136]	; (8001b50 <HAL_GPIO_Init+0x300>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001aea:	4a19      	ldr	r2, [pc, #100]	; (8001b50 <HAL_GPIO_Init+0x300>)
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001af0:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <HAL_GPIO_Init+0x300>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	43db      	mvns	r3, r3
 8001afa:	69ba      	ldr	r2, [r7, #24]
 8001afc:	4013      	ands	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b14:	4a0e      	ldr	r2, [pc, #56]	; (8001b50 <HAL_GPIO_Init+0x300>)
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	61fb      	str	r3, [r7, #28]
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	2b0f      	cmp	r3, #15
 8001b24:	f67f aea2 	bls.w	800186c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b28:	bf00      	nop
 8001b2a:	3724      	adds	r7, #36	; 0x24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	40023800 	.word	0x40023800
 8001b38:	40013800 	.word	0x40013800
 8001b3c:	40020000 	.word	0x40020000
 8001b40:	40020400 	.word	0x40020400
 8001b44:	40020800 	.word	0x40020800
 8001b48:	40020c00 	.word	0x40020c00
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	40013c00 	.word	0x40013c00

08001b54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	691a      	ldr	r2, [r3, #16]
 8001b64:	887b      	ldrh	r3, [r7, #2]
 8001b66:	4013      	ands	r3, r2
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d002      	beq.n	8001b72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	73fb      	strb	r3, [r7, #15]
 8001b70:	e001      	b.n	8001b76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b72:	2300      	movs	r3, #0
 8001b74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3714      	adds	r7, #20
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	807b      	strh	r3, [r7, #2]
 8001b90:	4613      	mov	r3, r2
 8001b92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b94:	787b      	ldrb	r3, [r7, #1]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d003      	beq.n	8001ba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b9a:	887a      	ldrh	r2, [r7, #2]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ba0:	e003      	b.n	8001baa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ba2:	887b      	ldrh	r3, [r7, #2]
 8001ba4:	041a      	lsls	r2, r3, #16
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	619a      	str	r2, [r3, #24]
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
	...

08001bb8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d101      	bne.n	8001bca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e25b      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d075      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001bd6:	4ba3      	ldr	r3, [pc, #652]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f003 030c 	and.w	r3, r3, #12
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	d00c      	beq.n	8001bfc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001be2:	4ba0      	ldr	r3, [pc, #640]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001bea:	2b08      	cmp	r3, #8
 8001bec:	d112      	bne.n	8001c14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bee:	4b9d      	ldr	r3, [pc, #628]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bf6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bfa:	d10b      	bne.n	8001c14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bfc:	4b99      	ldr	r3, [pc, #612]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d05b      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x108>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d157      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e236      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c1c:	d106      	bne.n	8001c2c <HAL_RCC_OscConfig+0x74>
 8001c1e:	4b91      	ldr	r3, [pc, #580]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a90      	ldr	r2, [pc, #576]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c28:	6013      	str	r3, [r2, #0]
 8001c2a:	e01d      	b.n	8001c68 <HAL_RCC_OscConfig+0xb0>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c34:	d10c      	bne.n	8001c50 <HAL_RCC_OscConfig+0x98>
 8001c36:	4b8b      	ldr	r3, [pc, #556]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a8a      	ldr	r2, [pc, #552]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c40:	6013      	str	r3, [r2, #0]
 8001c42:	4b88      	ldr	r3, [pc, #544]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a87      	ldr	r2, [pc, #540]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c4c:	6013      	str	r3, [r2, #0]
 8001c4e:	e00b      	b.n	8001c68 <HAL_RCC_OscConfig+0xb0>
 8001c50:	4b84      	ldr	r3, [pc, #528]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a83      	ldr	r2, [pc, #524]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c5a:	6013      	str	r3, [r2, #0]
 8001c5c:	4b81      	ldr	r3, [pc, #516]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a80      	ldr	r2, [pc, #512]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d013      	beq.n	8001c98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c70:	f7ff f8fe 	bl	8000e70 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c78:	f7ff f8fa 	bl	8000e70 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b64      	cmp	r3, #100	; 0x64
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e1fb      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c8a:	4b76      	ldr	r3, [pc, #472]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d0f0      	beq.n	8001c78 <HAL_RCC_OscConfig+0xc0>
 8001c96:	e014      	b.n	8001cc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c98:	f7ff f8ea 	bl	8000e70 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ca0:	f7ff f8e6 	bl	8000e70 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b64      	cmp	r3, #100	; 0x64
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e1e7      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cb2:	4b6c      	ldr	r3, [pc, #432]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_OscConfig+0xe8>
 8001cbe:	e000      	b.n	8001cc2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d063      	beq.n	8001d96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001cce:	4b65      	ldr	r3, [pc, #404]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f003 030c 	and.w	r3, r3, #12
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d00b      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cda:	4b62      	ldr	r3, [pc, #392]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ce2:	2b08      	cmp	r3, #8
 8001ce4:	d11c      	bne.n	8001d20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ce6:	4b5f      	ldr	r3, [pc, #380]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d116      	bne.n	8001d20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cf2:	4b5c      	ldr	r3, [pc, #368]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d005      	beq.n	8001d0a <HAL_RCC_OscConfig+0x152>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d001      	beq.n	8001d0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e1bb      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d0a:	4b56      	ldr	r3, [pc, #344]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	00db      	lsls	r3, r3, #3
 8001d18:	4952      	ldr	r1, [pc, #328]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d1e:	e03a      	b.n	8001d96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d020      	beq.n	8001d6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d28:	4b4f      	ldr	r3, [pc, #316]	; (8001e68 <HAL_RCC_OscConfig+0x2b0>)
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2e:	f7ff f89f 	bl	8000e70 <HAL_GetTick>
 8001d32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d34:	e008      	b.n	8001d48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d36:	f7ff f89b 	bl	8000e70 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d901      	bls.n	8001d48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e19c      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d48:	4b46      	ldr	r3, [pc, #280]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d0f0      	beq.n	8001d36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d54:	4b43      	ldr	r3, [pc, #268]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	691b      	ldr	r3, [r3, #16]
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	4940      	ldr	r1, [pc, #256]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	600b      	str	r3, [r1, #0]
 8001d68:	e015      	b.n	8001d96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d6a:	4b3f      	ldr	r3, [pc, #252]	; (8001e68 <HAL_RCC_OscConfig+0x2b0>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d70:	f7ff f87e 	bl	8000e70 <HAL_GetTick>
 8001d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d78:	f7ff f87a 	bl	8000e70 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e17b      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d8a:	4b36      	ldr	r3, [pc, #216]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1f0      	bne.n	8001d78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0308 	and.w	r3, r3, #8
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d030      	beq.n	8001e04 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d016      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001daa:	4b30      	ldr	r3, [pc, #192]	; (8001e6c <HAL_RCC_OscConfig+0x2b4>)
 8001dac:	2201      	movs	r2, #1
 8001dae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001db0:	f7ff f85e 	bl	8000e70 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001db8:	f7ff f85a 	bl	8000e70 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e15b      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dca:	4b26      	ldr	r3, [pc, #152]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001dcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d0f0      	beq.n	8001db8 <HAL_RCC_OscConfig+0x200>
 8001dd6:	e015      	b.n	8001e04 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dd8:	4b24      	ldr	r3, [pc, #144]	; (8001e6c <HAL_RCC_OscConfig+0x2b4>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dde:	f7ff f847 	bl	8000e70 <HAL_GetTick>
 8001de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001de4:	e008      	b.n	8001df8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001de6:	f7ff f843 	bl	8000e70 <HAL_GetTick>
 8001dea:	4602      	mov	r2, r0
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d901      	bls.n	8001df8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001df4:	2303      	movs	r3, #3
 8001df6:	e144      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001df8:	4b1a      	ldr	r3, [pc, #104]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001dfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1f0      	bne.n	8001de6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0304 	and.w	r3, r3, #4
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	f000 80a0 	beq.w	8001f52 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e12:	2300      	movs	r3, #0
 8001e14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e16:	4b13      	ldr	r3, [pc, #76]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d10f      	bne.n	8001e42 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	4a0e      	ldr	r2, [pc, #56]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e30:	6413      	str	r3, [r2, #64]	; 0x40
 8001e32:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <HAL_RCC_OscConfig+0x2ac>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e42:	4b0b      	ldr	r3, [pc, #44]	; (8001e70 <HAL_RCC_OscConfig+0x2b8>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d121      	bne.n	8001e92 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e4e:	4b08      	ldr	r3, [pc, #32]	; (8001e70 <HAL_RCC_OscConfig+0x2b8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a07      	ldr	r2, [pc, #28]	; (8001e70 <HAL_RCC_OscConfig+0x2b8>)
 8001e54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e5a:	f7ff f809 	bl	8000e70 <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e60:	e011      	b.n	8001e86 <HAL_RCC_OscConfig+0x2ce>
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800
 8001e68:	42470000 	.word	0x42470000
 8001e6c:	42470e80 	.word	0x42470e80
 8001e70:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e74:	f7fe fffc 	bl	8000e70 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d901      	bls.n	8001e86 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e0fd      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e86:	4b81      	ldr	r3, [pc, #516]	; (800208c <HAL_RCC_OscConfig+0x4d4>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d0f0      	beq.n	8001e74 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d106      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x2f0>
 8001e9a:	4b7d      	ldr	r3, [pc, #500]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9e:	4a7c      	ldr	r2, [pc, #496]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001ea0:	f043 0301 	orr.w	r3, r3, #1
 8001ea4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ea6:	e01c      	b.n	8001ee2 <HAL_RCC_OscConfig+0x32a>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	2b05      	cmp	r3, #5
 8001eae:	d10c      	bne.n	8001eca <HAL_RCC_OscConfig+0x312>
 8001eb0:	4b77      	ldr	r3, [pc, #476]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eb4:	4a76      	ldr	r2, [pc, #472]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001eb6:	f043 0304 	orr.w	r3, r3, #4
 8001eba:	6713      	str	r3, [r2, #112]	; 0x70
 8001ebc:	4b74      	ldr	r3, [pc, #464]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001ebe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ec0:	4a73      	ldr	r2, [pc, #460]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001ec2:	f043 0301 	orr.w	r3, r3, #1
 8001ec6:	6713      	str	r3, [r2, #112]	; 0x70
 8001ec8:	e00b      	b.n	8001ee2 <HAL_RCC_OscConfig+0x32a>
 8001eca:	4b71      	ldr	r3, [pc, #452]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ece:	4a70      	ldr	r2, [pc, #448]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001ed0:	f023 0301 	bic.w	r3, r3, #1
 8001ed4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ed6:	4b6e      	ldr	r3, [pc, #440]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eda:	4a6d      	ldr	r2, [pc, #436]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001edc:	f023 0304 	bic.w	r3, r3, #4
 8001ee0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d015      	beq.n	8001f16 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eea:	f7fe ffc1 	bl	8000e70 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef0:	e00a      	b.n	8001f08 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ef2:	f7fe ffbd 	bl	8000e70 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d901      	bls.n	8001f08 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e0bc      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f08:	4b61      	ldr	r3, [pc, #388]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d0ee      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x33a>
 8001f14:	e014      	b.n	8001f40 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f16:	f7fe ffab 	bl	8000e70 <HAL_GetTick>
 8001f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f1c:	e00a      	b.n	8001f34 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f1e:	f7fe ffa7 	bl	8000e70 <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e0a6      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f34:	4b56      	ldr	r3, [pc, #344]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001f36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d1ee      	bne.n	8001f1e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f40:	7dfb      	ldrb	r3, [r7, #23]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d105      	bne.n	8001f52 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f46:	4b52      	ldr	r3, [pc, #328]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	4a51      	ldr	r2, [pc, #324]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001f4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f50:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	699b      	ldr	r3, [r3, #24]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	f000 8092 	beq.w	8002080 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f5c:	4b4c      	ldr	r3, [pc, #304]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 030c 	and.w	r3, r3, #12
 8001f64:	2b08      	cmp	r3, #8
 8001f66:	d05c      	beq.n	8002022 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d141      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f70:	4b48      	ldr	r3, [pc, #288]	; (8002094 <HAL_RCC_OscConfig+0x4dc>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f76:	f7fe ff7b 	bl	8000e70 <HAL_GetTick>
 8001f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f7c:	e008      	b.n	8001f90 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f7e:	f7fe ff77 	bl	8000e70 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d901      	bls.n	8001f90 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e078      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f90:	4b3f      	ldr	r3, [pc, #252]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1f0      	bne.n	8001f7e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	69da      	ldr	r2, [r3, #28]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	431a      	orrs	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001faa:	019b      	lsls	r3, r3, #6
 8001fac:	431a      	orrs	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb2:	085b      	lsrs	r3, r3, #1
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	041b      	lsls	r3, r3, #16
 8001fb8:	431a      	orrs	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fbe:	061b      	lsls	r3, r3, #24
 8001fc0:	4933      	ldr	r1, [pc, #204]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fc6:	4b33      	ldr	r3, [pc, #204]	; (8002094 <HAL_RCC_OscConfig+0x4dc>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fcc:	f7fe ff50 	bl	8000e70 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fd4:	f7fe ff4c 	bl	8000e70 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e04d      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fe6:	4b2a      	ldr	r3, [pc, #168]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d0f0      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x41c>
 8001ff2:	e045      	b.n	8002080 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff4:	4b27      	ldr	r3, [pc, #156]	; (8002094 <HAL_RCC_OscConfig+0x4dc>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffa:	f7fe ff39 	bl	8000e70 <HAL_GetTick>
 8001ffe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002000:	e008      	b.n	8002014 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002002:	f7fe ff35 	bl	8000e70 <HAL_GetTick>
 8002006:	4602      	mov	r2, r0
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	2b02      	cmp	r3, #2
 800200e:	d901      	bls.n	8002014 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e036      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002014:	4b1e      	ldr	r3, [pc, #120]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d1f0      	bne.n	8002002 <HAL_RCC_OscConfig+0x44a>
 8002020:	e02e      	b.n	8002080 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d101      	bne.n	800202e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e029      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800202e:	4b18      	ldr	r3, [pc, #96]	; (8002090 <HAL_RCC_OscConfig+0x4d8>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	69db      	ldr	r3, [r3, #28]
 800203e:	429a      	cmp	r2, r3
 8002040:	d11c      	bne.n	800207c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800204c:	429a      	cmp	r2, r3
 800204e:	d115      	bne.n	800207c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002056:	4013      	ands	r3, r2
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800205c:	4293      	cmp	r3, r2
 800205e:	d10d      	bne.n	800207c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800206a:	429a      	cmp	r2, r3
 800206c:	d106      	bne.n	800207c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002078:	429a      	cmp	r2, r3
 800207a:	d001      	beq.n	8002080 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e000      	b.n	8002082 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40007000 	.word	0x40007000
 8002090:	40023800 	.word	0x40023800
 8002094:	42470060 	.word	0x42470060

08002098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d101      	bne.n	80020ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e0cc      	b.n	8002246 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020ac:	4b68      	ldr	r3, [pc, #416]	; (8002250 <HAL_RCC_ClockConfig+0x1b8>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 030f 	and.w	r3, r3, #15
 80020b4:	683a      	ldr	r2, [r7, #0]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d90c      	bls.n	80020d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ba:	4b65      	ldr	r3, [pc, #404]	; (8002250 <HAL_RCC_ClockConfig+0x1b8>)
 80020bc:	683a      	ldr	r2, [r7, #0]
 80020be:	b2d2      	uxtb	r2, r2
 80020c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020c2:	4b63      	ldr	r3, [pc, #396]	; (8002250 <HAL_RCC_ClockConfig+0x1b8>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 030f 	and.w	r3, r3, #15
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d001      	beq.n	80020d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e0b8      	b.n	8002246 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d020      	beq.n	8002122 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0304 	and.w	r3, r3, #4
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d005      	beq.n	80020f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020ec:	4b59      	ldr	r3, [pc, #356]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	4a58      	ldr	r2, [pc, #352]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 80020f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0308 	and.w	r3, r3, #8
 8002100:	2b00      	cmp	r3, #0
 8002102:	d005      	beq.n	8002110 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002104:	4b53      	ldr	r3, [pc, #332]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	4a52      	ldr	r2, [pc, #328]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 800210a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800210e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002110:	4b50      	ldr	r3, [pc, #320]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	494d      	ldr	r1, [pc, #308]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 800211e:	4313      	orrs	r3, r2
 8002120:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b00      	cmp	r3, #0
 800212c:	d044      	beq.n	80021b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d107      	bne.n	8002146 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002136:	4b47      	ldr	r3, [pc, #284]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d119      	bne.n	8002176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e07f      	b.n	8002246 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	2b02      	cmp	r3, #2
 800214c:	d003      	beq.n	8002156 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002152:	2b03      	cmp	r3, #3
 8002154:	d107      	bne.n	8002166 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002156:	4b3f      	ldr	r3, [pc, #252]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d109      	bne.n	8002176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e06f      	b.n	8002246 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002166:	4b3b      	ldr	r3, [pc, #236]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e067      	b.n	8002246 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002176:	4b37      	ldr	r3, [pc, #220]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f023 0203 	bic.w	r2, r3, #3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	4934      	ldr	r1, [pc, #208]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 8002184:	4313      	orrs	r3, r2
 8002186:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002188:	f7fe fe72 	bl	8000e70 <HAL_GetTick>
 800218c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800218e:	e00a      	b.n	80021a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002190:	f7fe fe6e 	bl	8000e70 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	f241 3288 	movw	r2, #5000	; 0x1388
 800219e:	4293      	cmp	r3, r2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e04f      	b.n	8002246 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021a6:	4b2b      	ldr	r3, [pc, #172]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 020c 	and.w	r2, r3, #12
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d1eb      	bne.n	8002190 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021b8:	4b25      	ldr	r3, [pc, #148]	; (8002250 <HAL_RCC_ClockConfig+0x1b8>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 030f 	and.w	r3, r3, #15
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d20c      	bcs.n	80021e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021c6:	4b22      	ldr	r3, [pc, #136]	; (8002250 <HAL_RCC_ClockConfig+0x1b8>)
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ce:	4b20      	ldr	r3, [pc, #128]	; (8002250 <HAL_RCC_ClockConfig+0x1b8>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 030f 	and.w	r3, r3, #15
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d001      	beq.n	80021e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e032      	b.n	8002246 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d008      	beq.n	80021fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021ec:	4b19      	ldr	r3, [pc, #100]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	4916      	ldr	r1, [pc, #88]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 80021fa:	4313      	orrs	r3, r2
 80021fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0308 	and.w	r3, r3, #8
 8002206:	2b00      	cmp	r3, #0
 8002208:	d009      	beq.n	800221e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800220a:	4b12      	ldr	r3, [pc, #72]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	490e      	ldr	r1, [pc, #56]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 800221a:	4313      	orrs	r3, r2
 800221c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800221e:	f000 f821 	bl	8002264 <HAL_RCC_GetSysClockFreq>
 8002222:	4601      	mov	r1, r0
 8002224:	4b0b      	ldr	r3, [pc, #44]	; (8002254 <HAL_RCC_ClockConfig+0x1bc>)
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	091b      	lsrs	r3, r3, #4
 800222a:	f003 030f 	and.w	r3, r3, #15
 800222e:	4a0a      	ldr	r2, [pc, #40]	; (8002258 <HAL_RCC_ClockConfig+0x1c0>)
 8002230:	5cd3      	ldrb	r3, [r2, r3]
 8002232:	fa21 f303 	lsr.w	r3, r1, r3
 8002236:	4a09      	ldr	r2, [pc, #36]	; (800225c <HAL_RCC_ClockConfig+0x1c4>)
 8002238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800223a:	4b09      	ldr	r3, [pc, #36]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe fdd2 	bl	8000de8 <HAL_InitTick>

  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	40023c00 	.word	0x40023c00
 8002254:	40023800 	.word	0x40023800
 8002258:	080036e4 	.word	0x080036e4
 800225c:	20000004 	.word	0x20000004
 8002260:	20000008 	.word	0x20000008

08002264 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800226a:	2300      	movs	r3, #0
 800226c:	607b      	str	r3, [r7, #4]
 800226e:	2300      	movs	r3, #0
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	2300      	movs	r3, #0
 8002274:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002276:	2300      	movs	r3, #0
 8002278:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800227a:	4b63      	ldr	r3, [pc, #396]	; (8002408 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 030c 	and.w	r3, r3, #12
 8002282:	2b04      	cmp	r3, #4
 8002284:	d007      	beq.n	8002296 <HAL_RCC_GetSysClockFreq+0x32>
 8002286:	2b08      	cmp	r3, #8
 8002288:	d008      	beq.n	800229c <HAL_RCC_GetSysClockFreq+0x38>
 800228a:	2b00      	cmp	r3, #0
 800228c:	f040 80b4 	bne.w	80023f8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002290:	4b5e      	ldr	r3, [pc, #376]	; (800240c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002292:	60bb      	str	r3, [r7, #8]
       break;
 8002294:	e0b3      	b.n	80023fe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002296:	4b5e      	ldr	r3, [pc, #376]	; (8002410 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002298:	60bb      	str	r3, [r7, #8]
      break;
 800229a:	e0b0      	b.n	80023fe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800229c:	4b5a      	ldr	r3, [pc, #360]	; (8002408 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022a4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022a6:	4b58      	ldr	r3, [pc, #352]	; (8002408 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d04a      	beq.n	8002348 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022b2:	4b55      	ldr	r3, [pc, #340]	; (8002408 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	099b      	lsrs	r3, r3, #6
 80022b8:	f04f 0400 	mov.w	r4, #0
 80022bc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80022c0:	f04f 0200 	mov.w	r2, #0
 80022c4:	ea03 0501 	and.w	r5, r3, r1
 80022c8:	ea04 0602 	and.w	r6, r4, r2
 80022cc:	4629      	mov	r1, r5
 80022ce:	4632      	mov	r2, r6
 80022d0:	f04f 0300 	mov.w	r3, #0
 80022d4:	f04f 0400 	mov.w	r4, #0
 80022d8:	0154      	lsls	r4, r2, #5
 80022da:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80022de:	014b      	lsls	r3, r1, #5
 80022e0:	4619      	mov	r1, r3
 80022e2:	4622      	mov	r2, r4
 80022e4:	1b49      	subs	r1, r1, r5
 80022e6:	eb62 0206 	sbc.w	r2, r2, r6
 80022ea:	f04f 0300 	mov.w	r3, #0
 80022ee:	f04f 0400 	mov.w	r4, #0
 80022f2:	0194      	lsls	r4, r2, #6
 80022f4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80022f8:	018b      	lsls	r3, r1, #6
 80022fa:	1a5b      	subs	r3, r3, r1
 80022fc:	eb64 0402 	sbc.w	r4, r4, r2
 8002300:	f04f 0100 	mov.w	r1, #0
 8002304:	f04f 0200 	mov.w	r2, #0
 8002308:	00e2      	lsls	r2, r4, #3
 800230a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800230e:	00d9      	lsls	r1, r3, #3
 8002310:	460b      	mov	r3, r1
 8002312:	4614      	mov	r4, r2
 8002314:	195b      	adds	r3, r3, r5
 8002316:	eb44 0406 	adc.w	r4, r4, r6
 800231a:	f04f 0100 	mov.w	r1, #0
 800231e:	f04f 0200 	mov.w	r2, #0
 8002322:	0262      	lsls	r2, r4, #9
 8002324:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002328:	0259      	lsls	r1, r3, #9
 800232a:	460b      	mov	r3, r1
 800232c:	4614      	mov	r4, r2
 800232e:	4618      	mov	r0, r3
 8002330:	4621      	mov	r1, r4
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f04f 0400 	mov.w	r4, #0
 8002338:	461a      	mov	r2, r3
 800233a:	4623      	mov	r3, r4
 800233c:	f7fd ffa8 	bl	8000290 <__aeabi_uldivmod>
 8002340:	4603      	mov	r3, r0
 8002342:	460c      	mov	r4, r1
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	e049      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002348:	4b2f      	ldr	r3, [pc, #188]	; (8002408 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	099b      	lsrs	r3, r3, #6
 800234e:	f04f 0400 	mov.w	r4, #0
 8002352:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002356:	f04f 0200 	mov.w	r2, #0
 800235a:	ea03 0501 	and.w	r5, r3, r1
 800235e:	ea04 0602 	and.w	r6, r4, r2
 8002362:	4629      	mov	r1, r5
 8002364:	4632      	mov	r2, r6
 8002366:	f04f 0300 	mov.w	r3, #0
 800236a:	f04f 0400 	mov.w	r4, #0
 800236e:	0154      	lsls	r4, r2, #5
 8002370:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002374:	014b      	lsls	r3, r1, #5
 8002376:	4619      	mov	r1, r3
 8002378:	4622      	mov	r2, r4
 800237a:	1b49      	subs	r1, r1, r5
 800237c:	eb62 0206 	sbc.w	r2, r2, r6
 8002380:	f04f 0300 	mov.w	r3, #0
 8002384:	f04f 0400 	mov.w	r4, #0
 8002388:	0194      	lsls	r4, r2, #6
 800238a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800238e:	018b      	lsls	r3, r1, #6
 8002390:	1a5b      	subs	r3, r3, r1
 8002392:	eb64 0402 	sbc.w	r4, r4, r2
 8002396:	f04f 0100 	mov.w	r1, #0
 800239a:	f04f 0200 	mov.w	r2, #0
 800239e:	00e2      	lsls	r2, r4, #3
 80023a0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80023a4:	00d9      	lsls	r1, r3, #3
 80023a6:	460b      	mov	r3, r1
 80023a8:	4614      	mov	r4, r2
 80023aa:	195b      	adds	r3, r3, r5
 80023ac:	eb44 0406 	adc.w	r4, r4, r6
 80023b0:	f04f 0100 	mov.w	r1, #0
 80023b4:	f04f 0200 	mov.w	r2, #0
 80023b8:	02a2      	lsls	r2, r4, #10
 80023ba:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80023be:	0299      	lsls	r1, r3, #10
 80023c0:	460b      	mov	r3, r1
 80023c2:	4614      	mov	r4, r2
 80023c4:	4618      	mov	r0, r3
 80023c6:	4621      	mov	r1, r4
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f04f 0400 	mov.w	r4, #0
 80023ce:	461a      	mov	r2, r3
 80023d0:	4623      	mov	r3, r4
 80023d2:	f7fd ff5d 	bl	8000290 <__aeabi_uldivmod>
 80023d6:	4603      	mov	r3, r0
 80023d8:	460c      	mov	r4, r1
 80023da:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80023dc:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	0c1b      	lsrs	r3, r3, #16
 80023e2:	f003 0303 	and.w	r3, r3, #3
 80023e6:	3301      	adds	r3, #1
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f4:	60bb      	str	r3, [r7, #8]
      break;
 80023f6:	e002      	b.n	80023fe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023f8:	4b04      	ldr	r3, [pc, #16]	; (800240c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80023fa:	60bb      	str	r3, [r7, #8]
      break;
 80023fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023fe:	68bb      	ldr	r3, [r7, #8]
}
 8002400:	4618      	mov	r0, r3
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002408:	40023800 	.word	0x40023800
 800240c:	00f42400 	.word	0x00f42400
 8002410:	007a1200 	.word	0x007a1200

08002414 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002418:	4b03      	ldr	r3, [pc, #12]	; (8002428 <HAL_RCC_GetHCLKFreq+0x14>)
 800241a:	681b      	ldr	r3, [r3, #0]
}
 800241c:	4618      	mov	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20000004 	.word	0x20000004

0800242c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002430:	f7ff fff0 	bl	8002414 <HAL_RCC_GetHCLKFreq>
 8002434:	4601      	mov	r1, r0
 8002436:	4b05      	ldr	r3, [pc, #20]	; (800244c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	0a9b      	lsrs	r3, r3, #10
 800243c:	f003 0307 	and.w	r3, r3, #7
 8002440:	4a03      	ldr	r2, [pc, #12]	; (8002450 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002442:	5cd3      	ldrb	r3, [r2, r3]
 8002444:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002448:	4618      	mov	r0, r3
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40023800 	.word	0x40023800
 8002450:	080036f4 	.word	0x080036f4

08002454 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002458:	f7ff ffdc 	bl	8002414 <HAL_RCC_GetHCLKFreq>
 800245c:	4601      	mov	r1, r0
 800245e:	4b05      	ldr	r3, [pc, #20]	; (8002474 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	0b5b      	lsrs	r3, r3, #13
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	4a03      	ldr	r2, [pc, #12]	; (8002478 <HAL_RCC_GetPCLK2Freq+0x24>)
 800246a:	5cd3      	ldrb	r3, [r2, r3]
 800246c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002470:	4618      	mov	r0, r3
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40023800 	.word	0x40023800
 8002478:	080036f4 	.word	0x080036f4

0800247c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e03f      	b.n	800250e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d106      	bne.n	80024a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7fe fb96 	bl	8000bd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2224      	movs	r2, #36	; 0x24
 80024ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f000 f90b 	bl	80026dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	691a      	ldr	r2, [r3, #16]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	695a      	ldr	r2, [r3, #20]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68da      	ldr	r2, [r3, #12]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2220      	movs	r2, #32
 8002500:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2220      	movs	r2, #32
 8002508:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b088      	sub	sp, #32
 800251a:	af02      	add	r7, sp, #8
 800251c:	60f8      	str	r0, [r7, #12]
 800251e:	60b9      	str	r1, [r7, #8]
 8002520:	603b      	str	r3, [r7, #0]
 8002522:	4613      	mov	r3, r2
 8002524:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002526:	2300      	movs	r3, #0
 8002528:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b20      	cmp	r3, #32
 8002534:	f040 8083 	bne.w	800263e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d002      	beq.n	8002544 <HAL_UART_Transmit+0x2e>
 800253e:	88fb      	ldrh	r3, [r7, #6]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e07b      	b.n	8002640 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800254e:	2b01      	cmp	r3, #1
 8002550:	d101      	bne.n	8002556 <HAL_UART_Transmit+0x40>
 8002552:	2302      	movs	r3, #2
 8002554:	e074      	b.n	8002640 <HAL_UART_Transmit+0x12a>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2201      	movs	r2, #1
 800255a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2200      	movs	r2, #0
 8002562:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2221      	movs	r2, #33	; 0x21
 8002568:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800256c:	f7fe fc80 	bl	8000e70 <HAL_GetTick>
 8002570:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	88fa      	ldrh	r2, [r7, #6]
 8002576:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	88fa      	ldrh	r2, [r7, #6]
 800257c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002586:	e042      	b.n	800260e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800258c:	b29b      	uxth	r3, r3
 800258e:	3b01      	subs	r3, #1
 8002590:	b29a      	uxth	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800259e:	d122      	bne.n	80025e6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	2200      	movs	r2, #0
 80025a8:	2180      	movs	r1, #128	; 0x80
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f000 f84c 	bl	8002648 <UART_WaitOnFlagUntilTimeout>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e042      	b.n	8002640 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	461a      	mov	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025cc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d103      	bne.n	80025de <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	3302      	adds	r3, #2
 80025da:	60bb      	str	r3, [r7, #8]
 80025dc:	e017      	b.n	800260e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	3301      	adds	r3, #1
 80025e2:	60bb      	str	r3, [r7, #8]
 80025e4:	e013      	b.n	800260e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	2200      	movs	r2, #0
 80025ee:	2180      	movs	r1, #128	; 0x80
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 f829 	bl	8002648 <UART_WaitOnFlagUntilTimeout>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e01f      	b.n	8002640 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	1c5a      	adds	r2, r3, #1
 8002604:	60ba      	str	r2, [r7, #8]
 8002606:	781a      	ldrb	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002612:	b29b      	uxth	r3, r3
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1b7      	bne.n	8002588 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	2200      	movs	r2, #0
 8002620:	2140      	movs	r1, #64	; 0x40
 8002622:	68f8      	ldr	r0, [r7, #12]
 8002624:	f000 f810 	bl	8002648 <UART_WaitOnFlagUntilTimeout>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e006      	b.n	8002640 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2220      	movs	r2, #32
 8002636:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800263a:	2300      	movs	r3, #0
 800263c:	e000      	b.n	8002640 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800263e:	2302      	movs	r3, #2
  }
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	603b      	str	r3, [r7, #0]
 8002654:	4613      	mov	r3, r2
 8002656:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002658:	e02c      	b.n	80026b4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002660:	d028      	beq.n	80026b4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d007      	beq.n	8002678 <UART_WaitOnFlagUntilTimeout+0x30>
 8002668:	f7fe fc02 	bl	8000e70 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	429a      	cmp	r2, r3
 8002676:	d21d      	bcs.n	80026b4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68da      	ldr	r2, [r3, #12]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002686:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	695a      	ldr	r2, [r3, #20]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f022 0201 	bic.w	r2, r2, #1
 8002696:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2220      	movs	r2, #32
 800269c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2220      	movs	r2, #32
 80026a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e00f      	b.n	80026d4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	4013      	ands	r3, r2
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	bf0c      	ite	eq
 80026c4:	2301      	moveq	r3, #1
 80026c6:	2300      	movne	r3, #0
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	461a      	mov	r2, r3
 80026cc:	79fb      	ldrb	r3, [r7, #7]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d0c3      	beq.n	800265a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026d2:	2300      	movs	r3, #0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026e0:	b085      	sub	sp, #20
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	68da      	ldr	r2, [r3, #12]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	430a      	orrs	r2, r1
 80026fa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	431a      	orrs	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	695b      	ldr	r3, [r3, #20]
 800270a:	431a      	orrs	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	69db      	ldr	r3, [r3, #28]
 8002710:	4313      	orrs	r3, r2
 8002712:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800271e:	f023 030c 	bic.w	r3, r3, #12
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	6812      	ldr	r2, [r2, #0]
 8002726:	68f9      	ldr	r1, [r7, #12]
 8002728:	430b      	orrs	r3, r1
 800272a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	699a      	ldr	r2, [r3, #24]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	69db      	ldr	r3, [r3, #28]
 8002746:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800274a:	f040 818b 	bne.w	8002a64 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4ac1      	ldr	r2, [pc, #772]	; (8002a58 <UART_SetConfig+0x37c>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d005      	beq.n	8002764 <UART_SetConfig+0x88>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4abf      	ldr	r2, [pc, #764]	; (8002a5c <UART_SetConfig+0x380>)
 800275e:	4293      	cmp	r3, r2
 8002760:	f040 80bd 	bne.w	80028de <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002764:	f7ff fe76 	bl	8002454 <HAL_RCC_GetPCLK2Freq>
 8002768:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	461d      	mov	r5, r3
 800276e:	f04f 0600 	mov.w	r6, #0
 8002772:	46a8      	mov	r8, r5
 8002774:	46b1      	mov	r9, r6
 8002776:	eb18 0308 	adds.w	r3, r8, r8
 800277a:	eb49 0409 	adc.w	r4, r9, r9
 800277e:	4698      	mov	r8, r3
 8002780:	46a1      	mov	r9, r4
 8002782:	eb18 0805 	adds.w	r8, r8, r5
 8002786:	eb49 0906 	adc.w	r9, r9, r6
 800278a:	f04f 0100 	mov.w	r1, #0
 800278e:	f04f 0200 	mov.w	r2, #0
 8002792:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002796:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800279a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800279e:	4688      	mov	r8, r1
 80027a0:	4691      	mov	r9, r2
 80027a2:	eb18 0005 	adds.w	r0, r8, r5
 80027a6:	eb49 0106 	adc.w	r1, r9, r6
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	461d      	mov	r5, r3
 80027b0:	f04f 0600 	mov.w	r6, #0
 80027b4:	196b      	adds	r3, r5, r5
 80027b6:	eb46 0406 	adc.w	r4, r6, r6
 80027ba:	461a      	mov	r2, r3
 80027bc:	4623      	mov	r3, r4
 80027be:	f7fd fd67 	bl	8000290 <__aeabi_uldivmod>
 80027c2:	4603      	mov	r3, r0
 80027c4:	460c      	mov	r4, r1
 80027c6:	461a      	mov	r2, r3
 80027c8:	4ba5      	ldr	r3, [pc, #660]	; (8002a60 <UART_SetConfig+0x384>)
 80027ca:	fba3 2302 	umull	r2, r3, r3, r2
 80027ce:	095b      	lsrs	r3, r3, #5
 80027d0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	461d      	mov	r5, r3
 80027d8:	f04f 0600 	mov.w	r6, #0
 80027dc:	46a9      	mov	r9, r5
 80027de:	46b2      	mov	sl, r6
 80027e0:	eb19 0309 	adds.w	r3, r9, r9
 80027e4:	eb4a 040a 	adc.w	r4, sl, sl
 80027e8:	4699      	mov	r9, r3
 80027ea:	46a2      	mov	sl, r4
 80027ec:	eb19 0905 	adds.w	r9, r9, r5
 80027f0:	eb4a 0a06 	adc.w	sl, sl, r6
 80027f4:	f04f 0100 	mov.w	r1, #0
 80027f8:	f04f 0200 	mov.w	r2, #0
 80027fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002800:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002804:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002808:	4689      	mov	r9, r1
 800280a:	4692      	mov	sl, r2
 800280c:	eb19 0005 	adds.w	r0, r9, r5
 8002810:	eb4a 0106 	adc.w	r1, sl, r6
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	461d      	mov	r5, r3
 800281a:	f04f 0600 	mov.w	r6, #0
 800281e:	196b      	adds	r3, r5, r5
 8002820:	eb46 0406 	adc.w	r4, r6, r6
 8002824:	461a      	mov	r2, r3
 8002826:	4623      	mov	r3, r4
 8002828:	f7fd fd32 	bl	8000290 <__aeabi_uldivmod>
 800282c:	4603      	mov	r3, r0
 800282e:	460c      	mov	r4, r1
 8002830:	461a      	mov	r2, r3
 8002832:	4b8b      	ldr	r3, [pc, #556]	; (8002a60 <UART_SetConfig+0x384>)
 8002834:	fba3 1302 	umull	r1, r3, r3, r2
 8002838:	095b      	lsrs	r3, r3, #5
 800283a:	2164      	movs	r1, #100	; 0x64
 800283c:	fb01 f303 	mul.w	r3, r1, r3
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	00db      	lsls	r3, r3, #3
 8002844:	3332      	adds	r3, #50	; 0x32
 8002846:	4a86      	ldr	r2, [pc, #536]	; (8002a60 <UART_SetConfig+0x384>)
 8002848:	fba2 2303 	umull	r2, r3, r2, r3
 800284c:	095b      	lsrs	r3, r3, #5
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002854:	4498      	add	r8, r3
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	461d      	mov	r5, r3
 800285a:	f04f 0600 	mov.w	r6, #0
 800285e:	46a9      	mov	r9, r5
 8002860:	46b2      	mov	sl, r6
 8002862:	eb19 0309 	adds.w	r3, r9, r9
 8002866:	eb4a 040a 	adc.w	r4, sl, sl
 800286a:	4699      	mov	r9, r3
 800286c:	46a2      	mov	sl, r4
 800286e:	eb19 0905 	adds.w	r9, r9, r5
 8002872:	eb4a 0a06 	adc.w	sl, sl, r6
 8002876:	f04f 0100 	mov.w	r1, #0
 800287a:	f04f 0200 	mov.w	r2, #0
 800287e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002882:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002886:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800288a:	4689      	mov	r9, r1
 800288c:	4692      	mov	sl, r2
 800288e:	eb19 0005 	adds.w	r0, r9, r5
 8002892:	eb4a 0106 	adc.w	r1, sl, r6
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	461d      	mov	r5, r3
 800289c:	f04f 0600 	mov.w	r6, #0
 80028a0:	196b      	adds	r3, r5, r5
 80028a2:	eb46 0406 	adc.w	r4, r6, r6
 80028a6:	461a      	mov	r2, r3
 80028a8:	4623      	mov	r3, r4
 80028aa:	f7fd fcf1 	bl	8000290 <__aeabi_uldivmod>
 80028ae:	4603      	mov	r3, r0
 80028b0:	460c      	mov	r4, r1
 80028b2:	461a      	mov	r2, r3
 80028b4:	4b6a      	ldr	r3, [pc, #424]	; (8002a60 <UART_SetConfig+0x384>)
 80028b6:	fba3 1302 	umull	r1, r3, r3, r2
 80028ba:	095b      	lsrs	r3, r3, #5
 80028bc:	2164      	movs	r1, #100	; 0x64
 80028be:	fb01 f303 	mul.w	r3, r1, r3
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	3332      	adds	r3, #50	; 0x32
 80028c8:	4a65      	ldr	r2, [pc, #404]	; (8002a60 <UART_SetConfig+0x384>)
 80028ca:	fba2 2303 	umull	r2, r3, r2, r3
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	f003 0207 	and.w	r2, r3, #7
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4442      	add	r2, r8
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	e26f      	b.n	8002dbe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028de:	f7ff fda5 	bl	800242c <HAL_RCC_GetPCLK1Freq>
 80028e2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	461d      	mov	r5, r3
 80028e8:	f04f 0600 	mov.w	r6, #0
 80028ec:	46a8      	mov	r8, r5
 80028ee:	46b1      	mov	r9, r6
 80028f0:	eb18 0308 	adds.w	r3, r8, r8
 80028f4:	eb49 0409 	adc.w	r4, r9, r9
 80028f8:	4698      	mov	r8, r3
 80028fa:	46a1      	mov	r9, r4
 80028fc:	eb18 0805 	adds.w	r8, r8, r5
 8002900:	eb49 0906 	adc.w	r9, r9, r6
 8002904:	f04f 0100 	mov.w	r1, #0
 8002908:	f04f 0200 	mov.w	r2, #0
 800290c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002910:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002914:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002918:	4688      	mov	r8, r1
 800291a:	4691      	mov	r9, r2
 800291c:	eb18 0005 	adds.w	r0, r8, r5
 8002920:	eb49 0106 	adc.w	r1, r9, r6
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	461d      	mov	r5, r3
 800292a:	f04f 0600 	mov.w	r6, #0
 800292e:	196b      	adds	r3, r5, r5
 8002930:	eb46 0406 	adc.w	r4, r6, r6
 8002934:	461a      	mov	r2, r3
 8002936:	4623      	mov	r3, r4
 8002938:	f7fd fcaa 	bl	8000290 <__aeabi_uldivmod>
 800293c:	4603      	mov	r3, r0
 800293e:	460c      	mov	r4, r1
 8002940:	461a      	mov	r2, r3
 8002942:	4b47      	ldr	r3, [pc, #284]	; (8002a60 <UART_SetConfig+0x384>)
 8002944:	fba3 2302 	umull	r2, r3, r3, r2
 8002948:	095b      	lsrs	r3, r3, #5
 800294a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	461d      	mov	r5, r3
 8002952:	f04f 0600 	mov.w	r6, #0
 8002956:	46a9      	mov	r9, r5
 8002958:	46b2      	mov	sl, r6
 800295a:	eb19 0309 	adds.w	r3, r9, r9
 800295e:	eb4a 040a 	adc.w	r4, sl, sl
 8002962:	4699      	mov	r9, r3
 8002964:	46a2      	mov	sl, r4
 8002966:	eb19 0905 	adds.w	r9, r9, r5
 800296a:	eb4a 0a06 	adc.w	sl, sl, r6
 800296e:	f04f 0100 	mov.w	r1, #0
 8002972:	f04f 0200 	mov.w	r2, #0
 8002976:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800297a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800297e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002982:	4689      	mov	r9, r1
 8002984:	4692      	mov	sl, r2
 8002986:	eb19 0005 	adds.w	r0, r9, r5
 800298a:	eb4a 0106 	adc.w	r1, sl, r6
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	461d      	mov	r5, r3
 8002994:	f04f 0600 	mov.w	r6, #0
 8002998:	196b      	adds	r3, r5, r5
 800299a:	eb46 0406 	adc.w	r4, r6, r6
 800299e:	461a      	mov	r2, r3
 80029a0:	4623      	mov	r3, r4
 80029a2:	f7fd fc75 	bl	8000290 <__aeabi_uldivmod>
 80029a6:	4603      	mov	r3, r0
 80029a8:	460c      	mov	r4, r1
 80029aa:	461a      	mov	r2, r3
 80029ac:	4b2c      	ldr	r3, [pc, #176]	; (8002a60 <UART_SetConfig+0x384>)
 80029ae:	fba3 1302 	umull	r1, r3, r3, r2
 80029b2:	095b      	lsrs	r3, r3, #5
 80029b4:	2164      	movs	r1, #100	; 0x64
 80029b6:	fb01 f303 	mul.w	r3, r1, r3
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	3332      	adds	r3, #50	; 0x32
 80029c0:	4a27      	ldr	r2, [pc, #156]	; (8002a60 <UART_SetConfig+0x384>)
 80029c2:	fba2 2303 	umull	r2, r3, r2, r3
 80029c6:	095b      	lsrs	r3, r3, #5
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80029ce:	4498      	add	r8, r3
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	461d      	mov	r5, r3
 80029d4:	f04f 0600 	mov.w	r6, #0
 80029d8:	46a9      	mov	r9, r5
 80029da:	46b2      	mov	sl, r6
 80029dc:	eb19 0309 	adds.w	r3, r9, r9
 80029e0:	eb4a 040a 	adc.w	r4, sl, sl
 80029e4:	4699      	mov	r9, r3
 80029e6:	46a2      	mov	sl, r4
 80029e8:	eb19 0905 	adds.w	r9, r9, r5
 80029ec:	eb4a 0a06 	adc.w	sl, sl, r6
 80029f0:	f04f 0100 	mov.w	r1, #0
 80029f4:	f04f 0200 	mov.w	r2, #0
 80029f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002a00:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002a04:	4689      	mov	r9, r1
 8002a06:	4692      	mov	sl, r2
 8002a08:	eb19 0005 	adds.w	r0, r9, r5
 8002a0c:	eb4a 0106 	adc.w	r1, sl, r6
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	461d      	mov	r5, r3
 8002a16:	f04f 0600 	mov.w	r6, #0
 8002a1a:	196b      	adds	r3, r5, r5
 8002a1c:	eb46 0406 	adc.w	r4, r6, r6
 8002a20:	461a      	mov	r2, r3
 8002a22:	4623      	mov	r3, r4
 8002a24:	f7fd fc34 	bl	8000290 <__aeabi_uldivmod>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	460c      	mov	r4, r1
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	4b0c      	ldr	r3, [pc, #48]	; (8002a60 <UART_SetConfig+0x384>)
 8002a30:	fba3 1302 	umull	r1, r3, r3, r2
 8002a34:	095b      	lsrs	r3, r3, #5
 8002a36:	2164      	movs	r1, #100	; 0x64
 8002a38:	fb01 f303 	mul.w	r3, r1, r3
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	3332      	adds	r3, #50	; 0x32
 8002a42:	4a07      	ldr	r2, [pc, #28]	; (8002a60 <UART_SetConfig+0x384>)
 8002a44:	fba2 2303 	umull	r2, r3, r2, r3
 8002a48:	095b      	lsrs	r3, r3, #5
 8002a4a:	f003 0207 	and.w	r2, r3, #7
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4442      	add	r2, r8
 8002a54:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002a56:	e1b2      	b.n	8002dbe <UART_SetConfig+0x6e2>
 8002a58:	40011000 	.word	0x40011000
 8002a5c:	40011400 	.word	0x40011400
 8002a60:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4ad7      	ldr	r2, [pc, #860]	; (8002dc8 <UART_SetConfig+0x6ec>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d005      	beq.n	8002a7a <UART_SetConfig+0x39e>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4ad6      	ldr	r2, [pc, #856]	; (8002dcc <UART_SetConfig+0x6f0>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	f040 80d1 	bne.w	8002c1c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a7a:	f7ff fceb 	bl	8002454 <HAL_RCC_GetPCLK2Freq>
 8002a7e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	469a      	mov	sl, r3
 8002a84:	f04f 0b00 	mov.w	fp, #0
 8002a88:	46d0      	mov	r8, sl
 8002a8a:	46d9      	mov	r9, fp
 8002a8c:	eb18 0308 	adds.w	r3, r8, r8
 8002a90:	eb49 0409 	adc.w	r4, r9, r9
 8002a94:	4698      	mov	r8, r3
 8002a96:	46a1      	mov	r9, r4
 8002a98:	eb18 080a 	adds.w	r8, r8, sl
 8002a9c:	eb49 090b 	adc.w	r9, r9, fp
 8002aa0:	f04f 0100 	mov.w	r1, #0
 8002aa4:	f04f 0200 	mov.w	r2, #0
 8002aa8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002aac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002ab0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002ab4:	4688      	mov	r8, r1
 8002ab6:	4691      	mov	r9, r2
 8002ab8:	eb1a 0508 	adds.w	r5, sl, r8
 8002abc:	eb4b 0609 	adc.w	r6, fp, r9
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	f04f 0200 	mov.w	r2, #0
 8002aca:	f04f 0300 	mov.w	r3, #0
 8002ace:	f04f 0400 	mov.w	r4, #0
 8002ad2:	0094      	lsls	r4, r2, #2
 8002ad4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002ad8:	008b      	lsls	r3, r1, #2
 8002ada:	461a      	mov	r2, r3
 8002adc:	4623      	mov	r3, r4
 8002ade:	4628      	mov	r0, r5
 8002ae0:	4631      	mov	r1, r6
 8002ae2:	f7fd fbd5 	bl	8000290 <__aeabi_uldivmod>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	460c      	mov	r4, r1
 8002aea:	461a      	mov	r2, r3
 8002aec:	4bb8      	ldr	r3, [pc, #736]	; (8002dd0 <UART_SetConfig+0x6f4>)
 8002aee:	fba3 2302 	umull	r2, r3, r3, r2
 8002af2:	095b      	lsrs	r3, r3, #5
 8002af4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	469b      	mov	fp, r3
 8002afc:	f04f 0c00 	mov.w	ip, #0
 8002b00:	46d9      	mov	r9, fp
 8002b02:	46e2      	mov	sl, ip
 8002b04:	eb19 0309 	adds.w	r3, r9, r9
 8002b08:	eb4a 040a 	adc.w	r4, sl, sl
 8002b0c:	4699      	mov	r9, r3
 8002b0e:	46a2      	mov	sl, r4
 8002b10:	eb19 090b 	adds.w	r9, r9, fp
 8002b14:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002b18:	f04f 0100 	mov.w	r1, #0
 8002b1c:	f04f 0200 	mov.w	r2, #0
 8002b20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b24:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002b28:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002b2c:	4689      	mov	r9, r1
 8002b2e:	4692      	mov	sl, r2
 8002b30:	eb1b 0509 	adds.w	r5, fp, r9
 8002b34:	eb4c 060a 	adc.w	r6, ip, sl
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	f04f 0200 	mov.w	r2, #0
 8002b42:	f04f 0300 	mov.w	r3, #0
 8002b46:	f04f 0400 	mov.w	r4, #0
 8002b4a:	0094      	lsls	r4, r2, #2
 8002b4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002b50:	008b      	lsls	r3, r1, #2
 8002b52:	461a      	mov	r2, r3
 8002b54:	4623      	mov	r3, r4
 8002b56:	4628      	mov	r0, r5
 8002b58:	4631      	mov	r1, r6
 8002b5a:	f7fd fb99 	bl	8000290 <__aeabi_uldivmod>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	460c      	mov	r4, r1
 8002b62:	461a      	mov	r2, r3
 8002b64:	4b9a      	ldr	r3, [pc, #616]	; (8002dd0 <UART_SetConfig+0x6f4>)
 8002b66:	fba3 1302 	umull	r1, r3, r3, r2
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	2164      	movs	r1, #100	; 0x64
 8002b6e:	fb01 f303 	mul.w	r3, r1, r3
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	3332      	adds	r3, #50	; 0x32
 8002b78:	4a95      	ldr	r2, [pc, #596]	; (8002dd0 <UART_SetConfig+0x6f4>)
 8002b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7e:	095b      	lsrs	r3, r3, #5
 8002b80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b84:	4498      	add	r8, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	469b      	mov	fp, r3
 8002b8a:	f04f 0c00 	mov.w	ip, #0
 8002b8e:	46d9      	mov	r9, fp
 8002b90:	46e2      	mov	sl, ip
 8002b92:	eb19 0309 	adds.w	r3, r9, r9
 8002b96:	eb4a 040a 	adc.w	r4, sl, sl
 8002b9a:	4699      	mov	r9, r3
 8002b9c:	46a2      	mov	sl, r4
 8002b9e:	eb19 090b 	adds.w	r9, r9, fp
 8002ba2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002ba6:	f04f 0100 	mov.w	r1, #0
 8002baa:	f04f 0200 	mov.w	r2, #0
 8002bae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bb2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002bb6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002bba:	4689      	mov	r9, r1
 8002bbc:	4692      	mov	sl, r2
 8002bbe:	eb1b 0509 	adds.w	r5, fp, r9
 8002bc2:	eb4c 060a 	adc.w	r6, ip, sl
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	4619      	mov	r1, r3
 8002bcc:	f04f 0200 	mov.w	r2, #0
 8002bd0:	f04f 0300 	mov.w	r3, #0
 8002bd4:	f04f 0400 	mov.w	r4, #0
 8002bd8:	0094      	lsls	r4, r2, #2
 8002bda:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002bde:	008b      	lsls	r3, r1, #2
 8002be0:	461a      	mov	r2, r3
 8002be2:	4623      	mov	r3, r4
 8002be4:	4628      	mov	r0, r5
 8002be6:	4631      	mov	r1, r6
 8002be8:	f7fd fb52 	bl	8000290 <__aeabi_uldivmod>
 8002bec:	4603      	mov	r3, r0
 8002bee:	460c      	mov	r4, r1
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	4b77      	ldr	r3, [pc, #476]	; (8002dd0 <UART_SetConfig+0x6f4>)
 8002bf4:	fba3 1302 	umull	r1, r3, r3, r2
 8002bf8:	095b      	lsrs	r3, r3, #5
 8002bfa:	2164      	movs	r1, #100	; 0x64
 8002bfc:	fb01 f303 	mul.w	r3, r1, r3
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	011b      	lsls	r3, r3, #4
 8002c04:	3332      	adds	r3, #50	; 0x32
 8002c06:	4a72      	ldr	r2, [pc, #456]	; (8002dd0 <UART_SetConfig+0x6f4>)
 8002c08:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0c:	095b      	lsrs	r3, r3, #5
 8002c0e:	f003 020f 	and.w	r2, r3, #15
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4442      	add	r2, r8
 8002c18:	609a      	str	r2, [r3, #8]
 8002c1a:	e0d0      	b.n	8002dbe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c1c:	f7ff fc06 	bl	800242c <HAL_RCC_GetPCLK1Freq>
 8002c20:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	469a      	mov	sl, r3
 8002c26:	f04f 0b00 	mov.w	fp, #0
 8002c2a:	46d0      	mov	r8, sl
 8002c2c:	46d9      	mov	r9, fp
 8002c2e:	eb18 0308 	adds.w	r3, r8, r8
 8002c32:	eb49 0409 	adc.w	r4, r9, r9
 8002c36:	4698      	mov	r8, r3
 8002c38:	46a1      	mov	r9, r4
 8002c3a:	eb18 080a 	adds.w	r8, r8, sl
 8002c3e:	eb49 090b 	adc.w	r9, r9, fp
 8002c42:	f04f 0100 	mov.w	r1, #0
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002c4e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002c52:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002c56:	4688      	mov	r8, r1
 8002c58:	4691      	mov	r9, r2
 8002c5a:	eb1a 0508 	adds.w	r5, sl, r8
 8002c5e:	eb4b 0609 	adc.w	r6, fp, r9
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	4619      	mov	r1, r3
 8002c68:	f04f 0200 	mov.w	r2, #0
 8002c6c:	f04f 0300 	mov.w	r3, #0
 8002c70:	f04f 0400 	mov.w	r4, #0
 8002c74:	0094      	lsls	r4, r2, #2
 8002c76:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002c7a:	008b      	lsls	r3, r1, #2
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	4623      	mov	r3, r4
 8002c80:	4628      	mov	r0, r5
 8002c82:	4631      	mov	r1, r6
 8002c84:	f7fd fb04 	bl	8000290 <__aeabi_uldivmod>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	460c      	mov	r4, r1
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	4b50      	ldr	r3, [pc, #320]	; (8002dd0 <UART_SetConfig+0x6f4>)
 8002c90:	fba3 2302 	umull	r2, r3, r3, r2
 8002c94:	095b      	lsrs	r3, r3, #5
 8002c96:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	469b      	mov	fp, r3
 8002c9e:	f04f 0c00 	mov.w	ip, #0
 8002ca2:	46d9      	mov	r9, fp
 8002ca4:	46e2      	mov	sl, ip
 8002ca6:	eb19 0309 	adds.w	r3, r9, r9
 8002caa:	eb4a 040a 	adc.w	r4, sl, sl
 8002cae:	4699      	mov	r9, r3
 8002cb0:	46a2      	mov	sl, r4
 8002cb2:	eb19 090b 	adds.w	r9, r9, fp
 8002cb6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002cba:	f04f 0100 	mov.w	r1, #0
 8002cbe:	f04f 0200 	mov.w	r2, #0
 8002cc2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002cc6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002cca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002cce:	4689      	mov	r9, r1
 8002cd0:	4692      	mov	sl, r2
 8002cd2:	eb1b 0509 	adds.w	r5, fp, r9
 8002cd6:	eb4c 060a 	adc.w	r6, ip, sl
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	4619      	mov	r1, r3
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	f04f 0300 	mov.w	r3, #0
 8002ce8:	f04f 0400 	mov.w	r4, #0
 8002cec:	0094      	lsls	r4, r2, #2
 8002cee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002cf2:	008b      	lsls	r3, r1, #2
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	4623      	mov	r3, r4
 8002cf8:	4628      	mov	r0, r5
 8002cfa:	4631      	mov	r1, r6
 8002cfc:	f7fd fac8 	bl	8000290 <__aeabi_uldivmod>
 8002d00:	4603      	mov	r3, r0
 8002d02:	460c      	mov	r4, r1
 8002d04:	461a      	mov	r2, r3
 8002d06:	4b32      	ldr	r3, [pc, #200]	; (8002dd0 <UART_SetConfig+0x6f4>)
 8002d08:	fba3 1302 	umull	r1, r3, r3, r2
 8002d0c:	095b      	lsrs	r3, r3, #5
 8002d0e:	2164      	movs	r1, #100	; 0x64
 8002d10:	fb01 f303 	mul.w	r3, r1, r3
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	011b      	lsls	r3, r3, #4
 8002d18:	3332      	adds	r3, #50	; 0x32
 8002d1a:	4a2d      	ldr	r2, [pc, #180]	; (8002dd0 <UART_SetConfig+0x6f4>)
 8002d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d20:	095b      	lsrs	r3, r3, #5
 8002d22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d26:	4498      	add	r8, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	469b      	mov	fp, r3
 8002d2c:	f04f 0c00 	mov.w	ip, #0
 8002d30:	46d9      	mov	r9, fp
 8002d32:	46e2      	mov	sl, ip
 8002d34:	eb19 0309 	adds.w	r3, r9, r9
 8002d38:	eb4a 040a 	adc.w	r4, sl, sl
 8002d3c:	4699      	mov	r9, r3
 8002d3e:	46a2      	mov	sl, r4
 8002d40:	eb19 090b 	adds.w	r9, r9, fp
 8002d44:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002d48:	f04f 0100 	mov.w	r1, #0
 8002d4c:	f04f 0200 	mov.w	r2, #0
 8002d50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d54:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002d58:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002d5c:	4689      	mov	r9, r1
 8002d5e:	4692      	mov	sl, r2
 8002d60:	eb1b 0509 	adds.w	r5, fp, r9
 8002d64:	eb4c 060a 	adc.w	r6, ip, sl
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	f04f 0300 	mov.w	r3, #0
 8002d76:	f04f 0400 	mov.w	r4, #0
 8002d7a:	0094      	lsls	r4, r2, #2
 8002d7c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002d80:	008b      	lsls	r3, r1, #2
 8002d82:	461a      	mov	r2, r3
 8002d84:	4623      	mov	r3, r4
 8002d86:	4628      	mov	r0, r5
 8002d88:	4631      	mov	r1, r6
 8002d8a:	f7fd fa81 	bl	8000290 <__aeabi_uldivmod>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	460c      	mov	r4, r1
 8002d92:	461a      	mov	r2, r3
 8002d94:	4b0e      	ldr	r3, [pc, #56]	; (8002dd0 <UART_SetConfig+0x6f4>)
 8002d96:	fba3 1302 	umull	r1, r3, r3, r2
 8002d9a:	095b      	lsrs	r3, r3, #5
 8002d9c:	2164      	movs	r1, #100	; 0x64
 8002d9e:	fb01 f303 	mul.w	r3, r1, r3
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	011b      	lsls	r3, r3, #4
 8002da6:	3332      	adds	r3, #50	; 0x32
 8002da8:	4a09      	ldr	r2, [pc, #36]	; (8002dd0 <UART_SetConfig+0x6f4>)
 8002daa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	f003 020f 	and.w	r2, r3, #15
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4442      	add	r2, r8
 8002dba:	609a      	str	r2, [r3, #8]
}
 8002dbc:	e7ff      	b.n	8002dbe <UART_SetConfig+0x6e2>
 8002dbe:	bf00      	nop
 8002dc0:	3714      	adds	r7, #20
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dc8:	40011000 	.word	0x40011000
 8002dcc:	40011400 	.word	0x40011400
 8002dd0:	51eb851f 	.word	0x51eb851f

08002dd4 <__errno>:
 8002dd4:	4b01      	ldr	r3, [pc, #4]	; (8002ddc <__errno+0x8>)
 8002dd6:	6818      	ldr	r0, [r3, #0]
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	20000010 	.word	0x20000010

08002de0 <__libc_init_array>:
 8002de0:	b570      	push	{r4, r5, r6, lr}
 8002de2:	4e0d      	ldr	r6, [pc, #52]	; (8002e18 <__libc_init_array+0x38>)
 8002de4:	4c0d      	ldr	r4, [pc, #52]	; (8002e1c <__libc_init_array+0x3c>)
 8002de6:	1ba4      	subs	r4, r4, r6
 8002de8:	10a4      	asrs	r4, r4, #2
 8002dea:	2500      	movs	r5, #0
 8002dec:	42a5      	cmp	r5, r4
 8002dee:	d109      	bne.n	8002e04 <__libc_init_array+0x24>
 8002df0:	4e0b      	ldr	r6, [pc, #44]	; (8002e20 <__libc_init_array+0x40>)
 8002df2:	4c0c      	ldr	r4, [pc, #48]	; (8002e24 <__libc_init_array+0x44>)
 8002df4:	f000 fc26 	bl	8003644 <_init>
 8002df8:	1ba4      	subs	r4, r4, r6
 8002dfa:	10a4      	asrs	r4, r4, #2
 8002dfc:	2500      	movs	r5, #0
 8002dfe:	42a5      	cmp	r5, r4
 8002e00:	d105      	bne.n	8002e0e <__libc_init_array+0x2e>
 8002e02:	bd70      	pop	{r4, r5, r6, pc}
 8002e04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e08:	4798      	blx	r3
 8002e0a:	3501      	adds	r5, #1
 8002e0c:	e7ee      	b.n	8002dec <__libc_init_array+0xc>
 8002e0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e12:	4798      	blx	r3
 8002e14:	3501      	adds	r5, #1
 8002e16:	e7f2      	b.n	8002dfe <__libc_init_array+0x1e>
 8002e18:	08003738 	.word	0x08003738
 8002e1c:	08003738 	.word	0x08003738
 8002e20:	08003738 	.word	0x08003738
 8002e24:	0800373c 	.word	0x0800373c

08002e28 <memset>:
 8002e28:	4402      	add	r2, r0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d100      	bne.n	8002e32 <memset+0xa>
 8002e30:	4770      	bx	lr
 8002e32:	f803 1b01 	strb.w	r1, [r3], #1
 8002e36:	e7f9      	b.n	8002e2c <memset+0x4>

08002e38 <siprintf>:
 8002e38:	b40e      	push	{r1, r2, r3}
 8002e3a:	b500      	push	{lr}
 8002e3c:	b09c      	sub	sp, #112	; 0x70
 8002e3e:	ab1d      	add	r3, sp, #116	; 0x74
 8002e40:	9002      	str	r0, [sp, #8]
 8002e42:	9006      	str	r0, [sp, #24]
 8002e44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002e48:	4809      	ldr	r0, [pc, #36]	; (8002e70 <siprintf+0x38>)
 8002e4a:	9107      	str	r1, [sp, #28]
 8002e4c:	9104      	str	r1, [sp, #16]
 8002e4e:	4909      	ldr	r1, [pc, #36]	; (8002e74 <siprintf+0x3c>)
 8002e50:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e54:	9105      	str	r1, [sp, #20]
 8002e56:	6800      	ldr	r0, [r0, #0]
 8002e58:	9301      	str	r3, [sp, #4]
 8002e5a:	a902      	add	r1, sp, #8
 8002e5c:	f000 f866 	bl	8002f2c <_svfiprintf_r>
 8002e60:	9b02      	ldr	r3, [sp, #8]
 8002e62:	2200      	movs	r2, #0
 8002e64:	701a      	strb	r2, [r3, #0]
 8002e66:	b01c      	add	sp, #112	; 0x70
 8002e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e6c:	b003      	add	sp, #12
 8002e6e:	4770      	bx	lr
 8002e70:	20000010 	.word	0x20000010
 8002e74:	ffff0208 	.word	0xffff0208

08002e78 <__ssputs_r>:
 8002e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e7c:	688e      	ldr	r6, [r1, #8]
 8002e7e:	429e      	cmp	r6, r3
 8002e80:	4682      	mov	sl, r0
 8002e82:	460c      	mov	r4, r1
 8002e84:	4690      	mov	r8, r2
 8002e86:	4699      	mov	r9, r3
 8002e88:	d837      	bhi.n	8002efa <__ssputs_r+0x82>
 8002e8a:	898a      	ldrh	r2, [r1, #12]
 8002e8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002e90:	d031      	beq.n	8002ef6 <__ssputs_r+0x7e>
 8002e92:	6825      	ldr	r5, [r4, #0]
 8002e94:	6909      	ldr	r1, [r1, #16]
 8002e96:	1a6f      	subs	r7, r5, r1
 8002e98:	6965      	ldr	r5, [r4, #20]
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ea0:	fb95 f5f3 	sdiv	r5, r5, r3
 8002ea4:	f109 0301 	add.w	r3, r9, #1
 8002ea8:	443b      	add	r3, r7
 8002eaa:	429d      	cmp	r5, r3
 8002eac:	bf38      	it	cc
 8002eae:	461d      	movcc	r5, r3
 8002eb0:	0553      	lsls	r3, r2, #21
 8002eb2:	d530      	bpl.n	8002f16 <__ssputs_r+0x9e>
 8002eb4:	4629      	mov	r1, r5
 8002eb6:	f000 fb2b 	bl	8003510 <_malloc_r>
 8002eba:	4606      	mov	r6, r0
 8002ebc:	b950      	cbnz	r0, 8002ed4 <__ssputs_r+0x5c>
 8002ebe:	230c      	movs	r3, #12
 8002ec0:	f8ca 3000 	str.w	r3, [sl]
 8002ec4:	89a3      	ldrh	r3, [r4, #12]
 8002ec6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002eca:	81a3      	strh	r3, [r4, #12]
 8002ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ed4:	463a      	mov	r2, r7
 8002ed6:	6921      	ldr	r1, [r4, #16]
 8002ed8:	f000 faa8 	bl	800342c <memcpy>
 8002edc:	89a3      	ldrh	r3, [r4, #12]
 8002ede:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002ee2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ee6:	81a3      	strh	r3, [r4, #12]
 8002ee8:	6126      	str	r6, [r4, #16]
 8002eea:	6165      	str	r5, [r4, #20]
 8002eec:	443e      	add	r6, r7
 8002eee:	1bed      	subs	r5, r5, r7
 8002ef0:	6026      	str	r6, [r4, #0]
 8002ef2:	60a5      	str	r5, [r4, #8]
 8002ef4:	464e      	mov	r6, r9
 8002ef6:	454e      	cmp	r6, r9
 8002ef8:	d900      	bls.n	8002efc <__ssputs_r+0x84>
 8002efa:	464e      	mov	r6, r9
 8002efc:	4632      	mov	r2, r6
 8002efe:	4641      	mov	r1, r8
 8002f00:	6820      	ldr	r0, [r4, #0]
 8002f02:	f000 fa9e 	bl	8003442 <memmove>
 8002f06:	68a3      	ldr	r3, [r4, #8]
 8002f08:	1b9b      	subs	r3, r3, r6
 8002f0a:	60a3      	str	r3, [r4, #8]
 8002f0c:	6823      	ldr	r3, [r4, #0]
 8002f0e:	441e      	add	r6, r3
 8002f10:	6026      	str	r6, [r4, #0]
 8002f12:	2000      	movs	r0, #0
 8002f14:	e7dc      	b.n	8002ed0 <__ssputs_r+0x58>
 8002f16:	462a      	mov	r2, r5
 8002f18:	f000 fb54 	bl	80035c4 <_realloc_r>
 8002f1c:	4606      	mov	r6, r0
 8002f1e:	2800      	cmp	r0, #0
 8002f20:	d1e2      	bne.n	8002ee8 <__ssputs_r+0x70>
 8002f22:	6921      	ldr	r1, [r4, #16]
 8002f24:	4650      	mov	r0, sl
 8002f26:	f000 faa5 	bl	8003474 <_free_r>
 8002f2a:	e7c8      	b.n	8002ebe <__ssputs_r+0x46>

08002f2c <_svfiprintf_r>:
 8002f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f30:	461d      	mov	r5, r3
 8002f32:	898b      	ldrh	r3, [r1, #12]
 8002f34:	061f      	lsls	r7, r3, #24
 8002f36:	b09d      	sub	sp, #116	; 0x74
 8002f38:	4680      	mov	r8, r0
 8002f3a:	460c      	mov	r4, r1
 8002f3c:	4616      	mov	r6, r2
 8002f3e:	d50f      	bpl.n	8002f60 <_svfiprintf_r+0x34>
 8002f40:	690b      	ldr	r3, [r1, #16]
 8002f42:	b96b      	cbnz	r3, 8002f60 <_svfiprintf_r+0x34>
 8002f44:	2140      	movs	r1, #64	; 0x40
 8002f46:	f000 fae3 	bl	8003510 <_malloc_r>
 8002f4a:	6020      	str	r0, [r4, #0]
 8002f4c:	6120      	str	r0, [r4, #16]
 8002f4e:	b928      	cbnz	r0, 8002f5c <_svfiprintf_r+0x30>
 8002f50:	230c      	movs	r3, #12
 8002f52:	f8c8 3000 	str.w	r3, [r8]
 8002f56:	f04f 30ff 	mov.w	r0, #4294967295
 8002f5a:	e0c8      	b.n	80030ee <_svfiprintf_r+0x1c2>
 8002f5c:	2340      	movs	r3, #64	; 0x40
 8002f5e:	6163      	str	r3, [r4, #20]
 8002f60:	2300      	movs	r3, #0
 8002f62:	9309      	str	r3, [sp, #36]	; 0x24
 8002f64:	2320      	movs	r3, #32
 8002f66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f6a:	2330      	movs	r3, #48	; 0x30
 8002f6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f70:	9503      	str	r5, [sp, #12]
 8002f72:	f04f 0b01 	mov.w	fp, #1
 8002f76:	4637      	mov	r7, r6
 8002f78:	463d      	mov	r5, r7
 8002f7a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002f7e:	b10b      	cbz	r3, 8002f84 <_svfiprintf_r+0x58>
 8002f80:	2b25      	cmp	r3, #37	; 0x25
 8002f82:	d13e      	bne.n	8003002 <_svfiprintf_r+0xd6>
 8002f84:	ebb7 0a06 	subs.w	sl, r7, r6
 8002f88:	d00b      	beq.n	8002fa2 <_svfiprintf_r+0x76>
 8002f8a:	4653      	mov	r3, sl
 8002f8c:	4632      	mov	r2, r6
 8002f8e:	4621      	mov	r1, r4
 8002f90:	4640      	mov	r0, r8
 8002f92:	f7ff ff71 	bl	8002e78 <__ssputs_r>
 8002f96:	3001      	adds	r0, #1
 8002f98:	f000 80a4 	beq.w	80030e4 <_svfiprintf_r+0x1b8>
 8002f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f9e:	4453      	add	r3, sl
 8002fa0:	9309      	str	r3, [sp, #36]	; 0x24
 8002fa2:	783b      	ldrb	r3, [r7, #0]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 809d 	beq.w	80030e4 <_svfiprintf_r+0x1b8>
 8002faa:	2300      	movs	r3, #0
 8002fac:	f04f 32ff 	mov.w	r2, #4294967295
 8002fb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fb4:	9304      	str	r3, [sp, #16]
 8002fb6:	9307      	str	r3, [sp, #28]
 8002fb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002fbc:	931a      	str	r3, [sp, #104]	; 0x68
 8002fbe:	462f      	mov	r7, r5
 8002fc0:	2205      	movs	r2, #5
 8002fc2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002fc6:	4850      	ldr	r0, [pc, #320]	; (8003108 <_svfiprintf_r+0x1dc>)
 8002fc8:	f7fd f912 	bl	80001f0 <memchr>
 8002fcc:	9b04      	ldr	r3, [sp, #16]
 8002fce:	b9d0      	cbnz	r0, 8003006 <_svfiprintf_r+0xda>
 8002fd0:	06d9      	lsls	r1, r3, #27
 8002fd2:	bf44      	itt	mi
 8002fd4:	2220      	movmi	r2, #32
 8002fd6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002fda:	071a      	lsls	r2, r3, #28
 8002fdc:	bf44      	itt	mi
 8002fde:	222b      	movmi	r2, #43	; 0x2b
 8002fe0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002fe4:	782a      	ldrb	r2, [r5, #0]
 8002fe6:	2a2a      	cmp	r2, #42	; 0x2a
 8002fe8:	d015      	beq.n	8003016 <_svfiprintf_r+0xea>
 8002fea:	9a07      	ldr	r2, [sp, #28]
 8002fec:	462f      	mov	r7, r5
 8002fee:	2000      	movs	r0, #0
 8002ff0:	250a      	movs	r5, #10
 8002ff2:	4639      	mov	r1, r7
 8002ff4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ff8:	3b30      	subs	r3, #48	; 0x30
 8002ffa:	2b09      	cmp	r3, #9
 8002ffc:	d94d      	bls.n	800309a <_svfiprintf_r+0x16e>
 8002ffe:	b1b8      	cbz	r0, 8003030 <_svfiprintf_r+0x104>
 8003000:	e00f      	b.n	8003022 <_svfiprintf_r+0xf6>
 8003002:	462f      	mov	r7, r5
 8003004:	e7b8      	b.n	8002f78 <_svfiprintf_r+0x4c>
 8003006:	4a40      	ldr	r2, [pc, #256]	; (8003108 <_svfiprintf_r+0x1dc>)
 8003008:	1a80      	subs	r0, r0, r2
 800300a:	fa0b f000 	lsl.w	r0, fp, r0
 800300e:	4318      	orrs	r0, r3
 8003010:	9004      	str	r0, [sp, #16]
 8003012:	463d      	mov	r5, r7
 8003014:	e7d3      	b.n	8002fbe <_svfiprintf_r+0x92>
 8003016:	9a03      	ldr	r2, [sp, #12]
 8003018:	1d11      	adds	r1, r2, #4
 800301a:	6812      	ldr	r2, [r2, #0]
 800301c:	9103      	str	r1, [sp, #12]
 800301e:	2a00      	cmp	r2, #0
 8003020:	db01      	blt.n	8003026 <_svfiprintf_r+0xfa>
 8003022:	9207      	str	r2, [sp, #28]
 8003024:	e004      	b.n	8003030 <_svfiprintf_r+0x104>
 8003026:	4252      	negs	r2, r2
 8003028:	f043 0302 	orr.w	r3, r3, #2
 800302c:	9207      	str	r2, [sp, #28]
 800302e:	9304      	str	r3, [sp, #16]
 8003030:	783b      	ldrb	r3, [r7, #0]
 8003032:	2b2e      	cmp	r3, #46	; 0x2e
 8003034:	d10c      	bne.n	8003050 <_svfiprintf_r+0x124>
 8003036:	787b      	ldrb	r3, [r7, #1]
 8003038:	2b2a      	cmp	r3, #42	; 0x2a
 800303a:	d133      	bne.n	80030a4 <_svfiprintf_r+0x178>
 800303c:	9b03      	ldr	r3, [sp, #12]
 800303e:	1d1a      	adds	r2, r3, #4
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	9203      	str	r2, [sp, #12]
 8003044:	2b00      	cmp	r3, #0
 8003046:	bfb8      	it	lt
 8003048:	f04f 33ff 	movlt.w	r3, #4294967295
 800304c:	3702      	adds	r7, #2
 800304e:	9305      	str	r3, [sp, #20]
 8003050:	4d2e      	ldr	r5, [pc, #184]	; (800310c <_svfiprintf_r+0x1e0>)
 8003052:	7839      	ldrb	r1, [r7, #0]
 8003054:	2203      	movs	r2, #3
 8003056:	4628      	mov	r0, r5
 8003058:	f7fd f8ca 	bl	80001f0 <memchr>
 800305c:	b138      	cbz	r0, 800306e <_svfiprintf_r+0x142>
 800305e:	2340      	movs	r3, #64	; 0x40
 8003060:	1b40      	subs	r0, r0, r5
 8003062:	fa03 f000 	lsl.w	r0, r3, r0
 8003066:	9b04      	ldr	r3, [sp, #16]
 8003068:	4303      	orrs	r3, r0
 800306a:	3701      	adds	r7, #1
 800306c:	9304      	str	r3, [sp, #16]
 800306e:	7839      	ldrb	r1, [r7, #0]
 8003070:	4827      	ldr	r0, [pc, #156]	; (8003110 <_svfiprintf_r+0x1e4>)
 8003072:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003076:	2206      	movs	r2, #6
 8003078:	1c7e      	adds	r6, r7, #1
 800307a:	f7fd f8b9 	bl	80001f0 <memchr>
 800307e:	2800      	cmp	r0, #0
 8003080:	d038      	beq.n	80030f4 <_svfiprintf_r+0x1c8>
 8003082:	4b24      	ldr	r3, [pc, #144]	; (8003114 <_svfiprintf_r+0x1e8>)
 8003084:	bb13      	cbnz	r3, 80030cc <_svfiprintf_r+0x1a0>
 8003086:	9b03      	ldr	r3, [sp, #12]
 8003088:	3307      	adds	r3, #7
 800308a:	f023 0307 	bic.w	r3, r3, #7
 800308e:	3308      	adds	r3, #8
 8003090:	9303      	str	r3, [sp, #12]
 8003092:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003094:	444b      	add	r3, r9
 8003096:	9309      	str	r3, [sp, #36]	; 0x24
 8003098:	e76d      	b.n	8002f76 <_svfiprintf_r+0x4a>
 800309a:	fb05 3202 	mla	r2, r5, r2, r3
 800309e:	2001      	movs	r0, #1
 80030a0:	460f      	mov	r7, r1
 80030a2:	e7a6      	b.n	8002ff2 <_svfiprintf_r+0xc6>
 80030a4:	2300      	movs	r3, #0
 80030a6:	3701      	adds	r7, #1
 80030a8:	9305      	str	r3, [sp, #20]
 80030aa:	4619      	mov	r1, r3
 80030ac:	250a      	movs	r5, #10
 80030ae:	4638      	mov	r0, r7
 80030b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030b4:	3a30      	subs	r2, #48	; 0x30
 80030b6:	2a09      	cmp	r2, #9
 80030b8:	d903      	bls.n	80030c2 <_svfiprintf_r+0x196>
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d0c8      	beq.n	8003050 <_svfiprintf_r+0x124>
 80030be:	9105      	str	r1, [sp, #20]
 80030c0:	e7c6      	b.n	8003050 <_svfiprintf_r+0x124>
 80030c2:	fb05 2101 	mla	r1, r5, r1, r2
 80030c6:	2301      	movs	r3, #1
 80030c8:	4607      	mov	r7, r0
 80030ca:	e7f0      	b.n	80030ae <_svfiprintf_r+0x182>
 80030cc:	ab03      	add	r3, sp, #12
 80030ce:	9300      	str	r3, [sp, #0]
 80030d0:	4622      	mov	r2, r4
 80030d2:	4b11      	ldr	r3, [pc, #68]	; (8003118 <_svfiprintf_r+0x1ec>)
 80030d4:	a904      	add	r1, sp, #16
 80030d6:	4640      	mov	r0, r8
 80030d8:	f3af 8000 	nop.w
 80030dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80030e0:	4681      	mov	r9, r0
 80030e2:	d1d6      	bne.n	8003092 <_svfiprintf_r+0x166>
 80030e4:	89a3      	ldrh	r3, [r4, #12]
 80030e6:	065b      	lsls	r3, r3, #25
 80030e8:	f53f af35 	bmi.w	8002f56 <_svfiprintf_r+0x2a>
 80030ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80030ee:	b01d      	add	sp, #116	; 0x74
 80030f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030f4:	ab03      	add	r3, sp, #12
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	4622      	mov	r2, r4
 80030fa:	4b07      	ldr	r3, [pc, #28]	; (8003118 <_svfiprintf_r+0x1ec>)
 80030fc:	a904      	add	r1, sp, #16
 80030fe:	4640      	mov	r0, r8
 8003100:	f000 f882 	bl	8003208 <_printf_i>
 8003104:	e7ea      	b.n	80030dc <_svfiprintf_r+0x1b0>
 8003106:	bf00      	nop
 8003108:	080036fc 	.word	0x080036fc
 800310c:	08003702 	.word	0x08003702
 8003110:	08003706 	.word	0x08003706
 8003114:	00000000 	.word	0x00000000
 8003118:	08002e79 	.word	0x08002e79

0800311c <_printf_common>:
 800311c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003120:	4691      	mov	r9, r2
 8003122:	461f      	mov	r7, r3
 8003124:	688a      	ldr	r2, [r1, #8]
 8003126:	690b      	ldr	r3, [r1, #16]
 8003128:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800312c:	4293      	cmp	r3, r2
 800312e:	bfb8      	it	lt
 8003130:	4613      	movlt	r3, r2
 8003132:	f8c9 3000 	str.w	r3, [r9]
 8003136:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800313a:	4606      	mov	r6, r0
 800313c:	460c      	mov	r4, r1
 800313e:	b112      	cbz	r2, 8003146 <_printf_common+0x2a>
 8003140:	3301      	adds	r3, #1
 8003142:	f8c9 3000 	str.w	r3, [r9]
 8003146:	6823      	ldr	r3, [r4, #0]
 8003148:	0699      	lsls	r1, r3, #26
 800314a:	bf42      	ittt	mi
 800314c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003150:	3302      	addmi	r3, #2
 8003152:	f8c9 3000 	strmi.w	r3, [r9]
 8003156:	6825      	ldr	r5, [r4, #0]
 8003158:	f015 0506 	ands.w	r5, r5, #6
 800315c:	d107      	bne.n	800316e <_printf_common+0x52>
 800315e:	f104 0a19 	add.w	sl, r4, #25
 8003162:	68e3      	ldr	r3, [r4, #12]
 8003164:	f8d9 2000 	ldr.w	r2, [r9]
 8003168:	1a9b      	subs	r3, r3, r2
 800316a:	42ab      	cmp	r3, r5
 800316c:	dc28      	bgt.n	80031c0 <_printf_common+0xa4>
 800316e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003172:	6822      	ldr	r2, [r4, #0]
 8003174:	3300      	adds	r3, #0
 8003176:	bf18      	it	ne
 8003178:	2301      	movne	r3, #1
 800317a:	0692      	lsls	r2, r2, #26
 800317c:	d42d      	bmi.n	80031da <_printf_common+0xbe>
 800317e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003182:	4639      	mov	r1, r7
 8003184:	4630      	mov	r0, r6
 8003186:	47c0      	blx	r8
 8003188:	3001      	adds	r0, #1
 800318a:	d020      	beq.n	80031ce <_printf_common+0xb2>
 800318c:	6823      	ldr	r3, [r4, #0]
 800318e:	68e5      	ldr	r5, [r4, #12]
 8003190:	f8d9 2000 	ldr.w	r2, [r9]
 8003194:	f003 0306 	and.w	r3, r3, #6
 8003198:	2b04      	cmp	r3, #4
 800319a:	bf08      	it	eq
 800319c:	1aad      	subeq	r5, r5, r2
 800319e:	68a3      	ldr	r3, [r4, #8]
 80031a0:	6922      	ldr	r2, [r4, #16]
 80031a2:	bf0c      	ite	eq
 80031a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031a8:	2500      	movne	r5, #0
 80031aa:	4293      	cmp	r3, r2
 80031ac:	bfc4      	itt	gt
 80031ae:	1a9b      	subgt	r3, r3, r2
 80031b0:	18ed      	addgt	r5, r5, r3
 80031b2:	f04f 0900 	mov.w	r9, #0
 80031b6:	341a      	adds	r4, #26
 80031b8:	454d      	cmp	r5, r9
 80031ba:	d11a      	bne.n	80031f2 <_printf_common+0xd6>
 80031bc:	2000      	movs	r0, #0
 80031be:	e008      	b.n	80031d2 <_printf_common+0xb6>
 80031c0:	2301      	movs	r3, #1
 80031c2:	4652      	mov	r2, sl
 80031c4:	4639      	mov	r1, r7
 80031c6:	4630      	mov	r0, r6
 80031c8:	47c0      	blx	r8
 80031ca:	3001      	adds	r0, #1
 80031cc:	d103      	bne.n	80031d6 <_printf_common+0xba>
 80031ce:	f04f 30ff 	mov.w	r0, #4294967295
 80031d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031d6:	3501      	adds	r5, #1
 80031d8:	e7c3      	b.n	8003162 <_printf_common+0x46>
 80031da:	18e1      	adds	r1, r4, r3
 80031dc:	1c5a      	adds	r2, r3, #1
 80031de:	2030      	movs	r0, #48	; 0x30
 80031e0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80031e4:	4422      	add	r2, r4
 80031e6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80031ea:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80031ee:	3302      	adds	r3, #2
 80031f0:	e7c5      	b.n	800317e <_printf_common+0x62>
 80031f2:	2301      	movs	r3, #1
 80031f4:	4622      	mov	r2, r4
 80031f6:	4639      	mov	r1, r7
 80031f8:	4630      	mov	r0, r6
 80031fa:	47c0      	blx	r8
 80031fc:	3001      	adds	r0, #1
 80031fe:	d0e6      	beq.n	80031ce <_printf_common+0xb2>
 8003200:	f109 0901 	add.w	r9, r9, #1
 8003204:	e7d8      	b.n	80031b8 <_printf_common+0x9c>
	...

08003208 <_printf_i>:
 8003208:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800320c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003210:	460c      	mov	r4, r1
 8003212:	7e09      	ldrb	r1, [r1, #24]
 8003214:	b085      	sub	sp, #20
 8003216:	296e      	cmp	r1, #110	; 0x6e
 8003218:	4617      	mov	r7, r2
 800321a:	4606      	mov	r6, r0
 800321c:	4698      	mov	r8, r3
 800321e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003220:	f000 80b3 	beq.w	800338a <_printf_i+0x182>
 8003224:	d822      	bhi.n	800326c <_printf_i+0x64>
 8003226:	2963      	cmp	r1, #99	; 0x63
 8003228:	d036      	beq.n	8003298 <_printf_i+0x90>
 800322a:	d80a      	bhi.n	8003242 <_printf_i+0x3a>
 800322c:	2900      	cmp	r1, #0
 800322e:	f000 80b9 	beq.w	80033a4 <_printf_i+0x19c>
 8003232:	2958      	cmp	r1, #88	; 0x58
 8003234:	f000 8083 	beq.w	800333e <_printf_i+0x136>
 8003238:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800323c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003240:	e032      	b.n	80032a8 <_printf_i+0xa0>
 8003242:	2964      	cmp	r1, #100	; 0x64
 8003244:	d001      	beq.n	800324a <_printf_i+0x42>
 8003246:	2969      	cmp	r1, #105	; 0x69
 8003248:	d1f6      	bne.n	8003238 <_printf_i+0x30>
 800324a:	6820      	ldr	r0, [r4, #0]
 800324c:	6813      	ldr	r3, [r2, #0]
 800324e:	0605      	lsls	r5, r0, #24
 8003250:	f103 0104 	add.w	r1, r3, #4
 8003254:	d52a      	bpl.n	80032ac <_printf_i+0xa4>
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6011      	str	r1, [r2, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	da03      	bge.n	8003266 <_printf_i+0x5e>
 800325e:	222d      	movs	r2, #45	; 0x2d
 8003260:	425b      	negs	r3, r3
 8003262:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003266:	486f      	ldr	r0, [pc, #444]	; (8003424 <_printf_i+0x21c>)
 8003268:	220a      	movs	r2, #10
 800326a:	e039      	b.n	80032e0 <_printf_i+0xd8>
 800326c:	2973      	cmp	r1, #115	; 0x73
 800326e:	f000 809d 	beq.w	80033ac <_printf_i+0x1a4>
 8003272:	d808      	bhi.n	8003286 <_printf_i+0x7e>
 8003274:	296f      	cmp	r1, #111	; 0x6f
 8003276:	d020      	beq.n	80032ba <_printf_i+0xb2>
 8003278:	2970      	cmp	r1, #112	; 0x70
 800327a:	d1dd      	bne.n	8003238 <_printf_i+0x30>
 800327c:	6823      	ldr	r3, [r4, #0]
 800327e:	f043 0320 	orr.w	r3, r3, #32
 8003282:	6023      	str	r3, [r4, #0]
 8003284:	e003      	b.n	800328e <_printf_i+0x86>
 8003286:	2975      	cmp	r1, #117	; 0x75
 8003288:	d017      	beq.n	80032ba <_printf_i+0xb2>
 800328a:	2978      	cmp	r1, #120	; 0x78
 800328c:	d1d4      	bne.n	8003238 <_printf_i+0x30>
 800328e:	2378      	movs	r3, #120	; 0x78
 8003290:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003294:	4864      	ldr	r0, [pc, #400]	; (8003428 <_printf_i+0x220>)
 8003296:	e055      	b.n	8003344 <_printf_i+0x13c>
 8003298:	6813      	ldr	r3, [r2, #0]
 800329a:	1d19      	adds	r1, r3, #4
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6011      	str	r1, [r2, #0]
 80032a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80032a8:	2301      	movs	r3, #1
 80032aa:	e08c      	b.n	80033c6 <_printf_i+0x1be>
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	6011      	str	r1, [r2, #0]
 80032b0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80032b4:	bf18      	it	ne
 80032b6:	b21b      	sxthne	r3, r3
 80032b8:	e7cf      	b.n	800325a <_printf_i+0x52>
 80032ba:	6813      	ldr	r3, [r2, #0]
 80032bc:	6825      	ldr	r5, [r4, #0]
 80032be:	1d18      	adds	r0, r3, #4
 80032c0:	6010      	str	r0, [r2, #0]
 80032c2:	0628      	lsls	r0, r5, #24
 80032c4:	d501      	bpl.n	80032ca <_printf_i+0xc2>
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	e002      	b.n	80032d0 <_printf_i+0xc8>
 80032ca:	0668      	lsls	r0, r5, #25
 80032cc:	d5fb      	bpl.n	80032c6 <_printf_i+0xbe>
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	4854      	ldr	r0, [pc, #336]	; (8003424 <_printf_i+0x21c>)
 80032d2:	296f      	cmp	r1, #111	; 0x6f
 80032d4:	bf14      	ite	ne
 80032d6:	220a      	movne	r2, #10
 80032d8:	2208      	moveq	r2, #8
 80032da:	2100      	movs	r1, #0
 80032dc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80032e0:	6865      	ldr	r5, [r4, #4]
 80032e2:	60a5      	str	r5, [r4, #8]
 80032e4:	2d00      	cmp	r5, #0
 80032e6:	f2c0 8095 	blt.w	8003414 <_printf_i+0x20c>
 80032ea:	6821      	ldr	r1, [r4, #0]
 80032ec:	f021 0104 	bic.w	r1, r1, #4
 80032f0:	6021      	str	r1, [r4, #0]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d13d      	bne.n	8003372 <_printf_i+0x16a>
 80032f6:	2d00      	cmp	r5, #0
 80032f8:	f040 808e 	bne.w	8003418 <_printf_i+0x210>
 80032fc:	4665      	mov	r5, ip
 80032fe:	2a08      	cmp	r2, #8
 8003300:	d10b      	bne.n	800331a <_printf_i+0x112>
 8003302:	6823      	ldr	r3, [r4, #0]
 8003304:	07db      	lsls	r3, r3, #31
 8003306:	d508      	bpl.n	800331a <_printf_i+0x112>
 8003308:	6923      	ldr	r3, [r4, #16]
 800330a:	6862      	ldr	r2, [r4, #4]
 800330c:	429a      	cmp	r2, r3
 800330e:	bfde      	ittt	le
 8003310:	2330      	movle	r3, #48	; 0x30
 8003312:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003316:	f105 35ff 	addle.w	r5, r5, #4294967295
 800331a:	ebac 0305 	sub.w	r3, ip, r5
 800331e:	6123      	str	r3, [r4, #16]
 8003320:	f8cd 8000 	str.w	r8, [sp]
 8003324:	463b      	mov	r3, r7
 8003326:	aa03      	add	r2, sp, #12
 8003328:	4621      	mov	r1, r4
 800332a:	4630      	mov	r0, r6
 800332c:	f7ff fef6 	bl	800311c <_printf_common>
 8003330:	3001      	adds	r0, #1
 8003332:	d14d      	bne.n	80033d0 <_printf_i+0x1c8>
 8003334:	f04f 30ff 	mov.w	r0, #4294967295
 8003338:	b005      	add	sp, #20
 800333a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800333e:	4839      	ldr	r0, [pc, #228]	; (8003424 <_printf_i+0x21c>)
 8003340:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003344:	6813      	ldr	r3, [r2, #0]
 8003346:	6821      	ldr	r1, [r4, #0]
 8003348:	1d1d      	adds	r5, r3, #4
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6015      	str	r5, [r2, #0]
 800334e:	060a      	lsls	r2, r1, #24
 8003350:	d50b      	bpl.n	800336a <_printf_i+0x162>
 8003352:	07ca      	lsls	r2, r1, #31
 8003354:	bf44      	itt	mi
 8003356:	f041 0120 	orrmi.w	r1, r1, #32
 800335a:	6021      	strmi	r1, [r4, #0]
 800335c:	b91b      	cbnz	r3, 8003366 <_printf_i+0x15e>
 800335e:	6822      	ldr	r2, [r4, #0]
 8003360:	f022 0220 	bic.w	r2, r2, #32
 8003364:	6022      	str	r2, [r4, #0]
 8003366:	2210      	movs	r2, #16
 8003368:	e7b7      	b.n	80032da <_printf_i+0xd2>
 800336a:	064d      	lsls	r5, r1, #25
 800336c:	bf48      	it	mi
 800336e:	b29b      	uxthmi	r3, r3
 8003370:	e7ef      	b.n	8003352 <_printf_i+0x14a>
 8003372:	4665      	mov	r5, ip
 8003374:	fbb3 f1f2 	udiv	r1, r3, r2
 8003378:	fb02 3311 	mls	r3, r2, r1, r3
 800337c:	5cc3      	ldrb	r3, [r0, r3]
 800337e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003382:	460b      	mov	r3, r1
 8003384:	2900      	cmp	r1, #0
 8003386:	d1f5      	bne.n	8003374 <_printf_i+0x16c>
 8003388:	e7b9      	b.n	80032fe <_printf_i+0xf6>
 800338a:	6813      	ldr	r3, [r2, #0]
 800338c:	6825      	ldr	r5, [r4, #0]
 800338e:	6961      	ldr	r1, [r4, #20]
 8003390:	1d18      	adds	r0, r3, #4
 8003392:	6010      	str	r0, [r2, #0]
 8003394:	0628      	lsls	r0, r5, #24
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	d501      	bpl.n	800339e <_printf_i+0x196>
 800339a:	6019      	str	r1, [r3, #0]
 800339c:	e002      	b.n	80033a4 <_printf_i+0x19c>
 800339e:	066a      	lsls	r2, r5, #25
 80033a0:	d5fb      	bpl.n	800339a <_printf_i+0x192>
 80033a2:	8019      	strh	r1, [r3, #0]
 80033a4:	2300      	movs	r3, #0
 80033a6:	6123      	str	r3, [r4, #16]
 80033a8:	4665      	mov	r5, ip
 80033aa:	e7b9      	b.n	8003320 <_printf_i+0x118>
 80033ac:	6813      	ldr	r3, [r2, #0]
 80033ae:	1d19      	adds	r1, r3, #4
 80033b0:	6011      	str	r1, [r2, #0]
 80033b2:	681d      	ldr	r5, [r3, #0]
 80033b4:	6862      	ldr	r2, [r4, #4]
 80033b6:	2100      	movs	r1, #0
 80033b8:	4628      	mov	r0, r5
 80033ba:	f7fc ff19 	bl	80001f0 <memchr>
 80033be:	b108      	cbz	r0, 80033c4 <_printf_i+0x1bc>
 80033c0:	1b40      	subs	r0, r0, r5
 80033c2:	6060      	str	r0, [r4, #4]
 80033c4:	6863      	ldr	r3, [r4, #4]
 80033c6:	6123      	str	r3, [r4, #16]
 80033c8:	2300      	movs	r3, #0
 80033ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033ce:	e7a7      	b.n	8003320 <_printf_i+0x118>
 80033d0:	6923      	ldr	r3, [r4, #16]
 80033d2:	462a      	mov	r2, r5
 80033d4:	4639      	mov	r1, r7
 80033d6:	4630      	mov	r0, r6
 80033d8:	47c0      	blx	r8
 80033da:	3001      	adds	r0, #1
 80033dc:	d0aa      	beq.n	8003334 <_printf_i+0x12c>
 80033de:	6823      	ldr	r3, [r4, #0]
 80033e0:	079b      	lsls	r3, r3, #30
 80033e2:	d413      	bmi.n	800340c <_printf_i+0x204>
 80033e4:	68e0      	ldr	r0, [r4, #12]
 80033e6:	9b03      	ldr	r3, [sp, #12]
 80033e8:	4298      	cmp	r0, r3
 80033ea:	bfb8      	it	lt
 80033ec:	4618      	movlt	r0, r3
 80033ee:	e7a3      	b.n	8003338 <_printf_i+0x130>
 80033f0:	2301      	movs	r3, #1
 80033f2:	464a      	mov	r2, r9
 80033f4:	4639      	mov	r1, r7
 80033f6:	4630      	mov	r0, r6
 80033f8:	47c0      	blx	r8
 80033fa:	3001      	adds	r0, #1
 80033fc:	d09a      	beq.n	8003334 <_printf_i+0x12c>
 80033fe:	3501      	adds	r5, #1
 8003400:	68e3      	ldr	r3, [r4, #12]
 8003402:	9a03      	ldr	r2, [sp, #12]
 8003404:	1a9b      	subs	r3, r3, r2
 8003406:	42ab      	cmp	r3, r5
 8003408:	dcf2      	bgt.n	80033f0 <_printf_i+0x1e8>
 800340a:	e7eb      	b.n	80033e4 <_printf_i+0x1dc>
 800340c:	2500      	movs	r5, #0
 800340e:	f104 0919 	add.w	r9, r4, #25
 8003412:	e7f5      	b.n	8003400 <_printf_i+0x1f8>
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1ac      	bne.n	8003372 <_printf_i+0x16a>
 8003418:	7803      	ldrb	r3, [r0, #0]
 800341a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800341e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003422:	e76c      	b.n	80032fe <_printf_i+0xf6>
 8003424:	0800370d 	.word	0x0800370d
 8003428:	0800371e 	.word	0x0800371e

0800342c <memcpy>:
 800342c:	b510      	push	{r4, lr}
 800342e:	1e43      	subs	r3, r0, #1
 8003430:	440a      	add	r2, r1
 8003432:	4291      	cmp	r1, r2
 8003434:	d100      	bne.n	8003438 <memcpy+0xc>
 8003436:	bd10      	pop	{r4, pc}
 8003438:	f811 4b01 	ldrb.w	r4, [r1], #1
 800343c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003440:	e7f7      	b.n	8003432 <memcpy+0x6>

08003442 <memmove>:
 8003442:	4288      	cmp	r0, r1
 8003444:	b510      	push	{r4, lr}
 8003446:	eb01 0302 	add.w	r3, r1, r2
 800344a:	d807      	bhi.n	800345c <memmove+0x1a>
 800344c:	1e42      	subs	r2, r0, #1
 800344e:	4299      	cmp	r1, r3
 8003450:	d00a      	beq.n	8003468 <memmove+0x26>
 8003452:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003456:	f802 4f01 	strb.w	r4, [r2, #1]!
 800345a:	e7f8      	b.n	800344e <memmove+0xc>
 800345c:	4283      	cmp	r3, r0
 800345e:	d9f5      	bls.n	800344c <memmove+0xa>
 8003460:	1881      	adds	r1, r0, r2
 8003462:	1ad2      	subs	r2, r2, r3
 8003464:	42d3      	cmn	r3, r2
 8003466:	d100      	bne.n	800346a <memmove+0x28>
 8003468:	bd10      	pop	{r4, pc}
 800346a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800346e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003472:	e7f7      	b.n	8003464 <memmove+0x22>

08003474 <_free_r>:
 8003474:	b538      	push	{r3, r4, r5, lr}
 8003476:	4605      	mov	r5, r0
 8003478:	2900      	cmp	r1, #0
 800347a:	d045      	beq.n	8003508 <_free_r+0x94>
 800347c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003480:	1f0c      	subs	r4, r1, #4
 8003482:	2b00      	cmp	r3, #0
 8003484:	bfb8      	it	lt
 8003486:	18e4      	addlt	r4, r4, r3
 8003488:	f000 f8d2 	bl	8003630 <__malloc_lock>
 800348c:	4a1f      	ldr	r2, [pc, #124]	; (800350c <_free_r+0x98>)
 800348e:	6813      	ldr	r3, [r2, #0]
 8003490:	4610      	mov	r0, r2
 8003492:	b933      	cbnz	r3, 80034a2 <_free_r+0x2e>
 8003494:	6063      	str	r3, [r4, #4]
 8003496:	6014      	str	r4, [r2, #0]
 8003498:	4628      	mov	r0, r5
 800349a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800349e:	f000 b8c8 	b.w	8003632 <__malloc_unlock>
 80034a2:	42a3      	cmp	r3, r4
 80034a4:	d90c      	bls.n	80034c0 <_free_r+0x4c>
 80034a6:	6821      	ldr	r1, [r4, #0]
 80034a8:	1862      	adds	r2, r4, r1
 80034aa:	4293      	cmp	r3, r2
 80034ac:	bf04      	itt	eq
 80034ae:	681a      	ldreq	r2, [r3, #0]
 80034b0:	685b      	ldreq	r3, [r3, #4]
 80034b2:	6063      	str	r3, [r4, #4]
 80034b4:	bf04      	itt	eq
 80034b6:	1852      	addeq	r2, r2, r1
 80034b8:	6022      	streq	r2, [r4, #0]
 80034ba:	6004      	str	r4, [r0, #0]
 80034bc:	e7ec      	b.n	8003498 <_free_r+0x24>
 80034be:	4613      	mov	r3, r2
 80034c0:	685a      	ldr	r2, [r3, #4]
 80034c2:	b10a      	cbz	r2, 80034c8 <_free_r+0x54>
 80034c4:	42a2      	cmp	r2, r4
 80034c6:	d9fa      	bls.n	80034be <_free_r+0x4a>
 80034c8:	6819      	ldr	r1, [r3, #0]
 80034ca:	1858      	adds	r0, r3, r1
 80034cc:	42a0      	cmp	r0, r4
 80034ce:	d10b      	bne.n	80034e8 <_free_r+0x74>
 80034d0:	6820      	ldr	r0, [r4, #0]
 80034d2:	4401      	add	r1, r0
 80034d4:	1858      	adds	r0, r3, r1
 80034d6:	4282      	cmp	r2, r0
 80034d8:	6019      	str	r1, [r3, #0]
 80034da:	d1dd      	bne.n	8003498 <_free_r+0x24>
 80034dc:	6810      	ldr	r0, [r2, #0]
 80034de:	6852      	ldr	r2, [r2, #4]
 80034e0:	605a      	str	r2, [r3, #4]
 80034e2:	4401      	add	r1, r0
 80034e4:	6019      	str	r1, [r3, #0]
 80034e6:	e7d7      	b.n	8003498 <_free_r+0x24>
 80034e8:	d902      	bls.n	80034f0 <_free_r+0x7c>
 80034ea:	230c      	movs	r3, #12
 80034ec:	602b      	str	r3, [r5, #0]
 80034ee:	e7d3      	b.n	8003498 <_free_r+0x24>
 80034f0:	6820      	ldr	r0, [r4, #0]
 80034f2:	1821      	adds	r1, r4, r0
 80034f4:	428a      	cmp	r2, r1
 80034f6:	bf04      	itt	eq
 80034f8:	6811      	ldreq	r1, [r2, #0]
 80034fa:	6852      	ldreq	r2, [r2, #4]
 80034fc:	6062      	str	r2, [r4, #4]
 80034fe:	bf04      	itt	eq
 8003500:	1809      	addeq	r1, r1, r0
 8003502:	6021      	streq	r1, [r4, #0]
 8003504:	605c      	str	r4, [r3, #4]
 8003506:	e7c7      	b.n	8003498 <_free_r+0x24>
 8003508:	bd38      	pop	{r3, r4, r5, pc}
 800350a:	bf00      	nop
 800350c:	200000a0 	.word	0x200000a0

08003510 <_malloc_r>:
 8003510:	b570      	push	{r4, r5, r6, lr}
 8003512:	1ccd      	adds	r5, r1, #3
 8003514:	f025 0503 	bic.w	r5, r5, #3
 8003518:	3508      	adds	r5, #8
 800351a:	2d0c      	cmp	r5, #12
 800351c:	bf38      	it	cc
 800351e:	250c      	movcc	r5, #12
 8003520:	2d00      	cmp	r5, #0
 8003522:	4606      	mov	r6, r0
 8003524:	db01      	blt.n	800352a <_malloc_r+0x1a>
 8003526:	42a9      	cmp	r1, r5
 8003528:	d903      	bls.n	8003532 <_malloc_r+0x22>
 800352a:	230c      	movs	r3, #12
 800352c:	6033      	str	r3, [r6, #0]
 800352e:	2000      	movs	r0, #0
 8003530:	bd70      	pop	{r4, r5, r6, pc}
 8003532:	f000 f87d 	bl	8003630 <__malloc_lock>
 8003536:	4a21      	ldr	r2, [pc, #132]	; (80035bc <_malloc_r+0xac>)
 8003538:	6814      	ldr	r4, [r2, #0]
 800353a:	4621      	mov	r1, r4
 800353c:	b991      	cbnz	r1, 8003564 <_malloc_r+0x54>
 800353e:	4c20      	ldr	r4, [pc, #128]	; (80035c0 <_malloc_r+0xb0>)
 8003540:	6823      	ldr	r3, [r4, #0]
 8003542:	b91b      	cbnz	r3, 800354c <_malloc_r+0x3c>
 8003544:	4630      	mov	r0, r6
 8003546:	f000 f863 	bl	8003610 <_sbrk_r>
 800354a:	6020      	str	r0, [r4, #0]
 800354c:	4629      	mov	r1, r5
 800354e:	4630      	mov	r0, r6
 8003550:	f000 f85e 	bl	8003610 <_sbrk_r>
 8003554:	1c43      	adds	r3, r0, #1
 8003556:	d124      	bne.n	80035a2 <_malloc_r+0x92>
 8003558:	230c      	movs	r3, #12
 800355a:	6033      	str	r3, [r6, #0]
 800355c:	4630      	mov	r0, r6
 800355e:	f000 f868 	bl	8003632 <__malloc_unlock>
 8003562:	e7e4      	b.n	800352e <_malloc_r+0x1e>
 8003564:	680b      	ldr	r3, [r1, #0]
 8003566:	1b5b      	subs	r3, r3, r5
 8003568:	d418      	bmi.n	800359c <_malloc_r+0x8c>
 800356a:	2b0b      	cmp	r3, #11
 800356c:	d90f      	bls.n	800358e <_malloc_r+0x7e>
 800356e:	600b      	str	r3, [r1, #0]
 8003570:	50cd      	str	r5, [r1, r3]
 8003572:	18cc      	adds	r4, r1, r3
 8003574:	4630      	mov	r0, r6
 8003576:	f000 f85c 	bl	8003632 <__malloc_unlock>
 800357a:	f104 000b 	add.w	r0, r4, #11
 800357e:	1d23      	adds	r3, r4, #4
 8003580:	f020 0007 	bic.w	r0, r0, #7
 8003584:	1ac3      	subs	r3, r0, r3
 8003586:	d0d3      	beq.n	8003530 <_malloc_r+0x20>
 8003588:	425a      	negs	r2, r3
 800358a:	50e2      	str	r2, [r4, r3]
 800358c:	e7d0      	b.n	8003530 <_malloc_r+0x20>
 800358e:	428c      	cmp	r4, r1
 8003590:	684b      	ldr	r3, [r1, #4]
 8003592:	bf16      	itet	ne
 8003594:	6063      	strne	r3, [r4, #4]
 8003596:	6013      	streq	r3, [r2, #0]
 8003598:	460c      	movne	r4, r1
 800359a:	e7eb      	b.n	8003574 <_malloc_r+0x64>
 800359c:	460c      	mov	r4, r1
 800359e:	6849      	ldr	r1, [r1, #4]
 80035a0:	e7cc      	b.n	800353c <_malloc_r+0x2c>
 80035a2:	1cc4      	adds	r4, r0, #3
 80035a4:	f024 0403 	bic.w	r4, r4, #3
 80035a8:	42a0      	cmp	r0, r4
 80035aa:	d005      	beq.n	80035b8 <_malloc_r+0xa8>
 80035ac:	1a21      	subs	r1, r4, r0
 80035ae:	4630      	mov	r0, r6
 80035b0:	f000 f82e 	bl	8003610 <_sbrk_r>
 80035b4:	3001      	adds	r0, #1
 80035b6:	d0cf      	beq.n	8003558 <_malloc_r+0x48>
 80035b8:	6025      	str	r5, [r4, #0]
 80035ba:	e7db      	b.n	8003574 <_malloc_r+0x64>
 80035bc:	200000a0 	.word	0x200000a0
 80035c0:	200000a4 	.word	0x200000a4

080035c4 <_realloc_r>:
 80035c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035c6:	4607      	mov	r7, r0
 80035c8:	4614      	mov	r4, r2
 80035ca:	460e      	mov	r6, r1
 80035cc:	b921      	cbnz	r1, 80035d8 <_realloc_r+0x14>
 80035ce:	4611      	mov	r1, r2
 80035d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80035d4:	f7ff bf9c 	b.w	8003510 <_malloc_r>
 80035d8:	b922      	cbnz	r2, 80035e4 <_realloc_r+0x20>
 80035da:	f7ff ff4b 	bl	8003474 <_free_r>
 80035de:	4625      	mov	r5, r4
 80035e0:	4628      	mov	r0, r5
 80035e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035e4:	f000 f826 	bl	8003634 <_malloc_usable_size_r>
 80035e8:	42a0      	cmp	r0, r4
 80035ea:	d20f      	bcs.n	800360c <_realloc_r+0x48>
 80035ec:	4621      	mov	r1, r4
 80035ee:	4638      	mov	r0, r7
 80035f0:	f7ff ff8e 	bl	8003510 <_malloc_r>
 80035f4:	4605      	mov	r5, r0
 80035f6:	2800      	cmp	r0, #0
 80035f8:	d0f2      	beq.n	80035e0 <_realloc_r+0x1c>
 80035fa:	4631      	mov	r1, r6
 80035fc:	4622      	mov	r2, r4
 80035fe:	f7ff ff15 	bl	800342c <memcpy>
 8003602:	4631      	mov	r1, r6
 8003604:	4638      	mov	r0, r7
 8003606:	f7ff ff35 	bl	8003474 <_free_r>
 800360a:	e7e9      	b.n	80035e0 <_realloc_r+0x1c>
 800360c:	4635      	mov	r5, r6
 800360e:	e7e7      	b.n	80035e0 <_realloc_r+0x1c>

08003610 <_sbrk_r>:
 8003610:	b538      	push	{r3, r4, r5, lr}
 8003612:	4c06      	ldr	r4, [pc, #24]	; (800362c <_sbrk_r+0x1c>)
 8003614:	2300      	movs	r3, #0
 8003616:	4605      	mov	r5, r0
 8003618:	4608      	mov	r0, r1
 800361a:	6023      	str	r3, [r4, #0]
 800361c:	f7fd fb4c 	bl	8000cb8 <_sbrk>
 8003620:	1c43      	adds	r3, r0, #1
 8003622:	d102      	bne.n	800362a <_sbrk_r+0x1a>
 8003624:	6823      	ldr	r3, [r4, #0]
 8003626:	b103      	cbz	r3, 800362a <_sbrk_r+0x1a>
 8003628:	602b      	str	r3, [r5, #0]
 800362a:	bd38      	pop	{r3, r4, r5, pc}
 800362c:	2000015c 	.word	0x2000015c

08003630 <__malloc_lock>:
 8003630:	4770      	bx	lr

08003632 <__malloc_unlock>:
 8003632:	4770      	bx	lr

08003634 <_malloc_usable_size_r>:
 8003634:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003638:	1f18      	subs	r0, r3, #4
 800363a:	2b00      	cmp	r3, #0
 800363c:	bfbc      	itt	lt
 800363e:	580b      	ldrlt	r3, [r1, r0]
 8003640:	18c0      	addlt	r0, r0, r3
 8003642:	4770      	bx	lr

08003644 <_init>:
 8003644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003646:	bf00      	nop
 8003648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800364a:	bc08      	pop	{r3}
 800364c:	469e      	mov	lr, r3
 800364e:	4770      	bx	lr

08003650 <_fini>:
 8003650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003652:	bf00      	nop
 8003654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003656:	bc08      	pop	{r3}
 8003658:	469e      	mov	lr, r3
 800365a:	4770      	bx	lr
