{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687202543513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687202543514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 16:22:23 2023 " "Processing started: Mon Jun 19 16:22:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687202543514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202543514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202543514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687202543712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687202543712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_34b_dp " "Found entity 1: karatsuba_34b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_34b_cu " "Found entity 1: karatsuba_34b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_34b " "Found entity 1: karatsuba_34b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_64b_dp " "Found entity 1: karatsuba_64b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_64b_cu " "Found entity 1: karatsuba_64b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_64b " "Found entity 1: karatsuba_64b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_18b_dp " "Found entity 1: karatsuba_18b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_18b_cu " "Found entity 1: karatsuba_18b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_18b " "Found entity 1: karatsuba_18b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/mult_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/mult_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lut " "Found entity 1: mult_lut" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_10b_dp " "Found entity 1: karatsuba_10b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_10b_cu " "Found entity 1: karatsuba_10b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_10b " "Found entity 1: karatsuba_10b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../hdl/processor.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_combined " "Found entity 1: fsm_combined" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR memory_management.v(5) " "Verilog HDL Declaration information at memory_management.v(5): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../hdl/memory_management.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory_management.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687202549518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/memory_management.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/memory_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_management " "Found entity 1: memory_management" {  } { { "../hdl/memory_management.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory_management.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../hdl/memory.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../hdl/DataFlow/program_counter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/shifters/right_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/shifters/right_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "../hdl/DataFlow/ALU/Shifters/right_shifter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/shifters/left_lshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/shifters/left_lshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_lshifter " "Found entity 1: left_lshifter" {  } { { "../hdl/DataFlow/ALU/Shifters/left_lshifter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/and64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/and64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64b " "Found entity 1: and64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/and64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/or64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/or64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64b " "Found entity 1: or64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/or64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/xor64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/xor64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64b " "Found entity 1: xor64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/xor64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/comparators/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/comparators/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/partial_full_adder1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/partial_full_adder1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 partial_full_adder1b " "Found entity 1: partial_full_adder1b" {  } { { "../hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder8b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder8b " "Found entity 1: cla_adder8b" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder " "Found entity 1: cla_adder" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/adder64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/adder64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder64b " "Found entity 1: adder64b" {  } { { "../hdl/DataFlow/ALU/Adder64b/adder64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/DataFlow/ALU/alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../hdl/DataFlow/register.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../hdl/DataFlow/regfile.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/reg_async_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/reg_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_async_reset " "Found entity 1: reg_async_reset" {  } { { "../hdl/DataFlow/reg_async_reset.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../hdl/DataFlow/mux_4to1.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../hdl/DataFlow/mux_2to1.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mem_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mem_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_extension " "Found entity 1: mem_extension" {  } { { "../hdl/DataFlow/mem_extension.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../hdl/DataFlow/imm_gen.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../hdl/DataFlow/decoder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "../hdl/DataFlow/dataflow.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_load_store.v(18) " "Verilog HDL Declaration information at fsm_load_store.v(18): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687202549540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_load_store.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_load_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_load_store " "Found entity 1: fsm_load_store" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_branch_jump.v(18) " "Verilog HDL Declaration information at fsm_branch_jump.v(18): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687202549541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_branch_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_branch_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_branch_jump " "Found entity 1: fsm_branch_jump" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_alu.v(17) " "Verilog HDL Declaration information at fsm_alu.v(17): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687202549542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_alu " "Found entity 1: fsm_alu" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/opdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/opdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opdecoder " "Found entity 1: opdecoder" {  } { { "../hdl/Control_Unit/opdecoder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../hdl/Control_Unit/control_unit.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549544 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/Control_Unit/clock_gen.v " "Can't analyze file -- file ../hdl/Control_Unit/clock_gen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687202549545 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/cpu.v " "Can't analyze file -- file ../hdl/cpu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687202549546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Verilog/RV64F_Processor/synthesis/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202549547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202549547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "karatsuba_64b " "Elaborating entity \"karatsuba_64b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687202549573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_64b_cu karatsuba_64b_cu:control " "Elaborating entity \"karatsuba_64b_cu\" for hierarchy \"karatsuba_64b_cu:control\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" "control" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549575 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "karatsuba_64b_cu.v(44) " "Verilog HDL Case Statement information at karatsuba_64b_cu.v(44): all case item expressions in this case statement are onehot" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_cu.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687202549575 "|karatsuba_64b|karatsuba_64b_cu:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_64b_dp karatsuba_64b_dp:datap " "Elaborating entity \"karatsuba_64b_dp\" for hierarchy \"karatsuba_64b_dp:datap\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" "datap" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_34b karatsuba_64b_dp:datap\|karatsuba_34b:kara1 " "Elaborating entity \"karatsuba_34b\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "kara1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_34b_cu karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_cu:control " "Elaborating entity \"karatsuba_34b_cu\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_cu:control\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b.v" "control" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549586 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "karatsuba_34b_cu.v(44) " "Verilog HDL Case Statement information at karatsuba_34b_cu.v(44): all case item expressions in this case statement are onehot" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_cu.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687202549587 "|karatsuba_64b|karatsuba_64b_dp:datap|karatsuba_34b:kara1|karatsuba_34b_cu:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_34b_dp karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap " "Elaborating entity \"karatsuba_34b_dp\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b.v" "datap" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_18b karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1 " "Elaborating entity \"karatsuba_18b\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" "kara1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_18b_cu karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_cu:control " "Elaborating entity \"karatsuba_18b_cu\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_cu:control\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b.v" "control" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549605 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "karatsuba_18b_cu.v(44) " "Verilog HDL Case Statement information at karatsuba_18b_cu.v(44): all case item expressions in this case statement are onehot" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_cu.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687202549605 "|karatsuba_18b|karatsuba_18b_cu:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_18b_dp karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap " "Elaborating entity \"karatsuba_18b_dp\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b.v" "datap" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_10b karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1 " "Elaborating entity \"karatsuba_10b\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" "kara1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_10b_cu karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_cu:control " "Elaborating entity \"karatsuba_10b_cu\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_cu:control\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b.v" "control" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_10b_dp karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap " "Elaborating entity \"karatsuba_10b_dp\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b.v" "datap" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|register:reg1 " "Elaborating entity \"register\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|register:reg1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "reg1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mux_2to1:mux1 " "Elaborating entity \"mux_2to1\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mux_2to1:mux1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "mux1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|register:reg2 " "Elaborating entity \"register\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|register:reg2\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "reg2" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mux_2to1:mux2 " "Elaborating entity \"mux_2to1\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mux_2to1:mux2\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "mux2" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|cla_adder:add0 " "Elaborating entity \"cla_adder\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|cla_adder:add0\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "add0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partial_full_adder1b karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|cla_adder:add0\|partial_full_adder1b:u0 " "Elaborating entity \"partial_full_adder1b\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|cla_adder:add0\|partial_full_adder1b:u0\"" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder.v" "u0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mux_4to1:mux5 " "Elaborating entity \"mux_4to1\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mux_4to1:mux5\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "mux5" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mux_2to1:mux8 " "Elaborating entity \"mux_2to1\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mux_2to1:mux8\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "mux8" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_lut karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0 " "Elaborating entity \"mult_lut\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "mult0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549645 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 mult_lut.v(7) " "Net \"memory.data_a\" at mult_lut.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687202549645 "|karatsuba_18b|karatsuba_18b_dp:datap|karatsuba_10b:kara1|karatsuba_10b_dp:datap|mult_lut:mult0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 mult_lut.v(7) " "Net \"memory.waddr_a\" at mult_lut.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687202549645 "|karatsuba_18b|karatsuba_18b_dp:datap|karatsuba_10b:kara1|karatsuba_10b_dp:datap|mult_lut:mult0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 mult_lut.v(7) " "Net \"memory.we_a\" at mult_lut.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687202549645 "|karatsuba_18b|karatsuba_18b_dp:datap|karatsuba_10b:kara1|karatsuba_10b_dp:datap|mult_lut:mult0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|register:rout1 " "Elaborating entity \"register\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|register:rout1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" "rout1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|cla_adder:add0 " "Elaborating entity \"cla_adder\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|cla_adder:add0\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" "add0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|mux_4to1:mux1 " "Elaborating entity \"mux_4to1\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|mux_4to1:mux1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" "mux1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|register:rout1 " "Elaborating entity \"register\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|register:rout1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" "rout1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|register:rout " "Elaborating entity \"register\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|register:rout\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" "rout" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|cla_adder:add0 " "Elaborating entity \"cla_adder\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|cla_adder:add0\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" "add0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|mux_4to1:mux1 " "Elaborating entity \"mux_4to1\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|mux_4to1:mux1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" "mux1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|mux_2to1:mux2 " "Elaborating entity \"mux_2to1\" for hierarchy \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|mux_2to1:mux2\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" "mux2" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202549997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register karatsuba_64b_dp:datap\|register:rout1 " "Elaborating entity \"register\" for hierarchy \"karatsuba_64b_dp:datap\|register:rout1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "rout1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202550689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register karatsuba_64b_dp:datap\|register:rout3 " "Elaborating entity \"register\" for hierarchy \"karatsuba_64b_dp:datap\|register:rout3\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "rout3" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202550691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder karatsuba_64b_dp:datap\|cla_adder:add0 " "Elaborating entity \"cla_adder\" for hierarchy \"karatsuba_64b_dp:datap\|cla_adder:add0\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "add0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202550692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 karatsuba_64b_dp:datap\|mux_4to1:mux1 " "Elaborating entity \"mux_4to1\" for hierarchy \"karatsuba_64b_dp:datap\|mux_4to1:mux1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "mux1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202550752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 karatsuba_64b_dp:datap\|mux_2to1:mux2 " "Elaborating entity \"mux_2to1\" for hierarchy \"karatsuba_64b_dp:datap\|mux_2to1:mux2\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "mux2" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202550754 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "27 " "Found 27 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara2\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara3\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara2\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara3\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara2\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara3\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory " "RAM logic \"karatsuba_64b_dp:datap\|karatsuba_34b:kara1\|karatsuba_34b_dp:datap\|karatsuba_18b:kara1\|karatsuba_18b_dp:datap\|karatsuba_10b:kara1\|karatsuba_10b_dp:datap\|mult_lut:mult0\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "memory" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1687202553086 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1687202553086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687202604874 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687202730478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/RV64F_Processor/synthesis/output_files/cpu.map.smsg " "Generated suppressed messages file D:/Verilog/RV64F_Processor/synthesis/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202730981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687202732231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202732231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45109 " "Implemented 45109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687202733964 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687202733964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44850 " "Implemented 44850 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687202733964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687202733964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5117 " "Peak virtual memory: 5117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687202734058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 16:25:34 2023 " "Processing ended: Mon Jun 19 16:25:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687202734058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:11 " "Elapsed time: 00:03:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687202734058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:54 " "Total CPU time (on all processors): 00:02:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687202734058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202734058 ""}
