Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 31 13:08:23 2025
| Host         : LAPTOP-9AF77KG4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_soc_timing_summary_routed.rpt -pb riscv_soc_timing_summary_routed.pb -rpx riscv_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_soc
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                234         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 4           
TIMING-18  Warning           Missing input or output delay                              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_pin_TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.923        0.000                      0                44657        0.067        0.000                      0                44657        8.870        0.000                       0                  6089  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.923        0.000                      0                44657        0.067        0.000                      0                44657        8.870        0.000                       0                  6089  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 0.484ns (4.206%)  route 11.024ns (95.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.347     4.549    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.379     4.928 r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/Q
                         net (fo=164, routed)         8.268    13.196    riscv_inst/ex_mem_inst/result_dff/Q[14]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.105    13.301 r  riscv_inst/ex_mem_inst/result_dff/memory_reg_5888_6143_0_0_i_1/O
                         net (fo=32, routed)          2.757    16.058    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/WE
    SLICE_X34Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.249    24.291    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/WCLK
    SLICE_X34Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_A/CLK
                         clock pessimism              0.160    24.451    
                         clock uncertainty           -0.035    24.415    
    SLICE_X34Y16         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    23.980    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         23.980    
                         arrival time                         -16.058    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 0.484ns (4.206%)  route 11.024ns (95.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.347     4.549    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.379     4.928 r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/Q
                         net (fo=164, routed)         8.268    13.196    riscv_inst/ex_mem_inst/result_dff/Q[14]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.105    13.301 r  riscv_inst/ex_mem_inst/result_dff/memory_reg_5888_6143_0_0_i_1/O
                         net (fo=32, routed)          2.757    16.058    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/WE
    SLICE_X34Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.249    24.291    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/WCLK
    SLICE_X34Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_B/CLK
                         clock pessimism              0.160    24.451    
                         clock uncertainty           -0.035    24.415    
    SLICE_X34Y16         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    23.980    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         23.980    
                         arrival time                         -16.058    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 0.484ns (4.206%)  route 11.024ns (95.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.347     4.549    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.379     4.928 r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/Q
                         net (fo=164, routed)         8.268    13.196    riscv_inst/ex_mem_inst/result_dff/Q[14]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.105    13.301 r  riscv_inst/ex_mem_inst/result_dff/memory_reg_5888_6143_0_0_i_1/O
                         net (fo=32, routed)          2.757    16.058    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/WE
    SLICE_X34Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.249    24.291    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/WCLK
    SLICE_X34Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_C/CLK
                         clock pessimism              0.160    24.451    
                         clock uncertainty           -0.035    24.415    
    SLICE_X34Y16         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    23.980    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         23.980    
                         arrival time                         -16.058    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 0.484ns (4.206%)  route 11.024ns (95.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.347     4.549    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.379     4.928 r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/Q
                         net (fo=164, routed)         8.268    13.196    riscv_inst/ex_mem_inst/result_dff/Q[14]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.105    13.301 r  riscv_inst/ex_mem_inst/result_dff/memory_reg_5888_6143_0_0_i_1/O
                         net (fo=32, routed)          2.757    16.058    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/WE
    SLICE_X34Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.249    24.291    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/WCLK
    SLICE_X34Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_D/CLK
                         clock pessimism              0.160    24.451    
                         clock uncertainty           -0.035    24.415    
    SLICE_X34Y16         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    23.980    ram_inst/ram_byte0/memory_reg_5888_6143_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         23.980    
                         arrival time                         -16.058    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 0.484ns (4.249%)  route 10.906ns (95.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 24.294 - 20.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.347     4.549    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.379     4.928 r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/Q
                         net (fo=164, routed)         8.268    13.196    riscv_inst/ex_mem_inst/result_dff/Q[14]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.105    13.301 r  riscv_inst/ex_mem_inst/result_dff/memory_reg_5888_6143_0_0_i_1/O
                         net (fo=32, routed)          2.638    15.939    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/WE
    SLICE_X30Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.252    24.294    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/WCLK
    SLICE_X30Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_A/CLK
                         clock pessimism              0.160    24.454    
                         clock uncertainty           -0.035    24.418    
    SLICE_X30Y16         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    23.983    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         23.983    
                         arrival time                         -15.939    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 0.484ns (4.249%)  route 10.906ns (95.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 24.294 - 20.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.347     4.549    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.379     4.928 r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/Q
                         net (fo=164, routed)         8.268    13.196    riscv_inst/ex_mem_inst/result_dff/Q[14]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.105    13.301 r  riscv_inst/ex_mem_inst/result_dff/memory_reg_5888_6143_0_0_i_1/O
                         net (fo=32, routed)          2.638    15.939    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/WE
    SLICE_X30Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.252    24.294    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/WCLK
    SLICE_X30Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_B/CLK
                         clock pessimism              0.160    24.454    
                         clock uncertainty           -0.035    24.418    
    SLICE_X30Y16         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    23.983    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         23.983    
                         arrival time                         -15.939    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 0.484ns (4.249%)  route 10.906ns (95.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 24.294 - 20.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.347     4.549    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.379     4.928 r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/Q
                         net (fo=164, routed)         8.268    13.196    riscv_inst/ex_mem_inst/result_dff/Q[14]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.105    13.301 r  riscv_inst/ex_mem_inst/result_dff/memory_reg_5888_6143_0_0_i_1/O
                         net (fo=32, routed)          2.638    15.939    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/WE
    SLICE_X30Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.252    24.294    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/WCLK
    SLICE_X30Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_C/CLK
                         clock pessimism              0.160    24.454    
                         clock uncertainty           -0.035    24.418    
    SLICE_X30Y16         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    23.983    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         23.983    
                         arrival time                         -15.939    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 0.484ns (4.249%)  route 10.906ns (95.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 24.294 - 20.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.347     4.549    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.379     4.928 r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/Q
                         net (fo=164, routed)         8.268    13.196    riscv_inst/ex_mem_inst/result_dff/Q[14]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.105    13.301 r  riscv_inst/ex_mem_inst/result_dff/memory_reg_5888_6143_0_0_i_1/O
                         net (fo=32, routed)          2.638    15.939    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/WE
    SLICE_X30Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.252    24.294    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/WCLK
    SLICE_X30Y16         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_D/CLK
                         clock pessimism              0.160    24.454    
                         clock uncertainty           -0.035    24.418    
    SLICE_X30Y16         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    23.983    ram_inst/ram_byte0/memory_reg_5888_6143_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         23.983    
                         arrival time                         -15.939    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte0/memory_reg_5888_6143_3_3/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.149ns  (logic 0.484ns (4.341%)  route 10.665ns (95.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.347     4.549    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.379     4.928 r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/Q
                         net (fo=164, routed)         8.268    13.196    riscv_inst/ex_mem_inst/result_dff/Q[14]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.105    13.301 r  riscv_inst/ex_mem_inst/result_dff/memory_reg_5888_6143_0_0_i_1/O
                         net (fo=32, routed)          2.397    15.698    ram_inst/ram_byte0/memory_reg_5888_6143_3_3/WE
    SLICE_X30Y26         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_3_3/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.244    24.286    ram_inst/ram_byte0/memory_reg_5888_6143_3_3/WCLK
    SLICE_X30Y26         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_3_3/RAMS64E_A/CLK
                         clock pessimism              0.160    24.446    
                         clock uncertainty           -0.035    24.410    
    SLICE_X30Y26         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    23.975    ram_inst/ram_byte0/memory_reg_5888_6143_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -15.698    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte0/memory_reg_5888_6143_3_3/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.149ns  (logic 0.484ns (4.341%)  route 10.665ns (95.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.347     4.549    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.379     4.928 r  riscv_inst/ex_mem_inst/result_dff/q_reg[14]/Q
                         net (fo=164, routed)         8.268    13.196    riscv_inst/ex_mem_inst/result_dff/Q[14]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.105    13.301 r  riscv_inst/ex_mem_inst/result_dff/memory_reg_5888_6143_0_0_i_1/O
                         net (fo=32, routed)          2.397    15.698    ram_inst/ram_byte0/memory_reg_5888_6143_3_3/WE
    SLICE_X30Y26         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_3_3/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.244    24.286    ram_inst/ram_byte0/memory_reg_5888_6143_3_3/WCLK
    SLICE_X30Y26         RAMS64E                                      r  ram_inst/ram_byte0/memory_reg_5888_6143_3_3/RAMS64E_B/CLK
                         clock pessimism              0.160    24.446    
                         clock uncertainty           -0.035    24.410    
    SLICE_X30Y26         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    23.975    ram_inst/ram_byte0/memory_reg_5888_6143_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -15.698    
  -------------------------------------------------------------------
                         slack                                  8.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.431%)  route 0.308ns (68.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.548     1.473    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/Q
                         net (fo=192, routed)         0.308     1.922    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/A6
    SLICE_X12Y77         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.820     1.991    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/WCLK
    SLICE_X12Y77         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.250     1.741    
    SLICE_X12Y77         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114     1.855    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.431%)  route 0.308ns (68.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.548     1.473    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/Q
                         net (fo=192, routed)         0.308     1.922    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/A6
    SLICE_X12Y77         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.820     1.991    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/WCLK
    SLICE_X12Y77         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.250     1.741    
    SLICE_X12Y77         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114     1.855    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.431%)  route 0.308ns (68.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.548     1.473    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/Q
                         net (fo=192, routed)         0.308     1.922    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/A6
    SLICE_X12Y77         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.820     1.991    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/WCLK
    SLICE_X12Y77         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.250     1.741    
    SLICE_X12Y77         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114     1.855    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.431%)  route 0.308ns (68.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.548     1.473    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  riscv_inst/ex_mem_inst/result_dff/q_reg[8]_rep__9/Q
                         net (fo=192, routed)         0.308     1.922    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/A6
    SLICE_X12Y77         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.820     1.991    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/WCLK
    SLICE_X12Y77         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.250     1.741    
    SLICE_X12Y77         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114     1.855    ram_inst/ram_byte2/memory_reg_2304_2559_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.768%)  route 0.265ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.552     1.477    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/Q
                         net (fo=128, routed)         0.265     1.883    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/A1
    SLICE_X46Y70         RAMS64E                                      r  ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.821     1.991    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/WCLK
    SLICE_X46Y70         RAMS64E                                      r  ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.498     1.492    
    SLICE_X46Y70         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.801    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.768%)  route 0.265ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.552     1.477    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/Q
                         net (fo=128, routed)         0.265     1.883    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/A1
    SLICE_X46Y70         RAMS64E                                      r  ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.821     1.991    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/WCLK
    SLICE_X46Y70         RAMS64E                                      r  ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.498     1.492    
    SLICE_X46Y70         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.801    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.768%)  route 0.265ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.552     1.477    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/Q
                         net (fo=128, routed)         0.265     1.883    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/A1
    SLICE_X46Y70         RAMS64E                                      r  ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.821     1.991    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/WCLK
    SLICE_X46Y70         RAMS64E                                      r  ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.498     1.492    
    SLICE_X46Y70         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.801    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.768%)  route 0.265ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.552     1.477    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  riscv_inst/ex_mem_inst/result_dff/q_reg[3]_rep__4/Q
                         net (fo=128, routed)         0.265     1.883    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/A1
    SLICE_X46Y70         RAMS64E                                      r  ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.821     1.991    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/WCLK
    SLICE_X46Y70         RAMS64E                                      r  ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.498     1.492    
    SLICE_X46Y70         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.801    ram_inst/ram_byte3/memory_reg_7936_8191_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[4]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte2/memory_reg_3584_3839_2_2/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.989%)  route 0.212ns (60.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.553     1.478    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[4]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  riscv_inst/ex_mem_inst/result_dff/q_reg[4]_rep__7/Q
                         net (fo=128, routed)         0.212     1.831    ram_inst/ram_byte2/memory_reg_3584_3839_2_2/A2
    SLICE_X38Y69         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_3584_3839_2_2/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.819     1.990    ram_inst/ram_byte2/memory_reg_3584_3839_2_2/WCLK
    SLICE_X38Y69         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_3584_3839_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.497     1.492    
    SLICE_X38Y69         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.746    ram_inst/ram_byte2/memory_reg_3584_3839_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 riscv_inst/ex_mem_inst/result_dff/q_reg[4]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_byte2/memory_reg_3584_3839_2_2/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.989%)  route 0.212ns (60.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.553     1.478    riscv_inst/ex_mem_inst/result_dff/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  riscv_inst/ex_mem_inst/result_dff/q_reg[4]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  riscv_inst/ex_mem_inst/result_dff/q_reg[4]_rep__7/Q
                         net (fo=128, routed)         0.212     1.831    ram_inst/ram_byte2/memory_reg_3584_3839_2_2/A2
    SLICE_X38Y69         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_3584_3839_2_2/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.819     1.990    ram_inst/ram_byte2/memory_reg_3584_3839_2_2/WCLK
    SLICE_X38Y69         RAMS64E                                      r  ram_inst/ram_byte2/memory_reg_3584_3839_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.497     1.492    
    SLICE_X38Y69         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.746    ram_inst/ram_byte2/memory_reg_3584_3839_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y9    rom_inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y8    rom_inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y7    rom_inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y10   rom_inst/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y9    rom_inst/memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y8    rom_inst/memory_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y7    rom_inst/memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y10   rom_inst/memory_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y38    jtag_top_inst/u_jtag_dm/abstractcs_reg[9]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X12Y32   ram_inst/ram_byte0/memory_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X12Y32   ram_inst/ram_byte0/memory_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X14Y36   ram_inst/ram_byte0/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X12Y32   ram_inst/ram_byte0/memory_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X12Y32   ram_inst/ram_byte0/memory_reg_0_255_1_1/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           669 Endpoints
Min Delay           669 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 1.560ns (19.492%)  route 6.444ns (80.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        2.966     8.004    jtag_top_inst/u_jtag_driver/p_0_in
    SLICE_X0Y24          FDPE                                         f  jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 1.560ns (19.492%)  route 6.444ns (80.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        2.966     8.004    jtag_top_inst/u_jtag_driver/p_0_in
    SLICE_X0Y24          FDCE                                         f  jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 1.560ns (19.492%)  route 6.444ns (80.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        2.966     8.004    jtag_top_inst/u_jtag_driver/p_0_in
    SLICE_X0Y24          FDCE                                         f  jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 1.560ns (19.492%)  route 6.444ns (80.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        2.966     8.004    jtag_top_inst/u_jtag_driver/p_0_in
    SLICE_X0Y24          FDCE                                         f  jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 1.560ns (19.492%)  route 6.444ns (80.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        2.966     8.004    jtag_top_inst/u_jtag_driver/p_0_in
    SLICE_X0Y24          FDCE                                         f  jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 1.560ns (19.492%)  route 6.444ns (80.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        2.966     8.004    jtag_top_inst/u_jtag_driver/p_0_in
    SLICE_X0Y24          FDCE                                         f  jtag_top_inst/u_jtag_driver/FSM_onehot_jtag_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            jtag_top_inst/u_jtag_driver/sticky_busy_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.000ns  (logic 1.560ns (19.501%)  route 6.440ns (80.499%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        2.962     8.000    jtag_top_inst/u_jtag_driver/p_0_in
    SLICE_X1Y24          FDCE                                         f  jtag_top_inst/u_jtag_driver/sticky_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            jtag_top_inst/u_jtag_driver/dtm_req_data_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 1.560ns (19.699%)  route 6.359ns (80.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        2.882     7.919    jtag_top_inst/u_jtag_driver/p_0_in
    SLICE_X2Y27          FDCE                                         f  jtag_top_inst/u_jtag_driver/dtm_req_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            jtag_top_inst/u_jtag_driver/dtm_req_data_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 1.560ns (19.699%)  route 6.359ns (80.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        2.882     7.919    jtag_top_inst/u_jtag_driver/p_0_in
    SLICE_X2Y27          FDCE                                         f  jtag_top_inst/u_jtag_driver/dtm_req_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            jtag_top_inst/u_jtag_driver/dtm_req_data_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 1.560ns (19.699%)  route 6.359ns (80.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        2.882     7.919    jtag_top_inst/u_jtag_driver/p_0_in
    SLICE_X2Y27          FDCE                                         f  jtag_top_inst/u_jtag_driver/dtm_req_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/rx/recv_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_driver/dm_resp_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.328%)  route 0.062ns (32.672%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[24]/C
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[24]/Q
                         net (fo=1, routed)           0.062     0.190    jtag_top_inst/u_jtag_driver/recv_data[24]
    SLICE_X0Y37          FDCE                                         r  jtag_top_inst/u_jtag_driver/dm_resp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/shift_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_top_inst/u_jtag_driver/dtm_req_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.868%)  route 0.067ns (32.132%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/shift_reg_reg[12]/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/shift_reg_reg[12]/Q
                         net (fo=2, routed)           0.067     0.208    jtag_top_inst/u_jtag_driver/shift_reg_reg_n_0_[12]
    SLICE_X0Y31          FDCE                                         r  jtag_top_inst/u_jtag_driver/dtm_req_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/dm_resp_data_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_driver/shift_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.089%)  route 0.052ns (21.911%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/dm_resp_data_reg[18]/C
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/dm_resp_data_reg[18]/Q
                         net (fo=1, routed)           0.052     0.193    jtag_top_inst/u_jtag_driver/dm_resp_data[18]
    SLICE_X1Y35          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  jtag_top_inst/u_jtag_driver/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.238    jtag_top_inst/u_jtag_driver/shift_reg[18]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  jtag_top_inst/u_jtag_driver/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/dm_resp_data_reg[36]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_driver/shift_reg_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.762%)  route 0.053ns (22.238%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/dm_resp_data_reg[36]/C
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/dm_resp_data_reg[36]/Q
                         net (fo=1, routed)           0.053     0.194    jtag_top_inst/u_jtag_driver/dm_resp_data[36]
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.045     0.239 r  jtag_top_inst/u_jtag_driver/shift_reg[36]_i_1/O
                         net (fo=1, routed)           0.000     0.239    jtag_top_inst/u_jtag_driver/shift_reg[36]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  jtag_top_inst/u_jtag_driver/shift_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/rx/recv_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_driver/dm_resp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.340%)  route 0.112ns (46.660%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[12]/C
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[12]/Q
                         net (fo=1, routed)           0.112     0.240    jtag_top_inst/u_jtag_driver/recv_data[12]
    SLICE_X0Y33          FDCE                                         r  jtag_top_inst/u_jtag_driver/dm_resp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/rx/recv_data_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_driver/dm_resp_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.244%)  route 0.112ns (46.756%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[38]/C
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[38]/Q
                         net (fo=1, routed)           0.112     0.240    jtag_top_inst/u_jtag_driver/recv_data[38]
    SLICE_X1Y28          FDCE                                         r  jtag_top_inst/u_jtag_driver/dm_resp_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/rx/req_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_driver/rx/req_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.642%)  route 0.120ns (48.358%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/rx/req_d_reg/C
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  jtag_top_inst/u_jtag_driver/rx/req_d_reg/Q
                         net (fo=1, routed)           0.120     0.248    jtag_top_inst/u_jtag_driver/rx/req_d
    SLICE_X4Y27          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/req_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/shift_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_top_inst/u_jtag_driver/dtm_req_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.592%)  route 0.108ns (43.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/shift_reg_reg[15]/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/shift_reg_reg[15]/Q
                         net (fo=2, routed)           0.108     0.249    jtag_top_inst/u_jtag_driver/shift_reg_reg_n_0_[15]
    SLICE_X3Y33          FDCE                                         r  jtag_top_inst/u_jtag_driver/dtm_req_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/shift_reg_reg[36]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_top_inst/u_jtag_driver/dtm_req_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.592%)  route 0.108ns (43.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/shift_reg_reg[36]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/shift_reg_reg[36]/Q
                         net (fo=2, routed)           0.108     0.249    jtag_top_inst/u_jtag_driver/shift_reg_reg_n_0_[36]
    SLICE_X2Y27          FDCE                                         r  jtag_top_inst/u_jtag_driver/dtm_req_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_top_inst/u_jtag_driver/dtm_req_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.561%)  route 0.108ns (43.439%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/shift_reg_reg[3]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/shift_reg_reg[3]/Q
                         net (fo=3, routed)           0.108     0.249    jtag_top_inst/u_jtag_driver/in7[2]
    SLICE_X2Y27          FDCE                                         r  jtag_top_inst/u_jtag_driver/dtm_req_data_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_inst/register_inst/reg_mem_reg[26][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            over
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 3.896ns (51.815%)  route 3.623ns (48.185%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.352     4.554    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.348     4.902 f  riscv_inst/register_inst/reg_mem_reg[26][0]/Q
                         net (fo=4, routed)           0.556     5.458    reg_mem[26][0]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.242     5.700 r  over_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.067     8.767    over_OBUF
    R2                   OBUF (Prop_obuf_I_O)         3.306    12.072 r  over_OBUF_inst/O
                         net (fo=0)                   0.000    12.072    over
    R2                                                                r  over (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_inst/register_inst/reg_mem_reg[27][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            succ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.760ns  (logic 3.847ns (56.901%)  route 2.914ns (43.099%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.352     4.554    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[27][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.433     4.987 f  riscv_inst/register_inst/reg_mem_reg[27][0]/Q
                         net (fo=4, routed)           0.150     5.137    reg_mem[27][0]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.105     5.242 r  succ_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.764     8.006    succ_OBUF
    R3                   OBUF (Prop_obuf_I_O)         3.309    11.314 r  succ_OBUF_inst/O
                         net (fo=0)                   0.000    11.314    succ
    R3                                                                r  succ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.600ns  (logic 0.630ns (39.378%)  route 0.970ns (60.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.431     4.633    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.398     5.031 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[27]/Q
                         net (fo=1, routed)           0.970     6.000    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[25]
    SLICE_X1Y29          LUT2 (Prop_lut2_I0_O)        0.232     6.232 r  jtag_top_inst/u_jtag_driver/rx/recv_data[27]_i_1/O
                         net (fo=1, routed)           0.000     6.232    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[27]
    SLICE_X1Y29          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.441ns  (logic 0.590ns (40.930%)  route 0.851ns (59.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.426     4.628    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.348     4.976 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[7]/Q
                         net (fo=1, routed)           0.851     5.827    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[5]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.242     6.069 r  jtag_top_inst/u_jtag_driver/rx/recv_data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.069    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[7]
    SLICE_X2Y30          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.407ns  (logic 0.604ns (42.925%)  route 0.803ns (57.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.428     4.630    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.348     4.978 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[36]/Q
                         net (fo=1, routed)           0.803     5.781    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[34]
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.256     6.037 r  jtag_top_inst/u_jtag_driver/rx/recv_data[36]_i_1/O
                         net (fo=1, routed)           0.000     6.037    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[36]
    SLICE_X5Y28          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.397ns  (logic 0.600ns (42.951%)  route 0.797ns (57.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.430     4.632    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.348     4.980 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[9]/Q
                         net (fo=1, routed)           0.797     5.776    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[7]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.252     6.028 r  jtag_top_inst/u_jtag_driver/rx/recv_data[9]_i_1/O
                         net (fo=1, routed)           0.000     6.028    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[9]
    SLICE_X2Y30          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.335ns  (logic 0.552ns (41.358%)  route 0.783ns (58.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.431     4.633    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.433     5.066 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.783     5.848    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[32]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.119     5.967 r  jtag_top_inst/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     5.967    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X2Y30          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.285ns  (logic 0.500ns (38.897%)  route 0.785ns (61.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.430     4.632    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.379     5.011 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[8]/Q
                         net (fo=1, routed)           0.785     5.796    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[6]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.121     5.917 r  jtag_top_inst/u_jtag_driver/rx/recv_data[8]_i_1/O
                         net (fo=1, routed)           0.000     5.917    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[8]
    SLICE_X2Y30          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.257ns  (logic 0.557ns (44.316%)  route 0.700ns (55.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.431     4.633    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.433     5.066 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.700     5.765    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[24]
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124     5.889 r  jtag_top_inst/u_jtag_driver/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     5.889    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[26]
    SLICE_X1Y37          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.252ns  (logic 0.588ns (46.982%)  route 0.664ns (53.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.436     4.638    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.348     4.986 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[25]/Q
                         net (fo=1, routed)           0.664     5.649    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[23]
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.240     5.889 r  jtag_top_inst/u_jtag_driver/rx/recv_data[25]_i_1/O
                         net (fo=1, routed)           0.000     5.889    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[25]
    SLICE_X1Y37          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.129%)  route 0.124ns (46.871%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.583     1.508    jtag_top_inst/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  jtag_top_inst/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.124     1.774    jtag_top_inst/u_jtag_driver/tx/dm_ack_i
    SLICE_X5Y25          FDCE                                         r  jtag_top_inst/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.190ns (68.868%)  route 0.086ns (31.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.591     1.516    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[14]/Q
                         net (fo=1, routed)           0.086     1.743    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[12]
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.049     1.792 r  jtag_top_inst/u_jtag_driver/rx/recv_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.792    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[14]
    SLICE_X1Y34          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.449%)  route 0.191ns (57.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.583     1.508    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  jtag_top_inst/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.191     1.840    jtag_top_inst/u_jtag_driver/rx/dm_resp_i
    SLICE_X4Y27          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.185ns (57.065%)  route 0.139ns (42.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.591     1.516    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[18]/Q
                         net (fo=1, routed)           0.139     1.796    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[16]
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.044     1.840 r  jtag_top_inst/u_jtag_driver/rx/recv_data[18]_i_1/O
                         net (fo=1, routed)           0.000     1.840    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[18]
    SLICE_X1Y34          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.192ns (57.511%)  route 0.142ns (42.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.591     1.516    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.142     1.799    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[14]
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.051     1.850 r  jtag_top_inst/u_jtag_driver/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.850    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[16]
    SLICE_X1Y34          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.657%)  route 0.189ns (50.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.593     1.518    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.189     1.848    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[22]
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.045     1.893 r  jtag_top_inst/u_jtag_driver/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     1.893    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[24]
    SLICE_X1Y37          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.190ns (49.202%)  route 0.196ns (50.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.584     1.509    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.196     1.846    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[2]
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.049     1.895 r  jtag_top_inst/u_jtag_driver/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.895    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[4]
    SLICE_X5Y28          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.187ns (48.407%)  route 0.199ns (51.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.584     1.509    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[28]/Q
                         net (fo=1, routed)           0.199     1.850    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[26]
    SLICE_X1Y29          LUT2 (Prop_lut2_I0_O)        0.046     1.896 r  jtag_top_inst/u_jtag_driver/rx/recv_data[28]_i_1/O
                         net (fo=1, routed)           0.000     1.896    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[28]
    SLICE_X1Y29          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.210ns (54.282%)  route 0.177ns (45.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.590     1.515    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.679 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.177     1.856    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[10]
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.046     1.902 r  jtag_top_inst/u_jtag_driver/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.902    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[12]
    SLICE_X1Y34          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_dm/tx/req_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_top_inst/u_jtag_driver/rx/recv_data_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.226ns (57.916%)  route 0.164ns (42.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.587     1.512    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.128     1.640 r  jtag_top_inst/u_jtag_dm/tx/req_data_reg[31]/Q
                         net (fo=1, routed)           0.164     1.805    jtag_top_inst/u_jtag_driver/rx/dm_resp_data_o[29]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.098     1.903 r  jtag_top_inst/u_jtag_driver/rx/recv_data[31]_i_1/O
                         net (fo=1, routed)           0.000     1.903    jtag_top_inst/u_jtag_driver/rx/recv_data0_in[31]
    SLICE_X2Y30          FDCE                                         r  jtag_top_inst/u_jtag_driver/rx/recv_data_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2090 Endpoints
Min Delay          2090 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[0][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.532ns  (logic 1.560ns (12.448%)  route 10.972ns (87.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        7.495    12.532    riscv_inst/register_inst/SR[0]
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.262     4.304    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[0][9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[14][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.532ns  (logic 1.560ns (12.448%)  route 10.972ns (87.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        7.495    12.532    riscv_inst/register_inst/SR[0]
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[14][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.262     4.304    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[14][9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[15][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.532ns  (logic 1.560ns (12.448%)  route 10.972ns (87.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        7.495    12.532    riscv_inst/register_inst/SR[0]
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[15][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.262     4.304    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[15][9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[17][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.532ns  (logic 1.560ns (12.448%)  route 10.972ns (87.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        7.495    12.532    riscv_inst/register_inst/SR[0]
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[17][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.262     4.304    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[17][9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[19][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.532ns  (logic 1.560ns (12.448%)  route 10.972ns (87.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        7.495    12.532    riscv_inst/register_inst/SR[0]
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[19][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.262     4.304    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[19][9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[22][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.532ns  (logic 1.560ns (12.448%)  route 10.972ns (87.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        7.495    12.532    riscv_inst/register_inst/SR[0]
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[22][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.262     4.304    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[22][9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[24][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.532ns  (logic 1.560ns (12.448%)  route 10.972ns (87.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        7.495    12.532    riscv_inst/register_inst/SR[0]
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[24][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.262     4.304    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[24][9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[9][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.532ns  (logic 1.560ns (12.448%)  route 10.972ns (87.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        7.495    12.532    riscv_inst/register_inst/SR[0]
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[9][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.262     4.304    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[9][9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[12][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.410ns  (logic 1.560ns (12.571%)  route 10.850ns (87.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        7.373    12.410    riscv_inst/register_inst/SR[0]
    SLICE_X8Y50          FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[12][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.248     4.290    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[12][15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[13][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.410ns  (logic 1.560ns (12.571%)  route 10.850ns (87.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=45, routed)          3.478     4.933    riscv_inst/register_inst/rstn_IBUF
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.105     5.038 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1538, routed)        7.373    12.410    riscv_inst/register_inst/SR[0]
    SLICE_X8Y50          FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        1.248     4.290    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_dm/rx/recv_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[10]/C
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.085     0.226    jtag_top_inst/u_jtag_dm/rx/recv_data_reg[39]_1[10]
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.045     0.271 r  jtag_top_inst/u_jtag_dm/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.271    jtag_top_inst/u_jtag_dm/rx/recv_data0_in[10]
    SLICE_X5Y33          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.857     2.027    jtag_top_inst/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[10]/C

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.315%)  route 0.177ns (55.685%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/rx/ack_reg/C
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.177     0.318    jtag_top_inst/u_jtag_dm/tx/dtm_ack_i
    SLICE_X4Y28          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.852     2.022    jtag_top_inst/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  jtag_top_inst/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.433%)  route 0.217ns (60.567%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/tx/req_reg/C
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.217     0.358    jtag_top_inst/u_jtag_dm/rx/dtm_req_valid_i
    SLICE_X3Y26          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.851     2.021    jtag_top_inst/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/tx/req_data_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_dm/rx/recv_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.953%)  route 0.145ns (39.047%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[29]/C
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[29]/Q
                         net (fo=1, routed)           0.145     0.273    jtag_top_inst/u_jtag_dm/rx/recv_data_reg[39]_1[29]
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.098     0.371 r  jtag_top_inst/u_jtag_dm/rx/recv_data[29]_i_1/O
                         net (fo=1, routed)           0.000     0.371    jtag_top_inst/u_jtag_dm/rx/recv_data0_in[29]
    SLICE_X3Y32          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.858     2.028    jtag_top_inst/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[29]/C

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/tx/req_data_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_dm/rx/recv_data_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.793%)  route 0.152ns (40.207%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[35]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[35]/Q
                         net (fo=1, routed)           0.152     0.280    jtag_top_inst/u_jtag_dm/rx/recv_data_reg[39]_1[35]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.098     0.378 r  jtag_top_inst/u_jtag_dm/rx/recv_data[35]_i_1/O
                         net (fo=1, routed)           0.000     0.378    jtag_top_inst/u_jtag_dm/rx/recv_data0_in[35]
    SLICE_X4Y30          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.854     2.024    jtag_top_inst/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[35]/C

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_dm/rx/recv_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.735%)  route 0.209ns (53.265%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[16]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.209     0.350    jtag_top_inst/u_jtag_dm/rx/recv_data_reg[39]_1[16]
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.042     0.392 r  jtag_top_inst/u_jtag_dm/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     0.392    jtag_top_inst/u_jtag_dm/rx/recv_data0_in[16]
    SLICE_X3Y36          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.861     2.031    jtag_top_inst/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[16]/C

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/tx/req_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_dm/rx/recv_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.178%)  route 0.213ns (53.822%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[6]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[6]/Q
                         net (fo=1, routed)           0.213     0.354    jtag_top_inst/u_jtag_dm/rx/recv_data_reg[39]_1[6]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.042     0.396 r  jtag_top_inst/u_jtag_dm/rx/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.396    jtag_top_inst/u_jtag_dm/rx/recv_data0_in[6]
    SLICE_X4Y30          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.854     2.024    jtag_top_inst/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[6]/C

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/tx/req_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_dm/rx/recv_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.399%)  route 0.215ns (53.601%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[0]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[0]/Q
                         net (fo=1, routed)           0.215     0.356    jtag_top_inst/u_jtag_dm/rx/recv_data_reg[39]_1[0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.045     0.401 r  jtag_top_inst/u_jtag_dm/rx/recv_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.401    jtag_top_inst/u_jtag_dm/rx/recv_data0_in[0]
    SLICE_X3Y29          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.855     2.025    jtag_top_inst/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[0]/C

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/tx/req_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_dm/rx/recv_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.351%)  route 0.221ns (54.649%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[8]/C
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[8]/Q
                         net (fo=1, routed)           0.221     0.362    jtag_top_inst/u_jtag_dm/rx/recv_data_reg[39]_1[8]
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.042     0.404 r  jtag_top_inst/u_jtag_dm/rx/recv_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.404    jtag_top_inst/u_jtag_dm/rx/recv_data0_in[8]
    SLICE_X3Y32          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.858     2.028    jtag_top_inst/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[8]/C

Slack:                    inf
  Source:                 jtag_top_inst/u_jtag_driver/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            jtag_top_inst/u_jtag_dm/rx/recv_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.184ns (45.419%)  route 0.221ns (54.581%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[30]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  jtag_top_inst/u_jtag_driver/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.221     0.362    jtag_top_inst/u_jtag_dm/rx/recv_data_reg[39]_1[30]
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.043     0.405 r  jtag_top_inst/u_jtag_dm/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     0.405    jtag_top_inst/u_jtag_dm/rx/recv_data0_in[30]
    SLICE_X3Y32          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=6088, routed)        0.858     2.028    jtag_top_inst/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  jtag_top_inst/u_jtag_dm/rx/recv_data_reg[30]/C





