// Seed: 2780263603
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    output tri1 id_3
);
  reg id_5;
  assign module_1.id_2 = 0;
  wire id_6;
  wire id_7;
  always @((1), -1) begin : LABEL_0
    $signed(15);
    ;
    id_5 <= "";
  end
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wand id_3,
    output uwire id_4
);
  wire [-1 : -1  -  1] id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_4
  );
  assign id_4 = 1'h0;
endmodule
