Information: Updating design information... (UID-85)
Warning: Design 'mipse' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : mipse
Version: Z-2007.03-SP4
Date   : Tue Aug  2 14:18:25 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: rsE_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluoutM_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rsE_reg[1]/CLK (DFFSR)                                  0.00 #     0.00 r
  rsE_reg[1]/Q (DFFSR)                                    0.27       0.27 f
  U1532/Y (BUFX4)                                         0.12       0.39 f
  U1966/Y (XNOR2X1)                                       0.09       0.48 f
  U1967/Y (NAND2X1)                                       0.06       0.54 r
  U1969/Y (NOR2X1)                                        0.10       0.64 f
  U1475/Y (NAND2X1)                                       0.13       0.77 r
  U1477/Y (INVX1)                                         0.05       0.83 f
  U1978/Y (NAND2X1)                                       0.06       0.89 r
  U1979/Y (NAND3X1)                                       0.06       0.95 f
  U1401/Y (INVX2)                                         0.06       1.01 r
  U1402/Y (INVX4)                                         0.08       1.09 f
  mult_182/A[0] (mipse_DW02_mult_0)                       0.00       1.09 f
  mult_182/U36/Y (AND2X2)                                 0.14       1.23 f
  mult_182/U33/Y (XNOR2X1)                                0.14       1.37 r
  mult_182/U10/Y (XOR2X1)                                 0.14       1.50 r
  mult_182/U9/Y (XOR2X1)                                  0.15       1.65 r
  mult_182/U30/Y (XNOR2X1)                                0.14       1.79 r
  mult_182/U29/Y (XNOR2X1)                                0.15       1.94 r
  mult_182/S2_4_27/YS (FAX1)                              0.28       2.22 r
  mult_182/S2_5_26/YS (FAX1)                              0.28       2.50 r
  mult_182/S2_6_25/YS (FAX1)                              0.28       2.78 r
  mult_182/S2_7_24/YS (FAX1)                              0.28       3.06 r
  mult_182/S2_8_23/YS (FAX1)                              0.28       3.33 r
  mult_182/S2_9_22/YS (FAX1)                              0.28       3.61 r
  mult_182/S2_10_21/YS (FAX1)                             0.28       3.89 r
  mult_182/S2_11_20/YS (FAX1)                             0.28       4.16 r
  mult_182/S2_12_19/YS (FAX1)                             0.28       4.44 r
  mult_182/S2_13_18/YS (FAX1)                             0.28       4.72 r
  mult_182/S2_14_17/YS (FAX1)                             0.28       5.00 r
  mult_182/S2_15_16/YS (FAX1)                             0.28       5.27 r
  mult_182/S2_16_15/YS (FAX1)                             0.28       5.55 r
  mult_182/S2_17_14/YS (FAX1)                             0.28       5.83 r
  mult_182/S2_18_13/YS (FAX1)                             0.28       6.11 r
  mult_182/S2_19_12/YS (FAX1)                             0.28       6.38 r
  mult_182/S2_20_11/YS (FAX1)                             0.28       6.66 r
  mult_182/S2_21_10/YS (FAX1)                             0.28       6.94 r
  mult_182/S2_22_9/YS (FAX1)                              0.28       7.22 r
  mult_182/S2_23_8/YS (FAX1)                              0.28       7.49 r
  mult_182/S2_24_7/YS (FAX1)                              0.28       7.77 r
  mult_182/S2_25_6/YS (FAX1)                              0.28       8.05 r
  mult_182/S2_26_5/YS (FAX1)                              0.28       8.33 r
  mult_182/S2_27_4/YS (FAX1)                              0.28       8.60 r
  mult_182/S2_28_3/YS (FAX1)                              0.28       8.88 r
  mult_182/S2_29_2/YS (FAX1)                              0.28       9.16 r
  mult_182/S2_30_1/YS (FAX1)                              0.28       9.44 r
  mult_182/S4_0/YS (FAX1)                                 0.23       9.66 r
  mult_182/FS_1/A[29] (mipse_DW01_add_2)                  0.00       9.66 r
  mult_182/FS_1/SUM[29] (mipse_DW01_add_2)                0.00       9.66 r
  mult_182/PRODUCT[31] (mipse_DW02_mult_0)                0.00       9.66 r
  U1359/Y (NAND2X1)                                       0.04       9.71 f
  U1356/Y (NAND2X1)                                       0.05       9.76 r
  aluoutM_reg[31]/D (DFFSR)                               0.00       9.76 r
  data arrival time                                                  9.76

  clock clk (rise edge)                                   9.85       9.85
  clock network delay (ideal)                             0.00       9.85
  aluoutM_reg[31]/CLK (DFFSR)                             0.00       9.85 r
  library setup time                                     -0.09       9.76
  data required time                                                 9.76
  --------------------------------------------------------------------------
  data required time                                                 9.76
  data arrival time                                                 -9.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rsE_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluoutM_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rsE_reg[3]/CLK (DFFSR)                                  0.00 #     0.00 r
  rsE_reg[3]/Q (DFFSR)                                    0.26       0.26 f
  U1395/Y (BUFX4)                                         0.12       0.39 f
  U1972/Y (XNOR2X1)                                       0.09       0.48 f
  U1973/Y (NAND2X1)                                       0.06       0.54 r
  U1974/Y (NOR2X1)                                        0.09       0.63 f
  U1975/Y (NAND2X1)                                       0.14       0.77 r
  U1430/Y (INVX2)                                         0.09       0.87 f
  U1419/Y (INVX4)                                         0.08       0.94 r
  U1987/Y (NOR2X1)                                        0.07       1.01 f
  U1988/Y (OR2X2)                                         0.16       1.17 f
  mult_182/A[2] (mipse_DW02_mult_0)                       0.00       1.17 f
  mult_182/U613/Y (INVX4)                                 0.08       1.25 r
  mult_182/U60/Y (INVX4)                                  0.07       1.32 f
  mult_182/U612/Y (AND2X2)                                0.14       1.47 f
  mult_182/S2_2_27/YC (FAX1)                              0.23       1.69 f
  mult_182/U147/Y (XOR2X1)                                0.13       1.83 r
  mult_182/U146/Y (XNOR2X1)                               0.15       1.98 r
  mult_182/S2_4_26/YS (FAX1)                              0.28       2.26 r
  mult_182/S2_5_25/YS (FAX1)                              0.28       2.54 r
  mult_182/S2_6_24/YS (FAX1)                              0.28       2.82 r
  mult_182/S2_7_23/YS (FAX1)                              0.28       3.10 r
  mult_182/S2_8_22/YS (FAX1)                              0.28       3.37 r
  mult_182/S2_9_21/YS (FAX1)                              0.28       3.65 r
  mult_182/S2_10_20/YS (FAX1)                             0.28       3.93 r
  mult_182/S2_11_19/YS (FAX1)                             0.28       4.21 r
  mult_182/S2_12_18/YS (FAX1)                             0.28       4.48 r
  mult_182/S2_13_17/YS (FAX1)                             0.28       4.76 r
  mult_182/S2_14_16/YS (FAX1)                             0.28       5.04 r
  mult_182/S2_15_15/YS (FAX1)                             0.28       5.32 r
  mult_182/S2_16_14/YS (FAX1)                             0.28       5.59 r
  mult_182/S2_17_13/YS (FAX1)                             0.28       5.87 r
  mult_182/S2_18_12/YS (FAX1)                             0.28       6.15 r
  mult_182/S2_19_11/YS (FAX1)                             0.28       6.43 r
  mult_182/S2_20_10/YS (FAX1)                             0.28       6.70 r
  mult_182/S2_21_9/YS (FAX1)                              0.28       6.98 r
  mult_182/S2_22_8/YS (FAX1)                              0.28       7.26 r
  mult_182/S2_23_7/YS (FAX1)                              0.28       7.54 r
  mult_182/S2_24_6/YS (FAX1)                              0.28       7.81 r
  mult_182/S2_25_5/YS (FAX1)                              0.28       8.09 r
  mult_182/S2_26_4/YS (FAX1)                              0.28       8.37 r
  mult_182/S2_27_3/YS (FAX1)                              0.28       8.65 r
  mult_182/S2_28_2/YS (FAX1)                              0.28       8.92 r
  mult_182/S2_29_1/YS (FAX1)                              0.28       9.20 r
  mult_182/S1_30_0/YS (FAX1)                              0.23       9.43 r
  mult_182/FS_1/A[28] (mipse_DW01_add_2)                  0.00       9.43 r
  mult_182/FS_1/SUM[28] (mipse_DW01_add_2)                0.00       9.43 r
  mult_182/PRODUCT[30] (mipse_DW02_mult_0)                0.00       9.43 r
  U2224/Y (NAND2X1)                                       0.05       9.47 f
  U2226/Y (NAND2X1)                                       0.06       9.54 r
  aluoutM_reg[30]/D (DFFPOSX1)                            0.00       9.54 r
  data arrival time                                                  9.54

  clock clk (rise edge)                                   9.85       9.85
  clock network delay (ideal)                             0.00       9.85
  aluoutM_reg[30]/CLK (DFFPOSX1)                          0.00       9.85 r
  library setup time                                     -0.19       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -9.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: rtE_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluoutM_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtE_reg[1]/CLK (DFFSR)                                  0.00 #     0.00 r
  rtE_reg[1]/Q (DFFSR)                                    0.26       0.26 f
  U1540/Y (BUFX2)                                         0.11       0.37 f
  U1676/Y (OR2X2)                                         0.11       0.48 f
  U1727/Y (NOR3X1)                                        0.06       0.55 r
  U1730/Y (NOR2X1)                                        0.08       0.62 f
  U1905/Y (NAND2X1)                                       0.11       0.73 r
  U1562/Y (INVX1)                                         0.12       0.85 f
  U1504/Y (NAND3X1)                                       0.14       0.99 r
  U1911/Y (NAND3X1)                                       0.06       1.05 f
  U1912/Y (MUX2X1)                                        0.09       1.14 r
  U1473/Y (INVX2)                                         0.07       1.22 f
  mult_182/B[25] (mipse_DW02_mult_0)                      0.00       1.22 f
  mult_182/U116/Y (BUFX4)                                 0.12       1.33 f
  mult_182/U108/Y (AND2X2)                                0.15       1.49 f
  mult_182/U106/Y (XOR2X1)                                0.14       1.63 r
  mult_182/U105/Y (XOR2X1)                                0.15       1.78 r
  mult_182/S2_3_24/YS (FAX1)                              0.28       2.07 r
  mult_182/S2_4_23/YS (FAX1)                              0.28       2.34 r
  mult_182/S2_5_22/YS (FAX1)                              0.28       2.62 r
  mult_182/S2_6_21/YS (FAX1)                              0.28       2.90 r
  mult_182/S2_7_20/YS (FAX1)                              0.28       3.18 r
  mult_182/S2_8_19/YS (FAX1)                              0.28       3.45 r
  mult_182/S2_9_18/YS (FAX1)                              0.28       3.73 r
  mult_182/S2_10_17/YS (FAX1)                             0.28       4.01 r
  mult_182/S2_11_16/YS (FAX1)                             0.28       4.29 r
  mult_182/S2_12_15/YS (FAX1)                             0.28       4.56 r
  mult_182/S2_13_14/YS (FAX1)                             0.28       4.84 r
  mult_182/S2_14_13/YS (FAX1)                             0.28       5.12 r
  mult_182/S2_15_12/YS (FAX1)                             0.28       5.40 r
  mult_182/S2_16_11/YS (FAX1)                             0.28       5.67 r
  mult_182/S2_17_10/YS (FAX1)                             0.28       5.95 r
  mult_182/S2_18_9/YS (FAX1)                              0.28       6.23 r
  mult_182/S2_19_8/YS (FAX1)                              0.28       6.51 r
  mult_182/S2_20_7/YS (FAX1)                              0.28       6.78 r
  mult_182/S2_21_6/YS (FAX1)                              0.28       7.06 r
  mult_182/S2_22_5/YS (FAX1)                              0.28       7.34 r
  mult_182/S2_23_4/YS (FAX1)                              0.28       7.62 r
  mult_182/S2_24_3/YS (FAX1)                              0.28       7.89 r
  mult_182/S2_25_2/YS (FAX1)                              0.28       8.17 r
  mult_182/S2_26_1/YS (FAX1)                              0.30       8.47 r
  mult_182/U410/Y (NAND2X1)                               0.06       8.53 f
  mult_182/U404/Y (NAND3X1)                               0.17       8.70 r
  mult_182/S1_28_0/YC (FAX1)                              0.24       8.94 r
  mult_182/S1_29_0/YS (FAX1)                              0.24       9.18 r
  mult_182/FS_1/A[27] (mipse_DW01_add_2)                  0.00       9.18 r
  mult_182/FS_1/SUM[27] (mipse_DW01_add_2)                0.00       9.18 r
  mult_182/PRODUCT[29] (mipse_DW02_mult_0)                0.00       9.18 r
  U2227/Y (NAND2X1)                                       0.05       9.23 f
  U2229/Y (NAND2X1)                                       0.06       9.29 r
  aluoutM_reg[29]/D (DFFPOSX1)                            0.00       9.29 r
  data arrival time                                                  9.29

  clock clk (rise edge)                                   9.85       9.85
  clock network delay (ideal)                             0.00       9.85
  aluoutM_reg[29]/CLK (DFFPOSX1)                          0.00       9.85 r
  library setup time                                     -0.19       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -9.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


1
