Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Altera/Projects/LCD/qsys/ --output-directory=D:/Altera/Projects/LCD/qsys/lcd/ --report-file=bsf:D:/Altera/Projects/LCD/qsys/lcd.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/LCD/qsys/lcd.qsys
Progress: Loading qsys/lcd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master_0
Progress: Adding LCD_Driver_0 [LCD_Driver 1.0]
Progress: Parameterizing module LCD_Driver_0
Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_0
Progress: Adding interrupt_sink_0 [altera_avalon_interrupt_sink 13.0]
Progress: Parameterizing module interrupt_sink_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Altera/Projects/LCD/qsys/ --output-directory=D:/Altera/Projects/LCD/qsys/lcd/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Altera/Projects/LCD/qsys/lcd.sopcinfo --report-file=html:D:/Altera/Projects/LCD/qsys/lcd.html --report-file=qip:D:/Altera/Projects/LCD/qsys/lcd/synthesis/lcd.qip --report-file=cmp:D:/Altera/Projects/LCD/qsys/lcd.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/LCD/qsys/lcd.qsys --language=VHDL
Progress: Loading qsys/lcd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master_0
Progress: Adding LCD_Driver_0 [LCD_Driver 1.0]
Progress: Parameterizing module LCD_Driver_0
Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_0
Progress: Adding interrupt_sink_0 [altera_avalon_interrupt_sink 13.0]
Progress: Parameterizing module interrupt_sink_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lcd: Generating lcd "lcd" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 11 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 8 modules, 20 connections
Info: merlin_domain_transform: After transform: 14 modules, 49 connections
Info: merlin_router_transform: After transform: 17 modules, 58 connections
Info: merlin_traffic_limiter_transform: After transform: 18 modules, 62 connections
Info: merlin_burst_transform: After transform: 19 modules, 65 connections
Info: reset_adaptation_transform: After transform: 20 modules, 67 connections
Info: merlin_network_to_switch_transform: After transform: 25 modules, 77 connections
Info: merlin_width_transform: After transform: 27 modules, 83 connections
Info: limiter_update_transform: After transform: 27 modules, 84 connections
Info: merlin_mm_transform: After transform: 27 modules, 84 connections
Info: merlin_interrupt_mapper_transform: After transform: 28 modules, 87 connections
Warning: lcd: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: lcd: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 24 connections
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: merlin_mm_transform: After transform: 11 modules, 26 connections
Info: master_0: "lcd" instantiated altera_jtag_avalon_master "master_0"
Info: LCD_Driver_0: "lcd" instantiated LCD_Driver "LCD_Driver_0"
Info: uart_0: Starting RTL generation for module 'lcd_uart_0'
Info: uart_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=lcd_uart_0 --dir=C:/Users/doron/AppData/Local/Temp/alt7533_2684554851703605672.dir/0235_uart_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/doron/AppData/Local/Temp/alt7533_2684554851703605672.dir/0235_uart_0_gen//lcd_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'lcd_uart_0'
Info: uart_0: "lcd" instantiated altera_avalon_uart "uart_0"
Info: interrupt_sink_0: "lcd" instantiated altera_avalon_interrupt_sink "interrupt_sink_0"
Info: master_0_master_translator: "lcd" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: LCD_Driver_0_avalon_slave_translator: "lcd" instantiated altera_merlin_slave_translator "LCD_Driver_0_avalon_slave_translator"
Info: master_0_master_translator_avalon_universal_master_0_agent: "lcd" instantiated altera_merlin_master_agent "master_0_master_translator_avalon_universal_master_0_agent"
Info: LCD_Driver_0_avalon_slave_translator_avalon_universal_slave_0_agent: "lcd" instantiated altera_merlin_slave_agent "LCD_Driver_0_avalon_slave_translator_avalon_universal_slave_0_agent"
Info: LCD_Driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "lcd" instantiated altera_avalon_sc_fifo "LCD_Driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "lcd" instantiated altera_merlin_router "addr_router"
Info: id_router: "lcd" instantiated altera_merlin_router "id_router"
Info: id_router_001: "lcd" instantiated altera_merlin_router "id_router_001"
Info: limiter: "lcd" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "lcd" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "lcd" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "lcd" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: rsp_xbar_demux: "lcd" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "lcd" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: width_adapter: "lcd" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/Altera/Projects/LCD/qsys/lcd/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Altera/Projects/LCD/qsys/lcd/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "lcd" instantiated altera_irq_mapper "irq_mapper"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file D:/Altera/Projects/LCD/qsys/lcd/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: timing_adt: Starting generation. 
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: lcd: Done lcd" with 28 modules, 77 files, 1373992 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
