#-----------------------------------------------------------
# PlanAhead v14.4
# Build 222254 by xbuild on Tue Dec 18 05:23:01 MST 2012
# Start of session at: Tue Sep 08 20:46:47 2015
# Process ID: 2732
# Log file: C:/Cursos/IntroFpga/Practica02/planAhead_run_1/planAhead.log
# Journal file: C:/Cursos/IntroFpga/Practica02/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Cursos/IntroFpga/Practica02/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P9 [get_ports rx]
endgroup
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
startgroup
set_property package_pin J14 [get_ports lock]
endgroup
startgroup
set_property package_pin J15 [get_ports alarm]
endgroup
startgroup
set_property package_pin U6 [get_ports tx]
endgroup
startgroup
set_property package_pin P9 [get_ports rx]
endgroup
set_property package_pin "" [get_ports [list  rx]]
startgroup
set_property package_pin P9 [get_ports tx]
endgroup
startgroup
set_property package_pin U6 [get_ports rx]
endgroup
set_property iostandard LVTTL [get_ports [list tx]]
save_constraints
