{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631963076372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631963076372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 18 16:34:36 2021 " "Processing started: Sat Sep 18 16:34:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631963076372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631963076372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part_c -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off part_c -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631963076372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631963077155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631963077155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_a.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file part_a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-Struct " "Found design unit 1: mux2_1-Struct" {  } { { "part_a.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_a.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106681 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "part_a.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_a.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631963106681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file part_b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-Structural " "Found design unit 1: mux_4x1-Structural" {  } { { "part_b.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106682 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4X1 " "Found entity 1: mux_4X1" {  } { { "part_b.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_b.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631963106682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631963106765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_c.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file part_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4X1_4bit-Struct " "Found design unit 1: mux_4X1_4bit-Struct" {  } { { "part_c.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_c.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106865 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4X1_4bit " "Found entity 1: mux_4X1_4bit" {  } { { "part_c.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_c.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631963106865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631963106970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/DUT.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106979 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631963106979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631963106979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631963107190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4X1_4bit mux_4X1_4bit:add_instance " "Elaborating entity \"mux_4X1_4bit\" for hierarchy \"mux_4X1_4bit:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/DUT.vhdl" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631963107360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4X1 mux_4X1_4bit:add_instance\|mux_4X1:H1 " "Elaborating entity \"mux_4X1\" for hierarchy \"mux_4X1_4bit:add_instance\|mux_4X1:H1\"" {  } { { "part_c.vhdl" "H1" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_c.vhdl" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631963107365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux_4X1_4bit:add_instance\|mux_4X1:H1\|mux2_1:M1 " "Elaborating entity \"mux2_1\" for hierarchy \"mux_4X1_4bit:add_instance\|mux_4X1:H1\|mux2_1:M1\"" {  } { { "part_b.vhdl" "M1" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_b.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631963107401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER mux_4X1_4bit:add_instance\|mux_4X1:H1\|mux2_1:M1\|INVERTER:u1 " "Elaborating entity \"INVERTER\" for hierarchy \"mux_4X1_4bit:add_instance\|mux_4X1:H1\|mux2_1:M1\|INVERTER:u1\"" {  } { { "part_a.vhdl" "u1" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_a.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631963107406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 mux_4X1_4bit:add_instance\|mux_4X1:H1\|mux2_1:M1\|AND_2:u2 " "Elaborating entity \"AND_2\" for hierarchy \"mux_4X1_4bit:add_instance\|mux_4X1:H1\|mux2_1:M1\|AND_2:u2\"" {  } { { "part_a.vhdl" "u2" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_a.vhdl" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631963107406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 mux_4X1_4bit:add_instance\|mux_4X1:H1\|mux2_1:M1\|OR_2:u4 " "Elaborating entity \"OR_2\" for hierarchy \"mux_4X1_4bit:add_instance\|mux_4X1:H1\|mux2_1:M1\|OR_2:u4\"" {  } { { "part_a.vhdl" "u4" { Text "E:/Third Semester/EE 214/All lab designs/4 bit 4X1 MUX/part_a.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631963107415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631963108979 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631963108979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631963108979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631963108979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631963110327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 18 16:35:10 2021 " "Processing ended: Sat Sep 18 16:35:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631963110327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631963110327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631963110327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631963110327 ""}
