$date
	Sat Sep 14 10:14:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module srff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 2 $ sr [1:0] $end
$scope module ab $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 2 % sr [1:0] $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
1#
0"
0!
$end
#20
b1 $
b1 %
1"
#40
x!
b11 $
b11 %
0"
#60
b10 $
b10 %
1"
#80
0!
0#
b0 $
b0 %
0"
#100
b11 $
b11 %
1"
#120
x!
1#
0"
#140
b1 $
b1 %
1"
#160
b11 $
b11 %
0"
#180
b10 $
b10 %
1"
#200
1!
0"
#220
1"
#240
0"
#260
1"
#280
0"
#300
1"
#320
0"
#340
1"
#360
0"
#380
1"
#400
0"
