Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 19 09:38:48 2018
| Host         : DESKTOP-BUFBM1N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              56 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | display_8x8_0/bit_sent_count[4]_i_1_n_0 |                                   |                1 |             10 |
|  clk_IBUF_BUFG | display_8x8_0/clk_en_slow               | display_8x8_0/op_count[9]_i_1_n_0 |                4 |             20 |
|  clk_IBUF_BUFG |                                         |                                   |                4 |             24 |
|  clk_IBUF_BUFG | display_8x8_0/color_data[0]_i_1_n_0     |                                   |                4 |             46 |
+----------------+-----------------------------------------+-----------------------------------+------------------+----------------+


