v 20130925 2
C 16100 49300 1 0 0 3.3V-plus-1.sym
C 16200 48000 1 0 0 gnd-1.sym
N 15400 48500 15700 48500 4
N 13600 47900 14900 47900 4
N 14600 45400 20700 45400 4
N 14600 45400 14600 49100 4
{
T 14600 47500 5 10 1 1 0 0 1
netname=BE#
}
N 14900 47900 14900 48700 4
C 18000 49400 1 0 0 3.3V-plus-1.sym
C 18100 48100 1 0 0 gnd-1.sym
N 17600 49000 17600 48100 4
C 20700 46500 1 0 1 2n7002.sym
{
T 20600 47300 5 10 0 1 0 6 1
value=2N7002P
T 20200 47100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 19200 47100 5 10 0 1 0 6 1
device=NMOS
T 20800 46900 5 10 1 1 0 6 1
refdes=M2
}
C 19900 47400 1 0 0 2n7002.sym
{
T 20000 48200 5 10 0 1 0 0 1
value=2N7002P
T 20400 48000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 21400 48000 5 10 0 1 0 0 1
device=NMOS
T 19800 47500 5 10 1 1 0 0 1
refdes=M1
}
C 20100 48100 1 90 0 resistor-load.sym
{
T 20000 48500 5 10 0 1 90 0 1
footprint=0603-boxed
T 19700 48400 5 10 0 0 90 0 1
device=RESISTOR
T 19800 48600 5 10 1 1 180 0 1
refdes=R1
}
C 19800 49000 1 0 0 3.3V-plus-1.sym
N 17000 49200 17000 46900 4
N 16800 48800 17000 48800 4
N 17000 49200 17600 49200 4
{
T 17000 49200 5 10 1 1 0 0 1
netname=XNOR
}
N 14600 49100 15700 49100 4
C 17600 48400 1 0 0 nor1and.sym
{
T 18150 48850 5 10 1 1 0 0 1
refdes=S6
}
C 17000 46300 1 0 0 nor.sym
{
T 17300 46750 5 10 1 1 0 0 1
refdes=S5
}
C 17100 47300 1 0 0 3.3V-plus-1.sym
C 17200 46000 1 0 0 gnd-1.sym
C 13000 48800 1 0 0 in-1.sym
{
T 13000 49100 5 10 0 0 0 0 1
device=INPUT
T 12800 48850 5 10 1 1 0 0 1
refdes=A#
}
C 13000 47800 1 0 0 in-1.sym
{
T 13000 48100 5 10 0 0 0 0 1
device=INPUT
T 12800 47850 5 10 1 1 0 0 1
refdes=A
}
C 16200 46600 1 0 0 in-1.sym
{
T 16200 46900 5 10 0 0 0 0 1
device=INPUT
T 16000 46600 5 10 1 1 0 0 1
refdes=C
}
C 16700 46200 1 0 0 in-1.sym
{
T 16700 46500 5 10 0 0 0 0 1
device=INPUT
T 16800 46100 5 10 1 1 0 0 1
refdes=GND
}
C 20900 48900 1 0 1 in-1.sym
{
T 20900 49200 5 10 0 0 0 6 1
device=INPUT
T 20900 49100 5 10 1 1 0 6 1
refdes=Vdd
}
C 18700 48900 1 90 0 out-1.sym
{
T 18400 48900 5 10 0 0 90 0 1
device=OUTPUT
T 18650 49500 5 10 1 1 90 0 1
refdes=Q#
}
C 20400 48100 1 90 0 out-1.sym
{
T 20100 48100 5 10 0 0 90 0 1
device=OUTPUT
T 20400 48500 5 10 1 1 270 0 1
refdes=Co
}
N 13600 48900 15700 48900 4
N 17800 48700 17800 46800 4
N 17800 46800 19200 46800 4
{
T 18000 46800 5 10 1 1 0 0 1
netname=NONE
}
N 16800 46700 16800 48100 4
N 16800 48100 17600 48100 4
N 16800 46700 17000 46700 4
C 18600 48600 1 0 0 not.sym
{
T 18850 48850 5 10 1 1 0 0 1
refdes=S7
}
C 18900 48300 1 0 0 gnd-1.sym
C 18800 49200 1 0 0 3.3V-plus-1.sym
C 19500 48900 1 90 0 out-1.sym
{
T 19200 48900 5 10 0 0 90 0 1
device=OUTPUT
T 19450 49500 5 10 1 1 90 0 1
refdes=Q
}
N 14900 48700 15700 48700 4
C 15700 48200 1 0 0 nandor3.sym
{
T 16350 48750 5 10 1 1 0 0 1
refdes=S4
}
C 14600 46400 1 0 0 not.sym
{
T 14850 46650 5 10 1 1 0 0 1
refdes=S3
}
N 20000 49000 20300 49000 4
C 12200 46900 1 0 0 in-1.sym
{
T 12200 47200 5 10 0 0 0 0 1
device=INPUT
T 12000 46950 5 10 1 1 0 0 1
refdes=B#
}
C 12200 46700 1 0 0 in-1.sym
{
T 12200 47000 5 10 0 0 0 0 1
device=INPUT
T 12000 46750 5 10 1 1 0 0 1
refdes=N
}
N 15400 46700 15400 48500 4
{
T 15400 47300 5 10 1 1 0 0 1
netname=BE
}
C 14800 47000 1 0 0 3.3V-plus-1.sym
C 14000 47200 1 0 0 3.3V-plus-1.sym
C 14100 45900 1 0 0 gnd-1.sym
C 14900 46100 1 0 0 gnd-1.sym
C 13000 49200 1 0 0 in-1.sym
{
T 13000 49500 5 10 0 0 0 0 1
device=INPUT
T 13100 49350 5 10 1 1 0 0 1
refdes=OR
}
C 13000 48200 1 0 0 in-1.sym
{
T 13000 48500 5 10 0 0 0 0 1
device=INPUT
T 13150 48350 5 10 1 1 0 0 1
refdes=AND
}
N 13600 49300 15700 49300 4
N 13600 48300 15700 48300 4
C 19200 46500 1 0 0 2n7002.sym
{
T 19100 46900 5 10 1 1 0 0 1
refdes=M3
T 19300 47300 5 10 0 1 0 0 1
value=2N7002P
T 19700 47100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 20700 47100 5 10 0 1 0 0 1
device=NMOS
}
C 21000 47600 1 0 1 2n7002.sym
{
T 21100 48000 5 10 1 1 0 6 1
refdes=M4
T 20900 48400 5 10 0 1 0 6 1
value=2N7002P
T 20500 48200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 19500 48200 5 10 0 1 0 6 1
device=NMOS
}
C 19800 45600 1 0 0 gnd-1.sym
C 21600 47800 1 0 1 in-1.sym
{
T 21600 48100 5 10 0 0 0 6 1
device=INPUT
T 21900 47850 5 10 1 1 0 6 1
refdes=CR
}
C 18900 46000 1 0 0 in-1.sym
{
T 18900 46300 5 10 0 0 0 0 1
device=INPUT
T 18500 46050 5 10 1 1 0 0 1
refdes=CS#
}
C 13600 46200 1 0 0 nor1and.sym
{
T 14150 46650 5 10 1 1 0 0 1
refdes=S2
}
C 13000 45200 1 0 0 nor.sym
{
T 13300 45650 5 10 1 1 0 0 1
refdes=S1
}
C 13100 46200 1 0 0 3.3V-plus-1.sym
N 13800 46500 13800 45700 4
N 13000 45800 13000 46800 4
N 12800 46800 13600 46800 4
N 13000 45600 12900 45600 4
N 12900 45600 12900 47000 4
N 12800 47000 13600 47000 4
C 13200 44900 1 0 0 gnd-1.sym
N 15300 48900 15300 47900 4
N 15300 47900 19900 47900 4
N 19600 48100 20600 48100 4
N 20300 47900 20300 48100 4
N 19600 48100 19600 47000 4
N 20300 47500 20300 47000 4
N 19900 47900 19900 47700 4
C 19500 45800 1 0 0 2n7002.sym
{
T 19400 46200 5 10 1 1 0 0 1
refdes=M5
T 19600 46600 5 10 0 1 0 0 1
value=2N7002P
T 20000 46400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 21000 46400 5 10 0 1 0 0 1
device=NMOS
}
N 19600 46600 20300 46600 4
N 19900 46300 19900 46600 4
N 20700 46800 20700 45400 4
C 20500 47400 1 0 0 gnd-1.sym
