{
  "subdomain_title": "Parallel Computing Fundamentals",
  "domain_title": "Parallel and Distributed Computing",
  "category_title": "System Fundamentals",
  "curriculum_type": "software-engineering",
  "processed_at": "2025-12-29T15:02:47.365963",
  "result": {
    "subdomain_title": "Parallel Computing Fundamentals",
    "curriculum_type": "software-engineering",
    "topic_root": "Parallel Computing Fundamentals",
    "topic_root_citation": "https://cs149.stanford.edu/",
    "detailed_hierarchy": [
      {
        "level": 1,
        "domain": "Foundations of Parallel Computing",
        "sub_domains": [
          {
            "level": 2,
            "sub_domain": "Parallel Computing Concepts",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "What is Parallel Computing"
              },
              {
                "level": 3,
                "topic": "Serial vs Parallel Computation"
              },
              {
                "level": 3,
                "topic": "Motivations for Parallelism"
              },
              {
                "level": 3,
                "topic": "Concurrency and Simultaneity"
              },
              {
                "level": 3,
                "topic": "Historical Context and Evolution"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Von Neumann Architecture",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Classical von Neumann Model"
              },
              {
                "level": 3,
                "topic": "Instruction Fetch-Decode-Execute Cycle"
              },
              {
                "level": 3,
                "topic": "Memory Hierarchy Fundamentals"
              },
              {
                "level": 3,
                "topic": "CPU Pipeline Basics"
              },
              {
                "level": 3,
                "topic": "Von Neumann Bottleneck"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Flynn's Taxonomy",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "SISD (Single Instruction Single Data)"
              },
              {
                "level": 3,
                "topic": "SIMD (Single Instruction Multiple Data)"
              },
              {
                "level": 3,
                "topic": "MISD (Multiple Instruction Single Data)"
              },
              {
                "level": 3,
                "topic": "MIMD (Multiple Instruction Multiple Data)"
              },
              {
                "level": 3,
                "topic": "SPMD (Single Program Multiple Data)"
              },
              {
                "level": 3,
                "topic": "MPMD (Multiple Program Multiple Data)"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Parallel Computing Terminology",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Node, Socket, and Core"
              },
              {
                "level": 3,
                "topic": "Thread and Process"
              },
              {
                "level": 3,
                "topic": "Task and Work Unit"
              },
              {
                "level": 3,
                "topic": "Latency and Bandwidth"
              },
              {
                "level": 3,
                "topic": "Granularity (Fine-grain vs Coarse-grain)"
              },
              {
                "level": 3,
                "topic": "Speedup and Efficiency"
              },
              {
                "level": 3,
                "topic": "Scalability (Strong vs Weak)"
              },
              {
                "level": 3,
                "topic": "Overhead and Communication Cost"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Performance Laws and Limits",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Amdahl's Law"
              },
              {
                "level": 3,
                "topic": "Gustafson's Law"
              },
              {
                "level": 3,
                "topic": "Cost Optimality"
              },
              {
                "level": 3,
                "topic": "Isoefficiency"
              },
              {
                "level": 3,
                "topic": "Work-Span Model"
              },
              {
                "level": 3,
                "topic": "Parallel Efficiency Metrics"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Parallel Computer Architectures",
        "sub_domains": [
          {
            "level": 2,
            "sub_domain": "Processor Architecture Fundamentals",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Instruction-Level Parallelism (ILP)"
              },
              {
                "level": 3,
                "topic": "Pipelining"
              },
              {
                "level": 3,
                "topic": "Superscalar Processors"
              },
              {
                "level": 3,
                "topic": "Out-of-Order Execution"
              },
              {
                "level": 3,
                "topic": "Branch Prediction"
              },
              {
                "level": 3,
                "topic": "Register Renaming"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Multi-Core Processors",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Multi-Core Architecture Overview"
              },
              {
                "level": 3,
                "topic": "Core Components and Design"
              },
              {
                "level": 3,
                "topic": "Symmetric Multiprocessing (SMP)"
              },
              {
                "level": 3,
                "topic": "Chip Multiprocessors (CMP)"
              },
              {
                "level": 3,
                "topic": "Power and Thermal Constraints"
              },
              {
                "level": 3,
                "topic": "Multi-Core Interconnects"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "SIMD and Vector Processing",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "SIMD Architecture Principles"
              },
              {
                "level": 3,
                "topic": "Vector Registers and Operations"
              },
              {
                "level": 3,
                "topic": "SSE (Streaming SIMD Extensions)"
              },
              {
                "level": 3,
                "topic": "AVX (Advanced Vector Extensions)"
              },
              {
                "level": 3,
                "topic": "ARM NEON"
              },
              {
                "level": 3,
                "topic": "Vector Width and Arithmetic Intensity"
              },
              {
                "level": 3,
                "topic": "Masked Operations and Control Flow"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Multi-Threading Architectures",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Hardware Multi-Threading Concepts"
              },
              {
                "level": 3,
                "topic": "Coarse-Grained Multi-Threading"
              },
              {
                "level": 3,
                "topic": "Fine-Grained Multi-Threading"
              },
              {
                "level": 3,
                "topic": "Simultaneous Multi-Threading (SMT)"
              },
              {
                "level": 3,
                "topic": "Hyper-Threading Technology"
              },
              {
                "level": 3,
                "topic": "Context Switching Overhead"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Shared Memory Systems",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Shared Memory Architecture Overview"
              },
              {
                "level": 3,
                "topic": "Uniform Memory Access (UMA)"
              },
              {
                "level": 3,
                "topic": "Non-Uniform Memory Access (NUMA)"
              },
              {
                "level": 3,
                "topic": "Bus-Based Systems"
              },
              {
                "level": 3,
                "topic": "Crossbar Switches"
              },
              {
                "level": 3,
                "topic": "Memory Banks and Interleaving"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Cache Coherence",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Cache Coherence Problem"
              },
              {
                "level": 3,
                "topic": "Snooping Protocols"
              },
              {
                "level": 3,
                "topic": "Directory-Based Protocols"
              },
              {
                "level": 3,
                "topic": "MSI Protocol"
              },
              {
                "level": 3,
                "topic": "MESI Protocol"
              },
              {
                "level": 3,
                "topic": "MOESI Protocol"
              },
              {
                "level": 3,
                "topic": "False Sharing"
              },
              {
                "level": 3,
                "topic": "Cache Line Bouncing"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Memory Consistency Models",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Sequential Consistency"
              },
              {
                "level": 3,
                "topic": "Relaxed Consistency Models"
              },
              {
                "level": 3,
                "topic": "Total Store Order (TSO)"
              },
              {
                "level": 3,
                "topic": "Partial Store Order (PSO)"
              },
              {
                "level": 3,
                "topic": "Release Consistency"
              },
              {
                "level": 3,
                "topic": "Memory Fences and Barriers"
              },
              {
                "level": 3,
                "topic": "Acquire-Release Semantics"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Distributed Memory Systems",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Distributed Memory Architecture Overview"
              },
              {
                "level": 3,
                "topic": "Message Passing Architecture"
              },
              {
                "level": 3,
                "topic": "Cluster Computing Systems"
              },
              {
                "level": 3,
                "topic": "Beowulf Clusters"
              },
              {
                "level": 3,
                "topic": "Massively Parallel Processors (MPP)"
              },
              {
                "level": 3,
                "topic": "Network of Workstations (NOW)"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Interconnection Networks",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Network Topology Fundamentals"
              },
              {
                "level": 3,
                "topic": "Bus Networks"
              },
              {
                "level": 3,
                "topic": "Mesh and Torus Networks"
              },
              {
                "level": 3,
                "topic": "Hypercube Networks"
              },
              {
                "level": 3,
                "topic": "Tree Networks"
              },
              {
                "level": 3,
                "topic": "Fat-Tree Networks"
              },
              {
                "level": 3,
                "topic": "Crossbar Networks"
              },
              {
                "level": 3,
                "topic": "Routing Algorithms"
              },
              {
                "level": 3,
                "topic": "Network Bandwidth and Latency"
              },
              {
                "level": 3,
                "topic": "Bisection Bandwidth"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Hybrid Architectures",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Distributed Shared Memory (DSM)"
              },
              {
                "level": 3,
                "topic": "Partitioned Global Address Space (PGAS)"
              },
              {
                "level": 3,
                "topic": "Hybrid Distributed-Shared Memory"
              },
              {
                "level": 3,
                "topic": "ccNUMA (Cache-Coherent NUMA)"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "GPU Architecture",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "GPU vs CPU Architecture"
              },
              {
                "level": 3,
                "topic": "Streaming Multiprocessors (SM)"
              },
              {
                "level": 3,
                "topic": "CUDA Cores and Warps"
              },
              {
                "level": 3,
                "topic": "GPU Memory Hierarchy"
              },
              {
                "level": 3,
                "topic": "Global, Shared, and Local Memory"
              },
              {
                "level": 3,
                "topic": "Texture and Constant Memory"
              },
              {
                "level": 3,
                "topic": "Warp Divergence"
              },
              {
                "level": 3,
                "topic": "Occupancy and Resource Utilization"
              },
              {
                "level": 3,
                "topic": "Tensor Cores"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Hardware Accelerators",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Domain-Specific Accelerators"
              },
              {
                "level": 3,
                "topic": "TPU (Tensor Processing Unit)"
              },
              {
                "level": 3,
                "topic": "FPGA for Parallel Computing"
              },
              {
                "level": 3,
                "topic": "ASIC Design for Parallel Workloads"
              },
              {
                "level": 3,
                "topic": "DNN Accelerator Architecture"
              },
              {
                "level": 3,
                "topic": "Energy-Efficient Computing"
              },
              {
                "level": 3,
                "topic": "Systolic Arrays"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Parallel Programming Models",
        "sub_domains": [
          {
            "level": 2,
            "sub_domain": "Programming Model Fundamentals",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Programming Model Abstraction Levels"
              },
              {
                "level": 3,
                "topic": "Abstraction vs Implementation"
              },
              {
                "level": 3,
                "topic": "Portability vs Performance"
              },
              {
                "level": 3,
                "topic": "Implicit vs Explicit Parallelism"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Shared Memory Programming",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Shared Address Space Model"
              },
              {
                "level": 3,
                "topic": "Thread Creation and Management"
              },
              {
                "level": 3,
                "topic": "Thread Lifecycle"
              },
              {
                "level": 3,
                "topic": "Thread Pools"
              },
              {
                "level": 3,
                "topic": "Work Sharing vs Task Parallelism"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "POSIX Threads (Pthreads)",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Pthread API Overview"
              },
              {
                "level": 3,
                "topic": "Thread Creation (pthread_create)"
              },
              {
                "level": 3,
                "topic": "Thread Joining (pthread_join)"
              },
              {
                "level": 3,
                "topic": "Thread Attributes"
              },
              {
                "level": 3,
                "topic": "Mutex Locks"
              },
              {
                "level": 3,
                "topic": "Condition Variables"
              },
              {
                "level": 3,
                "topic": "Thread-Local Storage"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "OpenMP",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "OpenMP Programming Model"
              },
              {
                "level": 3,
                "topic": "Compiler Directives (#pragma omp)"
              },
              {
                "level": 3,
                "topic": "Parallel Regions"
              },
              {
                "level": 3,
                "topic": "Work-Sharing Constructs (for, sections, single)"
              },
              {
                "level": 3,
                "topic": "Data Scoping (private, shared, firstprivate)"
              },
              {
                "level": 3,
                "topic": "Reduction Operations"
              },
              {
                "level": 3,
                "topic": "Synchronization (barrier, critical, atomic)"
              },
              {
                "level": 3,
                "topic": "Task Parallelism in OpenMP"
              },
              {
                "level": 3,
                "topic": "OpenMP Runtime Library"
              },
              {
                "level": 3,
                "topic": "SIMD Directives"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Task-Based Parallel Programming",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Task Parallelism Concepts"
              },
              {
                "level": 3,
                "topic": "Cilk and Cilk Plus"
              },
              {
                "level": 3,
                "topic": "Spawn and Sync Primitives"
              },
              {
                "level": 3,
                "topic": "Work Stealing Schedulers"
              },
              {
                "level": 3,
                "topic": "Task Graphs and Dependencies"
              },
              {
                "level": 3,
                "topic": "Continuation Stealing"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Message Passing Interface (MPI)",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "MPI Programming Model"
              },
              {
                "level": 3,
                "topic": "MPI Initialization and Finalization"
              },
              {
                "level": 3,
                "topic": "Communicators and Ranks"
              },
              {
                "level": 3,
                "topic": "Point-to-Point Communication"
              },
              {
                "level": 3,
                "topic": "Blocking Send and Receive"
              },
              {
                "level": 3,
                "topic": "Non-Blocking Communication"
              },
              {
                "level": 3,
                "topic": "Collective Communication Operations"
              },
              {
                "level": 3,
                "topic": "Broadcast, Scatter, Gather"
              },
              {
                "level": 3,
                "topic": "Reduce and Allreduce"
              },
              {
                "level": 3,
                "topic": "MPI Datatypes"
              },
              {
                "level": 3,
                "topic": "Derived Datatypes"
              },
              {
                "level": 3,
                "topic": "One-Sided Communication (RMA)"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Partitioned Global Address Space (PGAS)",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "PGAS Model Overview"
              },
              {
                "level": 3,
                "topic": "UPC (Unified Parallel C)"
              },
              {
                "level": 3,
                "topic": "Coarray Fortran"
              },
              {
                "level": 3,
                "topic": "Chapel Language"
              },
              {
                "level": 3,
                "topic": "X10 Language"
              },
              {
                "level": 3,
                "topic": "Global vs Local Pointers"
              },
              {
                "level": 3,
                "topic": "Affinity and Data Locality"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Data-Parallel Programming",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Data Parallelism Concepts"
              },
              {
                "level": 3,
                "topic": "Array Operations and Broadcasting"
              },
              {
                "level": 3,
                "topic": "Map, Reduce, and Scan Patterns"
              },
              {
                "level": 3,
                "topic": "Prefix Sum Algorithms"
              },
              {
                "level": 3,
                "topic": "Data-Parallel Languages"
              },
              {
                "level": 3,
                "topic": "ISPC (Intel SPMD Program Compiler)"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "GPU Programming with CUDA",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "CUDA Programming Model"
              },
              {
                "level": 3,
                "topic": "Kernels and Thread Hierarchy"
              },
              {
                "level": 3,
                "topic": "Grids, Blocks, and Threads"
              },
              {
                "level": 3,
                "topic": "Thread Indexing (threadIdx, blockIdx)"
              },
              {
                "level": 3,
                "topic": "Memory Management (cudaMalloc, cudaMemcpy)"
              },
              {
                "level": 3,
                "topic": "Shared Memory Usage"
              },
              {
                "level": 3,
                "topic": "Synchronization (__syncthreads)"
              },
              {
                "level": 3,
                "topic": "Warp-Level Primitives"
              },
              {
                "level": 3,
                "topic": "Streams and Asynchronous Execution"
              },
              {
                "level": 3,
                "topic": "CUDA Libraries (cuBLAS, cuDNN)"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "OpenCL and Heterogeneous Computing",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "OpenCL Programming Model"
              },
              {
                "level": 3,
                "topic": "Platform and Device Model"
              },
              {
                "level": 3,
                "topic": "Kernel Language"
              },
              {
                "level": 3,
                "topic": "Work-Items and Work-Groups"
              },
              {
                "level": 3,
                "topic": "OpenCL Memory Model"
              },
              {
                "level": 3,
                "topic": "Command Queues"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "High-Level Parallel Languages",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Julia for Parallel Computing"
              },
              {
                "level": 3,
                "topic": "Python Parallel Libraries (Dask, Ray)"
              },
              {
                "level": 3,
                "topic": "MATLAB Parallel Computing Toolbox"
              },
              {
                "level": 3,
                "topic": "Fortran Coarrays"
              },
              {
                "level": 3,
                "topic": "TBB (Threading Building Blocks)"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Hybrid Programming Models",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "MPI + OpenMP"
              },
              {
                "level": 3,
                "topic": "MPI + CUDA"
              },
              {
                "level": 3,
                "topic": "Multi-Level Parallelism"
              },
              {
                "level": 3,
                "topic": "Node-Level vs Cluster-Level Parallelism"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Parallel Algorithm Design",
        "sub_domains": [
          {
            "level": 2,
            "sub_domain": "Design Methodology",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Automatic vs Manual Parallelization"
              },
              {
                "level": 3,
                "topic": "Identifying Parallelism Opportunities"
              },
              {
                "level": 3,
                "topic": "Hotspot Analysis and Profiling"
              },
              {
                "level": 3,
                "topic": "Bottleneck Identification"
              },
              {
                "level": 3,
                "topic": "Inhibitors to Parallelism"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Decomposition Techniques",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Task Decomposition"
              },
              {
                "level": 3,
                "topic": "Data Decomposition"
              },
              {
                "level": 3,
                "topic": "Domain Decomposition"
              },
              {
                "level": 3,
                "topic": "Functional Decomposition"
              },
              {
                "level": 3,
                "topic": "Recursive Decomposition"
              },
              {
                "level": 3,
                "topic": "Exploratory Decomposition"
              },
              {
                "level": 3,
                "topic": "Speculative Decomposition"
              },
              {
                "level": 3,
                "topic": "Pipeline Decomposition"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Task Mapping and Scheduling",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Static vs Dynamic Mapping"
              },
              {
                "level": 3,
                "topic": "Load Balancing Strategies"
              },
              {
                "level": 3,
                "topic": "Work Distribution Schemes"
              },
              {
                "level": 3,
                "topic": "Task Assignment Algorithms"
              },
              {
                "level": 3,
                "topic": "Scheduling Heuristics"
              },
              {
                "level": 3,
                "topic": "Critical Path Analysis"
              },
              {
                "level": 3,
                "topic": "List Scheduling"
              },
              {
                "level": 3,
                "topic": "Work Stealing"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Communication Patterns",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Point-to-Point Communication"
              },
              {
                "level": 3,
                "topic": "Collective Communication"
              },
              {
                "level": 3,
                "topic": "One-to-All and All-to-One"
              },
              {
                "level": 3,
                "topic": "All-to-All Communication"
              },
              {
                "level": 3,
                "topic": "Shift and Circular Communication"
              },
              {
                "level": 3,
                "topic": "Broadcast Trees"
              },
              {
                "level": 3,
                "topic": "Reduction Trees"
              },
              {
                "level": 3,
                "topic": "Personalized Communication"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Communication Optimization",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Minimizing Communication Overhead"
              },
              {
                "level": 3,
                "topic": "Message Aggregation"
              },
              {
                "level": 3,
                "topic": "Overlapping Communication and Computation"
              },
              {
                "level": 3,
                "topic": "Asynchronous Communication"
              },
              {
                "level": 3,
                "topic": "Pipelining Techniques"
              },
              {
                "level": 3,
                "topic": "Latency Hiding"
              },
              {
                "level": 3,
                "topic": "Communication-Computation Ratio"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Data Dependencies",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Flow Dependencies (RAW)"
              },
              {
                "level": 3,
                "topic": "Anti-Dependencies (WAR)"
              },
              {
                "level": 3,
                "topic": "Output Dependencies (WAW)"
              },
              {
                "level": 3,
                "topic": "Dependency Graphs"
              },
              {
                "level": 3,
                "topic": "Loop-Carried Dependencies"
              },
              {
                "level": 3,
                "topic": "Breaking Dependencies"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Parallel Design Patterns",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Master-Worker Pattern"
              },
              {
                "level": 3,
                "topic": "Fork-Join Pattern"
              },
              {
                "level": 3,
                "topic": "Divide-and-Conquer Pattern"
              },
              {
                "level": 3,
                "topic": "Pipeline Pattern"
              },
              {
                "level": 3,
                "topic": "Wavefront Pattern"
              },
              {
                "level": 3,
                "topic": "Stencil Pattern"
              },
              {
                "level": 3,
                "topic": "Map-Reduce Pattern"
              },
              {
                "level": 3,
                "topic": "Producer-Consumer Pattern"
              },
              {
                "level": 3,
                "topic": "SPMD Pattern"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Locality and Data Layout",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Spatial Locality"
              },
              {
                "level": 3,
                "topic": "Temporal Locality"
              },
              {
                "level": 3,
                "topic": "Cache-Aware Algorithms"
              },
              {
                "level": 3,
                "topic": "Cache-Oblivious Algorithms"
              },
              {
                "level": 3,
                "topic": "Data Layout Transformations"
              },
              {
                "level": 3,
                "topic": "Array-of-Structures vs Structure-of-Arrays"
              },
              {
                "level": 3,
                "topic": "Tiling and Blocking"
              },
              {
                "level": 3,
                "topic": "Loop Interchange"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Synchronization and Coordination",
        "sub_domains": [
          {
            "level": 2,
            "sub_domain": "Synchronization Fundamentals",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Need for Synchronization"
              },
              {
                "level": 3,
                "topic": "Race Conditions"
              },
              {
                "level": 3,
                "topic": "Critical Sections"
              },
              {
                "level": 3,
                "topic": "Mutual Exclusion"
              },
              {
                "level": 3,
                "topic": "Atomicity"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Locks and Mutual Exclusion",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Mutex Locks"
              },
              {
                "level": 3,
                "topic": "Spinlocks"
              },
              {
                "level": 3,
                "topic": "Reader-Writer Locks"
              },
              {
                "level": 3,
                "topic": "Recursive Locks"
              },
              {
                "level": 3,
                "topic": "Lock Granularity"
              },
              {
                "level": 3,
                "topic": "Lock Contention"
              },
              {
                "level": 3,
                "topic": "Deadlock"
              },
              {
                "level": 3,
                "topic": "Livelock"
              },
              {
                "level": 3,
                "topic": "Priority Inversion"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Atomic Operations",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Compare-and-Swap (CAS)"
              },
              {
                "level": 3,
                "topic": "Test-and-Set"
              },
              {
                "level": 3,
                "topic": "Fetch-and-Add"
              },
              {
                "level": 3,
                "topic": "Load-Link/Store-Conditional"
              },
              {
                "level": 3,
                "topic": "Memory Barriers"
              },
              {
                "level": 3,
                "topic": "Atomic Read-Modify-Write"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Barriers and Synchronization Primitives",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Barrier Synchronization"
              },
              {
                "level": 3,
                "topic": "Centralized Barriers"
              },
              {
                "level": 3,
                "topic": "Tree-Based Barriers"
              },
              {
                "level": 3,
                "topic": "Butterfly Barriers"
              },
              {
                "level": 3,
                "topic": "Semaphores"
              },
              {
                "level": 3,
                "topic": "Condition Variables"
              },
              {
                "level": 3,
                "topic": "Events and Signaling"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Fine-Grained Synchronization",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Fine-Grained vs Coarse-Grained Locking"
              },
              {
                "level": 3,
                "topic": "Hand-Over-Hand Locking"
              },
              {
                "level": 3,
                "topic": "Optimistic Concurrency Control"
              },
              {
                "level": 3,
                "topic": "Lock-Free Data Structures"
              },
              {
                "level": 3,
                "topic": "Wait-Free Algorithms"
              },
              {
                "level": 3,
                "topic": "ABA Problem"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Transactional Memory",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Transactional Memory Concepts"
              },
              {
                "level": 3,
                "topic": "Software Transactional Memory (STM)"
              },
              {
                "level": 3,
                "topic": "Hardware Transactional Memory (HTM)"
              },
              {
                "level": 3,
                "topic": "Conflict Detection"
              },
              {
                "level": 3,
                "topic": "Optimistic vs Pessimistic Transactions"
              },
              {
                "level": 3,
                "topic": "Transaction Commit and Abort"
              },
              {
                "level": 3,
                "topic": "Nested Transactions"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Parallel Algorithms",
        "sub_domains": [
          {
            "level": 2,
            "sub_domain": "Sorting Algorithms",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Parallel Merge Sort"
              },
              {
                "level": 3,
                "topic": "Parallel Quick Sort"
              },
              {
                "level": 3,
                "topic": "Bitonic Sort"
              },
              {
                "level": 3,
                "topic": "Sample Sort"
              },
              {
                "level": 3,
                "topic": "Radix Sort"
              },
              {
                "level": 3,
                "topic": "Parallel Sorting Networks"
              },
              {
                "level": 3,
                "topic": "Load Balancing in Sorting"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Search Algorithms",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Parallel Binary Search"
              },
              {
                "level": 3,
                "topic": "Parallel Tree Search"
              },
              {
                "level": 3,
                "topic": "Parallel Depth-First Search (DFS)"
              },
              {
                "level": 3,
                "topic": "Parallel Breadth-First Search (BFS)"
              },
              {
                "level": 3,
                "topic": "Work Stealing for Search"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Graph Algorithms",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Graph Representation in Parallel"
              },
              {
                "level": 3,
                "topic": "Parallel BFS for Graphs"
              },
              {
                "level": 3,
                "topic": "Parallel DFS for Graphs"
              },
              {
                "level": 3,
                "topic": "Parallel Shortest Path (Dijkstra)"
              },
              {
                "level": 3,
                "topic": "All-Pairs Shortest Path"
              },
              {
                "level": 3,
                "topic": "Parallel Minimum Spanning Tree"
              },
              {
                "level": 3,
                "topic": "Connected Components"
              },
              {
                "level": 3,
                "topic": "PageRank Algorithm"
              },
              {
                "level": 3,
                "topic": "Graph Partitioning"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Dense Matrix Algorithms",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Matrix-Matrix Multiplication"
              },
              {
                "level": 3,
                "topic": "Cannon's Algorithm"
              },
              {
                "level": 3,
                "topic": "Fox's Algorithm"
              },
              {
                "level": 3,
                "topic": "SUMMA Algorithm"
              },
              {
                "level": 3,
                "topic": "Matrix-Vector Multiplication"
              },
              {
                "level": 3,
                "topic": "LU Decomposition"
              },
              {
                "level": 3,
                "topic": "QR Decomposition"
              },
              {
                "level": 3,
                "topic": "Cholesky Factorization"
              },
              {
                "level": 3,
                "topic": "Eigenvalue Problems"
              },
              {
                "level": 3,
                "topic": "BLAS and LAPACK Libraries"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Sparse Matrix Algorithms",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Sparse Matrix Representations"
              },
              {
                "level": 3,
                "topic": "Compressed Sparse Row (CSR)"
              },
              {
                "level": 3,
                "topic": "Compressed Sparse Column (CSC)"
              },
              {
                "level": 3,
                "topic": "Sparse Matrix-Vector Multiplication"
              },
              {
                "level": 3,
                "topic": "Iterative Solvers (Jacobi, Gauss-Seidel)"
              },
              {
                "level": 3,
                "topic": "Conjugate Gradient Method"
              },
              {
                "level": 3,
                "topic": "Multigrid Methods"
              },
              {
                "level": 3,
                "topic": "Preconditioning Techniques"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Fast Transforms",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Fast Fourier Transform (FFT)"
              },
              {
                "level": 3,
                "topic": "Parallel FFT Algorithms"
              },
              {
                "level": 3,
                "topic": "Discrete Cosine Transform (DCT)"
              },
              {
                "level": 3,
                "topic": "Wavelet Transforms"
              },
              {
                "level": 3,
                "topic": "Communication Patterns in Transforms"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "N-Body Simulations",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Direct N-Body Algorithms"
              },
              {
                "level": 3,
                "topic": "Barnes-Hut Algorithm"
              },
              {
                "level": 3,
                "topic": "Fast Multipole Method (FMM)"
              },
              {
                "level": 3,
                "topic": "Particle-in-Cell Methods"
              },
              {
                "level": 3,
                "topic": "Load Balancing in N-Body"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Stencil Computations",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Stencil Patterns"
              },
              {
                "level": 3,
                "topic": "1D, 2D, and 3D Stencils"
              },
              {
                "level": 3,
                "topic": "Jacobi Iteration"
              },
              {
                "level": 3,
                "topic": "Heat Equation"
              },
              {
                "level": 3,
                "topic": "Wave Equation"
              },
              {
                "level": 3,
                "topic": "Ghost Cells and Halo Exchange"
              },
              {
                "level": 3,
                "topic": "Temporal Blocking"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Dynamic Programming",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Parallelizing Dynamic Programming"
              },
              {
                "level": 3,
                "topic": "Longest Common Subsequence"
              },
              {
                "level": 3,
                "topic": "Matrix Chain Multiplication"
              },
              {
                "level": 3,
                "topic": "Smith-Waterman Algorithm"
              },
              {
                "level": 3,
                "topic": "Wavefront Parallelism"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Reduction and Scan Operations",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Parallel Reduction"
              },
              {
                "level": 3,
                "topic": "Tree-Based Reduction"
              },
              {
                "level": 3,
                "topic": "Prefix Sum (Scan)"
              },
              {
                "level": 3,
                "topic": "Blelloch Scan Algorithm"
              },
              {
                "level": 3,
                "topic": "Segmented Scan"
              },
              {
                "level": 3,
                "topic": "Applications of Scan"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Performance Analysis and Optimization",
        "sub_domains": [
          {
            "level": 2,
            "sub_domain": "Performance Metrics",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Execution Time"
              },
              {
                "level": 3,
                "topic": "Speedup"
              },
              {
                "level": 3,
                "topic": "Efficiency"
              },
              {
                "level": 3,
                "topic": "Scalability"
              },
              {
                "level": 3,
                "topic": "Throughput"
              },
              {
                "level": 3,
                "topic": "FLOPS (Floating Point Operations Per Second)"
              },
              {
                "level": 3,
                "topic": "Computational Intensity"
              },
              {
                "level": 3,
                "topic": "Arithmetic Intensity"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Performance Models",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Work-Span Model"
              },
              {
                "level": 3,
                "topic": "BSP (Bulk Synchronous Parallel) Model"
              },
              {
                "level": 3,
                "topic": "LogP Model"
              },
              {
                "level": 3,
                "topic": "Roofline Model"
              },
              {
                "level": 3,
                "topic": "Analytical Performance Modeling"
              },
              {
                "level": 3,
                "topic": "Communication Cost Models"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Profiling and Measurement",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Profiling Tools Overview"
              },
              {
                "level": 3,
                "topic": "gprof and perf"
              },
              {
                "level": 3,
                "topic": "VTune"
              },
              {
                "level": 3,
                "topic": "TAU (Tuning and Analysis Utilities)"
              },
              {
                "level": 3,
                "topic": "HPCToolkit"
              },
              {
                "level": 3,
                "topic": "Scalasca"
              },
              {
                "level": 3,
                "topic": "PAPI (Performance API)"
              },
              {
                "level": 3,
                "topic": "Hardware Performance Counters"
              },
              {
                "level": 3,
                "topic": "Trace Collection and Analysis"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Bottleneck Analysis",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Identifying Performance Bottlenecks"
              },
              {
                "level": 3,
                "topic": "CPU-Bound vs Memory-Bound"
              },
              {
                "level": 3,
                "topic": "Communication Bottlenecks"
              },
              {
                "level": 3,
                "topic": "Load Imbalance Detection"
              },
              {
                "level": 3,
                "topic": "Synchronization Overhead"
              },
              {
                "level": 3,
                "topic": "Critical Path Analysis"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Memory Optimization",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Cache Optimization Techniques"
              },
              {
                "level": 3,
                "topic": "Prefetching"
              },
              {
                "level": 3,
                "topic": "Memory Alignment"
              },
              {
                "level": 3,
                "topic": "Avoiding False Sharing"
              },
              {
                "level": 3,
                "topic": "NUMA-Aware Programming"
              },
              {
                "level": 3,
                "topic": "Memory Bandwidth Optimization"
              },
              {
                "level": 3,
                "topic": "Working Set Analysis"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Load Balancing Techniques",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Static Load Balancing"
              },
              {
                "level": 3,
                "topic": "Dynamic Load Balancing"
              },
              {
                "level": 3,
                "topic": "Work Stealing Algorithms"
              },
              {
                "level": 3,
                "topic": "Task Pool Management"
              },
              {
                "level": 3,
                "topic": "Load Imbalance Metrics"
              },
              {
                "level": 3,
                "topic": "Adaptive Load Balancing"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Communication Optimization",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Reducing Communication Volume"
              },
              {
                "level": 3,
                "topic": "Communication Avoidance"
              },
              {
                "level": 3,
                "topic": "Message Coalescing"
              },
              {
                "level": 3,
                "topic": "Overlapping Communication and Computation"
              },
              {
                "level": 3,
                "topic": "Asynchronous Progress"
              },
              {
                "level": 3,
                "topic": "Collective Optimization"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "GPU Performance Optimization",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Occupancy Optimization"
              },
              {
                "level": 3,
                "topic": "Memory Coalescing"
              },
              {
                "level": 3,
                "topic": "Shared Memory Optimization"
              },
              {
                "level": 3,
                "topic": "Bank Conflict Avoidance"
              },
              {
                "level": 3,
                "topic": "Warp Divergence Minimization"
              },
              {
                "level": 3,
                "topic": "Kernel Fusion"
              },
              {
                "level": 3,
                "topic": "Stream Concurrency"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Debugging Parallel Programs",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Parallel Debugging Challenges"
              },
              {
                "level": 3,
                "topic": "TotalView Debugger"
              },
              {
                "level": 3,
                "topic": "DDT (Distributed Debugging Tool)"
              },
              {
                "level": 3,
                "topic": "GDB for Parallel Programs"
              },
              {
                "level": 3,
                "topic": "Detecting Race Conditions"
              },
              {
                "level": 3,
                "topic": "Deadlock Detection"
              },
              {
                "level": 3,
                "topic": "Memory Checkers (Valgrind, Intel Inspector)"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Advanced Topics in Parallel Computing",
        "sub_domains": [
          {
            "level": 2,
            "sub_domain": "Deep Learning and AI Workloads",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Training Neural Networks in Parallel"
              },
              {
                "level": 3,
                "topic": "Data Parallelism in Deep Learning"
              },
              {
                "level": 3,
                "topic": "Model Parallelism"
              },
              {
                "level": 3,
                "topic": "Pipeline Parallelism"
              },
              {
                "level": 3,
                "topic": "Distributed Training (Horovod, PyTorch DDP)"
              },
              {
                "level": 3,
                "topic": "Batch Processing and Mini-Batches"
              },
              {
                "level": 3,
                "topic": "Gradient Aggregation"
              },
              {
                "level": 3,
                "topic": "Mixed Precision Training"
              },
              {
                "level": 3,
                "topic": "Transformer and ConvNet Optimization"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "MapReduce and Big Data",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "MapReduce Programming Model"
              },
              {
                "level": 3,
                "topic": "Hadoop Framework"
              },
              {
                "level": 3,
                "topic": "Apache Spark"
              },
              {
                "level": 3,
                "topic": "Resilient Distributed Datasets (RDDs)"
              },
              {
                "level": 3,
                "topic": "Dataflow Systems"
              },
              {
                "level": 3,
                "topic": "Stream Processing"
              },
              {
                "level": 3,
                "topic": "Fault Tolerance in MapReduce"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Cloud and Datacenter Computing",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Warehouse-Scale Computing"
              },
              {
                "level": 3,
                "topic": "Cloud Computing Models (IaaS, PaaS, SaaS)"
              },
              {
                "level": 3,
                "topic": "Virtualization for Parallel Computing"
              },
              {
                "level": 3,
                "topic": "Container Orchestration (Kubernetes)"
              },
              {
                "level": 3,
                "topic": "Serverless Computing"
              },
              {
                "level": 3,
                "topic": "Resource Management in Datacenters"
              },
              {
                "level": 3,
                "topic": "Energy Efficiency in Datacenters"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Fault Tolerance and Resilience",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Checkpointing and Restart"
              },
              {
                "level": 3,
                "topic": "Rollback Recovery"
              },
              {
                "level": 3,
                "topic": "Replication Techniques"
              },
              {
                "level": 3,
                "topic": "Algorithm-Based Fault Tolerance"
              },
              {
                "level": 3,
                "topic": "Silent Data Corruption"
              },
              {
                "level": 3,
                "topic": "Resilient Algorithms"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Parallel I/O",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Parallel File Systems"
              },
              {
                "level": 3,
                "topic": "GPFS (General Parallel File System)"
              },
              {
                "level": 3,
                "topic": "Lustre File System"
              },
              {
                "level": 3,
                "topic": "HDFS (Hadoop Distributed File System)"
              },
              {
                "level": 3,
                "topic": "MPI-IO"
              },
              {
                "level": 3,
                "topic": "Collective I/O"
              },
              {
                "level": 3,
                "topic": "HDF5 and NetCDF"
              },
              {
                "level": 3,
                "topic": "I/O Optimization Strategies"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Quantum and Emerging Architectures",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Quantum Computing Basics"
              },
              {
                "level": 3,
                "topic": "Neuromorphic Computing"
              },
              {
                "level": 3,
                "topic": "Optical Computing"
              },
              {
                "level": 3,
                "topic": "DNA Computing"
              },
              {
                "level": 3,
                "topic": "Future Parallel Architectures"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Domain-Specific Languages and Systems",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "DSL for Parallel Computing"
              },
              {
                "level": 3,
                "topic": "Halide for Image Processing"
              },
              {
                "level": 3,
                "topic": "TensorFlow and PyTorch"
              },
              {
                "level": 3,
                "topic": "Compiler Optimizations for Parallelism"
              },
              {
                "level": 3,
                "topic": "Polyhedral Compilation"
              },
              {
                "level": 3,
                "topic": "AI-Driven Performance Optimization"
              }
            ]
          },
          {
            "level": 2,
            "sub_domain": "Parallel Computational Science Applications",
            "atomic_topics": [
              {
                "level": 3,
                "topic": "Climate Modeling"
              },
              {
                "level": 3,
                "topic": "Computational Fluid Dynamics (CFD)"
              },
              {
                "level": 3,
                "topic": "Molecular Dynamics Simulations"
              },
              {
                "level": 3,
                "topic": "Computational Biology and Genomics"
              },
              {
                "level": 3,
                "topic": "Astrophysics Simulations"
              },
              {
                "level": 3,
                "topic": "Materials Science"
              },
              {
                "level": 3,
                "topic": "Quantum Chemistry"
              }
            ]
          }
        ]
      }
    ]
  },
  "metadata": {
    "duration_seconds": 2010.891642,
    "timestamp": "2025-12-29T14:53:23.328172"
  }
}