
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: A[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[2] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     1    0.002902    0.020167    0.010719    2.010719 ^ A[1] (in)
                                                         A[1] (net)
                      0.020168    0.000000    2.010719 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.002372    0.039420    0.068410    2.079129 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.039420    0.000096    2.079225 ^ _0_/B (sky130_fd_sc_hd__and2_1)
     1    0.002407    0.042822    0.109921    2.189146 ^ _0_/X (sky130_fd_sc_hd__and2_1)
                                                         pp0 (net)
                      0.042822    0.000110    2.189256 ^ _4_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006441    0.084525    0.108806    2.298062 ^ _4_/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net4 (net)
                      0.084525    0.000334    2.298396 ^ output4/A (sky130_fd_sc_hd__buf_2)
     1    0.033966    0.169133    0.210988    2.509383 ^ output4/X (sky130_fd_sc_hd__buf_2)
                                                         P[2] (net)
                      0.169204    0.001592    2.510976 ^ P[2] (out)
                                              2.510976   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.510976   data arrival time
---------------------------------------------------------------------------------------------
                                              5.239025   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 B[0]
 SarsaNada_e8_5/HI
 SarsaNada_e8_6/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 unconstrained endpoints.
  P[0]
  P[3]
