# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Lab__7_segment_display_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/clk_enabler.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:42:19 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/clk_enabler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_enabler
# -- Compiling architecture behv of clk_enabler
# End time: 10:42:19 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/reset_delay.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:42:19 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/reset_delay.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reset_Delay
# -- Compiling architecture Arch of Reset_Delay
# End time: 10:42:20 on Nov 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/univ_bin_counter.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:42:20 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/univ_bin_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity univ_bin_counter
# -- Compiling architecture arch of univ_bin_counter
# End time: 10:42:20 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_user_logic.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:42:20 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_user_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TTL_Serial_user_logic
# -- Compiling architecture user_logic of TTL_Serial_user_logic
# End time: 10:42:20 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_serial.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:42:20 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_serial.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TTL_serial
# -- Compiling architecture state_machine of TTL_serial
# End time: 10:42:20 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/out_LTU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:42:20 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/out_LTU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity out_LUT
# -- Compiling architecture LUT of out_LUT
# End time: 10:42:20 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/btn_debounce_toggle.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:42:20 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/btn_debounce_toggle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity btn_debounce_toggle
# -- Compiling architecture Behavioral of btn_debounce_toggle
# End time: 10:42:20 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
dataset reload -f
# Dataset not found: 
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:44:13 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(25): near "Lab__7_segment_displ": Identifier may not contain adjacent underlines.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(25): VHDL Compiler exiting
# End time: 10:44:13 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:15 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(23): near "Lab__7_segment_displ": Identifier may not contain adjacent underlines.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(23): VHDL Compiler exiting
# End time: 10:45:15 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:46:35 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(25): near "Lab__7_segment_displ": Identifier may not contain adjacent underlines.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(25): VHDL Compiler exiting
# End time: 10:46:35 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:48:30 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(173): (vcom-1035) Formal port "load" has OPEN or no actual associated with it.
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(173): (vcom-1035) Formal port "d" has OPEN or no actual associated with it.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(183): VHDL Compiler exiting
# End time: 10:48:30 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:23 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(113): near "'": syntax error
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(114): near "'": syntax error
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(174): (vcom-1035) Formal port "load" has OPEN or no actual associated with it.
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(174): (vcom-1035) Formal port "d" has OPEN or no actual associated with it.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(184): VHDL Compiler exiting
# End time: 10:50:23 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:50 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(174): (vcom-1035) Formal port "load" has OPEN or no actual associated with it.
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(174): (vcom-1035) Formal port "d" has OPEN or no actual associated with it.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(184): VHDL Compiler exiting
# End time: 10:50:50 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:52:25 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(25): near "Lab__7_segment_displ": Identifier may not contain adjacent underlines.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(25): VHDL Compiler exiting
# End time: 10:52:26 on Nov 11,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:52:42 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(23): near "Lab__7_segment_displ": Identifier may not contain adjacent underlines.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(23): VHDL Compiler exiting
# End time: 10:52:42 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:52:58 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(172): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error (suppressible): D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(173): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(184): VHDL Compiler exiting
# End time: 10:52:58 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:58:36 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(173): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error (suppressible): D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(185): VHDL Compiler exiting
# End time: 10:58:36 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:59:23 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# ** Error (suppressible): D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(185): VHDL Compiler exiting
# End time: 10:59:23 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.lab_7_segment_display
# vsim -voptargs="+acc" work.lab_7_segment_display 
# Start time: 10:59:31 on Nov 11,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit lab_7_segment_display.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 10:59:31 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:02:49 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# ** Error (suppressible): D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(186): VHDL Compiler exiting
# End time: 11:02:49 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:03:54 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(38): near ".": (vcom-1576) expecting END.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab__7_segment_display.vhd(42): VHDL Compiler exiting
# End time: 11:03:54 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:14:47 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity project_tb
# -- Compiling architecture tb of project_tb
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(14): near "COMPONENT": (vcom-1576) expecting IDENTIFIER.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(16): VHDL Compiler exiting
# End time: 11:14:47 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:15:24 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity project_tb
# -- Compiling architecture tb of project_tb
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(20): near "signal": (vcom-1576) expecting END.
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(21): (vcom-1294) Declaration with designator "BTN_1" already exists in this region.
# ** =====> Prior declaration of "BTN_1" is at D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(15).
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(22): (vcom-1294) Declaration with designator "BTN_2" already exists in this region.
# ** =====> Prior declaration of "BTN_2" is at D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(16).
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(23): (vcom-1294) Declaration with designator "CLK" already exists in this region.
# ** =====> Prior declaration of "CLK" is at D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(14).
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(24): (vcom-1294) Declaration with designator "TX" already exists in this region.
# ** =====> Prior declaration of "TX" is at D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(17).
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(29): near "(": (vcom-1576) expecting MAP.
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(34): Statement cannot be labeled.
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(34): near "=>": syntax error
# ** Error: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(39): Cannot drive signal 'BTN_0' of mode IN.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(44): VHDL Compiler exiting
# End time: 11:15:24 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:20:22 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity project_tb
# -- Compiling architecture tb of project_tb
# End time: 11:20:22 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.project_tb(tb)
# vsim work.project_tb(tb) 
# Start time: 11:20:31 on Nov 11,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(29): (vopt-1447) Instance "top_level" is bound to entity "work.lab_7_segment_display" that has no architectures.
# ** Warning: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd(29): (vopt-3473) Component instance "top_level : Lab_7_segment_display" is not bound.
#         Region: /project_tb
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.project_tb(tb)#1
# ** Error: (vsim-3173) Entity 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/simulation/modelsim/rtl_work.lab_7_segment_display' has no architecture.
# Load interrupted
# Error loading design
# End time: 11:20:32 on Nov 11,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:23:14 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/project_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity project_tb
# -- Compiling architecture tb of project_tb
# End time: 11:23:14 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:23:27 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# ** Error (suppressible): D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_7_segment_display.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Note: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_7_segment_display.vhd(186): VHDL Compiler exiting
# End time: 11:23:27 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.lab_7_segment_display
# vsim work.lab_7_segment_display 
# Start time: 11:23:56 on Nov 11,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit lab_7_segment_display.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 11:23:57 on Nov 11,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:24:49 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# End time: 11:24:49 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.lab_7_segment_display
# vsim -voptargs="+acc" work.lab_7_segment_display 
# Start time: 11:24:56 on Nov 11,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "TTL_Serial_user_logic(user_logic)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "TTL_serial(state_machine)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lab_7_segment_display(bdf_type)#1
# Loading ieee.numeric_std(body)
# Loading work.ttl_serial_user_logic(user_logic)#1
# Loading work.ttl_serial(state_machine)#1
# Loading work.btn_debounce_toggle(behavioral)#1
# Loading work.clk_enabler(behv)#1
# Loading work.out_lut(lut)#1
# Loading work.univ_bin_counter(arch)#1
# Loading work.reset_delay(arch)#1
add wave -position insertpoint  \
sim:/lab_7_segment_display/clk
add wave -position insertpoint  \
sim:/lab_7_segment_display/TX
add wave -position insertpoint  \
sim:/lab_7_segment_display/SYNTHESIZED_WIRE_0
force -freeze sim:/lab_7_segment_display/clk 1 0, 0 {0 ns} -r 1
run -all
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
noforce sim:/lab_7_segment_display/clk
force -freeze sim:/lab_7_segment_display/clk 1 0, 0 {0 ns} -r 1
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
vcom -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:46:14 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# End time: 11:46:14 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.lab_7_segment_display
# End time: 11:46:36 on Nov 11,2022, Elapsed time: 0:21:40
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.lab_7_segment_display 
# Start time: 11:46:36 on Nov 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lab_7_segment_display(bdf_type)#1
# Loading ieee.numeric_std(body)
# Loading work.ttl_serial_user_logic(user_logic)#1
# Loading work.ttl_serial(state_machine)#1
# Loading work.btn_debounce_toggle(behavioral)#1
# Loading work.clk_enabler(behv)#1
# Loading work.out_lut(lut)#1
# Loading work.univ_bin_counter(arch)#1
# Loading work.reset_delay(arch)#1
add wave -position insertpoint  \
sim:/lab_7_segment_display/clk
add wave -position insertpoint  \
sim:/lab_7_segment_display/TX
add wave -position insertpoint  \
sim:/lab_7_segment_display/clk_en_signal
vcom -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_7_segment_display.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:49:00 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_7_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Lab_7_segment_display
# -- Compiling architecture bdf_type of Lab_7_segment_display
# End time: 11:49:00 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.lab_7_segment_display
# End time: 11:49:10 on Nov 11,2022, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.lab_7_segment_display 
# Start time: 11:49:10 on Nov 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lab_7_segment_display(bdf_type)#1
# Loading ieee.numeric_std(body)
# Loading work.ttl_serial_user_logic(user_logic)#1
# Loading work.ttl_serial(state_machine)#1
# Loading work.btn_debounce_toggle(behavioral)#1
# Loading work.clk_enabler(behv)#1
# Loading work.out_lut(lut)#1
# Loading work.univ_bin_counter(arch)#1
# Loading work.reset_delay(arch)#1
add wave -position insertpoint  \
sim:/lab_7_segment_display/clk
add wave -position insertpoint  \
sim:/lab_7_segment_display/TX
add wave -position insertpoint  \
sim:/lab_7_segment_display/clk_en_signal
add wave -position insertpoint  \
sim:/lab_7_segment_display/SYNTHESIZED_WIRE_0
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
force -freeze sim:/lab_7_segment_display/clk 1 0, 0 {0 ns} -r 1
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst6
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /lab_7_segment_display/b2v_inst5
# End time: 13:24:10 on Nov 11,2022, Elapsed time: 1:35:00
# Errors: 0, Warnings: 15
