0.7
2020.2
Oct 13 2023
20:47:58
D:/Give_me_Attention/Give_me_Attention.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1748454449,verilog,,,,blk_mem_gen_0,,uvm,,,,,,
D:/Give_me_Attention/Give_me_Attention.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1748472047,verilog,,D:/Give_me_Attention/Give_me_Attention.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,uvm,,,,,,
D:/Give_me_Attention/Give_me_Attention.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
D:/Give_me_Attention/Give_me_Attention.srcs/sim_1/new/tb_phase2.sv,1748555607,systemVerilog,,,,tb_phase2,,uvm,,,,,,
D:/Give_me_Attention/Give_me_Attention.srcs/sources_1/new/exp_imp_v2.sv,1748554541,systemVerilog,,D:/Give_me_Attention/Give_me_Attention.srcs/sources_1/new/l_tile.sv,,exp_imp_v2,,uvm,,,,,,
D:/Give_me_Attention/Give_me_Attention.srcs/sources_1/new/l_tile.sv,1748472089,systemVerilog,,D:/Give_me_Attention/Give_me_Attention.srcs/sources_1/new/m_global.sv,,l_tile,,uvm,,,,,,
D:/Give_me_Attention/Give_me_Attention.srcs/sources_1/new/m_global.sv,1748455615,systemVerilog,,D:/Give_me_Attention/Give_me_Attention.srcs/sources_1/new/phase_2.sv,,m_global,,uvm,,,,,,
D:/Give_me_Attention/Give_me_Attention.srcs/sources_1/new/phase_2.sv,1748556445,systemVerilog,,D:/Give_me_Attention/Give_me_Attention.srcs/sim_1/new/tb_phase2.sv,,phase_2,,uvm,,,,,,
