Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun  8 20:13:49 2021
| Host         : LAPTOP-6M4VV673 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vend_control_sets_placed.rpt
| Design       : vend
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              20 |            2 |
| No           | Yes                   | No                     |              98 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------+----------------------+------------------+----------------+
|    Clock Signal    |  Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+----------------+----------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG |                |                      |                2 |              4 |
|  CLKEN/CLK         |                | CLKEN/clk_flag_reg_0 |                2 |             20 |
|  sys_clk_IBUF_BUFG | VEND/open_OBUF | VEND/cnt_reg[0]      |                8 |             64 |
|  sys_clk_IBUF_BUFG |                | CLKEN/clk_flag_reg_0 |               21 |             98 |
+--------------------+----------------+----------------------+------------------+----------------+


