
7SEG_COUNTER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002852  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  00002852  000028c6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .debug_aranges 000002a8  00000000  00000000  000028de  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_pubnames 00000415  00000000  00000000  00002b86  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   00002afc  00000000  00000000  00002f9b  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00001491  00000000  00000000  00005a97  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   000025bc  00000000  00000000  00006f28  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000370  00000000  00000000  000094e4  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    000006f5  00000000  00000000  00009854  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000007ce  00000000  00000000  00009f49  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macinfo 000087ea  00000000  00000000  0000a717  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000188  00000000  00000000  00012f01  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e5       	ldi	r30, 0x52	; 82
      68:	f8 e2       	ldi	r31, 0x28	; 40
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 9b 05 	call	0xb36	; 0xb36 <main>
      7a:	0c 94 27 14 	jmp	0x284e	; 0x284e <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 f0 13 	jmp	0x27e0	; 0x27e0 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 0c 14 	jmp	0x2818	; 0x2818 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 18 14 	jmp	0x2830	; 0x2830 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 18 14 	jmp	0x2830	; 0x2830 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 f0 13 	jmp	0x27e0	; 0x27e0 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__stack+0x2f>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__stack+0x45>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__stack+0x1d>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__stack+0x2f>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__stack+0x25>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__stack+0x2b>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__stack+0x45>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__stack+0x1b7>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__stack+0x41>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__stack+0x1b7>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__stack+0x57>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__stack+0x1b7>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__stack+0xc3>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__stack+0xb7>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__stack+0xdf>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__stack+0xf9>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__stack+0x7f>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__stack+0x13d>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__stack+0x131>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__stack+0x10f>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__stack+0x15b>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__stack+0x143>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__stack+0x19d>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__stack+0x19d>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__stack+0x19d>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__stack+0x1a7>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 0c 14 	jmp	0x2818	; 0x2818 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 18 14 	jmp	0x2830	; 0x2830 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 18 14 	jmp	0x2830	; 0x2830 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 18 14 	jmp	0x2830	; 0x2830 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 00 14 	jmp	0x2800	; 0x2800 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 1c 14 	jmp	0x2838	; 0x2838 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__pack_f+0x178>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__pack_f+0x172>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__pack_f+0x17c>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__pack_f+0x114>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__pack_f+0x76>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__pack_f+0xca>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__pack_f+0x86>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__pack_f+0x7e>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__pack_f+0x9c>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__pack_f+0x94>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__pack_f+0xbe>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__pack_f+0xee>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__pack_f+0xf6>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__pack_f+0xf6>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__pack_f+0x10e>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__pack_f+0x162>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__pack_f+0x172>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__pack_f+0x144>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__pack_f+0x154>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__pack_f+0x14c>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__pack_f+0x162>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__pack_f+0x164>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__pack_f+0x17c>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <main>:
#include "../2-HAL/01_LED/LED_interface.h"
#include "../2-HAL/03_SW/SW_interface.h"
#include "../2-HAL/04_SSD/SSD_interface.h"

int main()
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
     b3e:	e6 97       	sbiw	r28, 0x36	; 54
     b40:	0f b6       	in	r0, 0x3f	; 63
     b42:	f8 94       	cli
     b44:	de bf       	out	0x3e, r29	; 62
     b46:	0f be       	out	0x3f, r0	; 63
     b48:	cd bf       	out	0x3d, r28	; 61

	u8 UnitsCnt = 0; u8 TensCnt = 0;
     b4a:	1e 8e       	std	Y+30, r1	; 0x1e
     b4c:	1d 8e       	std	Y+29, r1	; 0x1d

	SW_Type Up   = {SW_PORTA, SW_PIN0, SW_EXT_PULL_DOWN};
     b4e:	ce 01       	movw	r24, r28
     b50:	4f 96       	adiw	r24, 0x1f	; 31
     b52:	9e a7       	std	Y+46, r25	; 0x2e
     b54:	8d a7       	std	Y+45, r24	; 0x2d
     b56:	e5 e7       	ldi	r30, 0x75	; 117
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	f8 ab       	std	Y+48, r31	; 0x30
     b5c:	ef a7       	std	Y+47, r30	; 0x2f
     b5e:	f3 e0       	ldi	r31, 0x03	; 3
     b60:	f9 ab       	std	Y+49, r31	; 0x31
     b62:	ef a5       	ldd	r30, Y+47	; 0x2f
     b64:	f8 a9       	ldd	r31, Y+48	; 0x30
     b66:	00 80       	ld	r0, Z
     b68:	8f a5       	ldd	r24, Y+47	; 0x2f
     b6a:	98 a9       	ldd	r25, Y+48	; 0x30
     b6c:	01 96       	adiw	r24, 0x01	; 1
     b6e:	98 ab       	std	Y+48, r25	; 0x30
     b70:	8f a7       	std	Y+47, r24	; 0x2f
     b72:	ed a5       	ldd	r30, Y+45	; 0x2d
     b74:	fe a5       	ldd	r31, Y+46	; 0x2e
     b76:	00 82       	st	Z, r0
     b78:	8d a5       	ldd	r24, Y+45	; 0x2d
     b7a:	9e a5       	ldd	r25, Y+46	; 0x2e
     b7c:	01 96       	adiw	r24, 0x01	; 1
     b7e:	9e a7       	std	Y+46, r25	; 0x2e
     b80:	8d a7       	std	Y+45, r24	; 0x2d
     b82:	99 a9       	ldd	r25, Y+49	; 0x31
     b84:	91 50       	subi	r25, 0x01	; 1
     b86:	99 ab       	std	Y+49, r25	; 0x31
     b88:	e9 a9       	ldd	r30, Y+49	; 0x31
     b8a:	ee 23       	and	r30, r30
     b8c:	51 f7       	brne	.-44     	; 0xb62 <main+0x2c>
	SW_Type Down = {SW_PORTA, SW_PIN3, SW_EXT_PULL_DOWN};
     b8e:	ce 01       	movw	r24, r28
     b90:	82 96       	adiw	r24, 0x22	; 34
     b92:	9b ab       	std	Y+51, r25	; 0x33
     b94:	8a ab       	std	Y+50, r24	; 0x32
     b96:	e2 e7       	ldi	r30, 0x72	; 114
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	fd ab       	std	Y+53, r31	; 0x35
     b9c:	ec ab       	std	Y+52, r30	; 0x34
     b9e:	f3 e0       	ldi	r31, 0x03	; 3
     ba0:	fe ab       	std	Y+54, r31	; 0x36
     ba2:	ec a9       	ldd	r30, Y+52	; 0x34
     ba4:	fd a9       	ldd	r31, Y+53	; 0x35
     ba6:	00 80       	ld	r0, Z
     ba8:	8c a9       	ldd	r24, Y+52	; 0x34
     baa:	9d a9       	ldd	r25, Y+53	; 0x35
     bac:	01 96       	adiw	r24, 0x01	; 1
     bae:	9d ab       	std	Y+53, r25	; 0x35
     bb0:	8c ab       	std	Y+52, r24	; 0x34
     bb2:	ea a9       	ldd	r30, Y+50	; 0x32
     bb4:	fb a9       	ldd	r31, Y+51	; 0x33
     bb6:	00 82       	st	Z, r0
     bb8:	8a a9       	ldd	r24, Y+50	; 0x32
     bba:	9b a9       	ldd	r25, Y+51	; 0x33
     bbc:	01 96       	adiw	r24, 0x01	; 1
     bbe:	9b ab       	std	Y+51, r25	; 0x33
     bc0:	8a ab       	std	Y+50, r24	; 0x32
     bc2:	9e a9       	ldd	r25, Y+54	; 0x36
     bc4:	91 50       	subi	r25, 0x01	; 1
     bc6:	9e ab       	std	Y+54, r25	; 0x36
     bc8:	ee a9       	ldd	r30, Y+54	; 0x36
     bca:	ee 23       	and	r30, r30
     bcc:	51 f7       	brne	.-44     	; 0xba2 <main+0x6c>

	SSD_Type units = {SSD_COMM_CAT, SSD_PORTC, SSD_PORTC, SSD_PIN7};
     bce:	1d a2       	std	Y+37, r1	; 0x25
     bd0:	82 e0       	ldi	r24, 0x02	; 2
     bd2:	8e a3       	std	Y+38, r24	; 0x26
     bd4:	82 e0       	ldi	r24, 0x02	; 2
     bd6:	8f a3       	std	Y+39, r24	; 0x27
     bd8:	87 e0       	ldi	r24, 0x07	; 7
     bda:	88 a7       	std	Y+40, r24	; 0x28
	SSD_Type tens  = {SSD_COMM_CAT, SSD_PORTD, SSD_PORTD, SSD_PIN7};
     bdc:	19 a6       	std	Y+41, r1	; 0x29
     bde:	83 e0       	ldi	r24, 0x03	; 3
     be0:	8a a7       	std	Y+42, r24	; 0x2a
     be2:	83 e0       	ldi	r24, 0x03	; 3
     be4:	8b a7       	std	Y+43, r24	; 0x2b
     be6:	87 e0       	ldi	r24, 0x07	; 7
     be8:	8c a7       	std	Y+44, r24	; 0x2c

	SSD_voidInit(units);
     bea:	8d a1       	ldd	r24, Y+37	; 0x25
     bec:	9e a1       	ldd	r25, Y+38	; 0x26
     bee:	af a1       	ldd	r26, Y+39	; 0x27
     bf0:	b8 a5       	ldd	r27, Y+40	; 0x28
     bf2:	bc 01       	movw	r22, r24
     bf4:	cd 01       	movw	r24, r26
     bf6:	0e 94 13 0c 	call	0x1826	; 0x1826 <SSD_voidInit>
	SSD_voidInit(tens);
     bfa:	89 a5       	ldd	r24, Y+41	; 0x29
     bfc:	9a a5       	ldd	r25, Y+42	; 0x2a
     bfe:	ab a5       	ldd	r26, Y+43	; 0x2b
     c00:	bc a5       	ldd	r27, Y+44	; 0x2c
     c02:	bc 01       	movw	r22, r24
     c04:	cd 01       	movw	r24, r26
     c06:	0e 94 13 0c 	call	0x1826	; 0x1826 <SSD_voidInit>

	SSD_voidEnable(units); SSD_voidEnable(tens);
     c0a:	8d a1       	ldd	r24, Y+37	; 0x25
     c0c:	9e a1       	ldd	r25, Y+38	; 0x26
     c0e:	af a1       	ldd	r26, Y+39	; 0x27
     c10:	b8 a5       	ldd	r27, Y+40	; 0x28
     c12:	bc 01       	movw	r22, r24
     c14:	cd 01       	movw	r24, r26
     c16:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <SSD_voidEnable>
     c1a:	89 a5       	ldd	r24, Y+41	; 0x29
     c1c:	9a a5       	ldd	r25, Y+42	; 0x2a
     c1e:	ab a5       	ldd	r26, Y+43	; 0x2b
     c20:	bc a5       	ldd	r27, Y+44	; 0x2c
     c22:	bc 01       	movw	r22, r24
     c24:	cd 01       	movw	r24, r26
     c26:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <SSD_voidEnable>
	SSD_voidSendNumber(units, 0); SSD_voidSendNumber(tens, 0);
     c2a:	8d a1       	ldd	r24, Y+37	; 0x25
     c2c:	9e a1       	ldd	r25, Y+38	; 0x26
     c2e:	af a1       	ldd	r26, Y+39	; 0x27
     c30:	b8 a5       	ldd	r27, Y+40	; 0x28
     c32:	bc 01       	movw	r22, r24
     c34:	cd 01       	movw	r24, r26
     c36:	40 e0       	ldi	r20, 0x00	; 0
     c38:	0e 94 28 0c 	call	0x1850	; 0x1850 <SSD_voidSendNumber>
     c3c:	89 a5       	ldd	r24, Y+41	; 0x29
     c3e:	9a a5       	ldd	r25, Y+42	; 0x2a
     c40:	ab a5       	ldd	r26, Y+43	; 0x2b
     c42:	bc a5       	ldd	r27, Y+44	; 0x2c
     c44:	bc 01       	movw	r22, r24
     c46:	cd 01       	movw	r24, r26
     c48:	40 e0       	ldi	r20, 0x00	; 0
     c4a:	0e 94 28 0c 	call	0x1850	; 0x1850 <SSD_voidSendNumber>
		{
			SSD_voidSendNumber(tens, TensCnt);
			_delay_ms(1000);
		}*/

		if(SW_u8GetPressed(Up))
     c4e:	6f 8d       	ldd	r22, Y+31	; 0x1f
     c50:	78 a1       	ldd	r23, Y+32	; 0x20
     c52:	89 a1       	ldd	r24, Y+33	; 0x21
     c54:	0e 94 cf 0c 	call	0x199e	; 0x199e <SW_u8GetPressed>
     c58:	88 23       	and	r24, r24
     c5a:	09 f4       	brne	.+2      	; 0xc5e <main+0x128>
     c5c:	85 c0       	rjmp	.+266    	; 0xd68 <main+0x232>
     c5e:	80 e0       	ldi	r24, 0x00	; 0
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	a0 e2       	ldi	r26, 0x20	; 32
     c64:	b1 e4       	ldi	r27, 0x41	; 65
     c66:	89 8f       	std	Y+25, r24	; 0x19
     c68:	9a 8f       	std	Y+26, r25	; 0x1a
     c6a:	ab 8f       	std	Y+27, r26	; 0x1b
     c6c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c6e:	69 8d       	ldd	r22, Y+25	; 0x19
     c70:	7a 8d       	ldd	r23, Y+26	; 0x1a
     c72:	8b 8d       	ldd	r24, Y+27	; 0x1b
     c74:	9c 8d       	ldd	r25, Y+28	; 0x1c
     c76:	20 e0       	ldi	r18, 0x00	; 0
     c78:	30 e0       	ldi	r19, 0x00	; 0
     c7a:	4a ef       	ldi	r20, 0xFA	; 250
     c7c:	54 e4       	ldi	r21, 0x44	; 68
     c7e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     c82:	dc 01       	movw	r26, r24
     c84:	cb 01       	movw	r24, r22
     c86:	8d 8b       	std	Y+21, r24	; 0x15
     c88:	9e 8b       	std	Y+22, r25	; 0x16
     c8a:	af 8b       	std	Y+23, r26	; 0x17
     c8c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     c8e:	6d 89       	ldd	r22, Y+21	; 0x15
     c90:	7e 89       	ldd	r23, Y+22	; 0x16
     c92:	8f 89       	ldd	r24, Y+23	; 0x17
     c94:	98 8d       	ldd	r25, Y+24	; 0x18
     c96:	20 e0       	ldi	r18, 0x00	; 0
     c98:	30 e0       	ldi	r19, 0x00	; 0
     c9a:	40 e8       	ldi	r20, 0x80	; 128
     c9c:	5f e3       	ldi	r21, 0x3F	; 63
     c9e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     ca2:	88 23       	and	r24, r24
     ca4:	2c f4       	brge	.+10     	; 0xcb0 <main+0x17a>
		__ticks = 1;
     ca6:	81 e0       	ldi	r24, 0x01	; 1
     ca8:	90 e0       	ldi	r25, 0x00	; 0
     caa:	9c 8b       	std	Y+20, r25	; 0x14
     cac:	8b 8b       	std	Y+19, r24	; 0x13
     cae:	3f c0       	rjmp	.+126    	; 0xd2e <main+0x1f8>
	else if (__tmp > 65535)
     cb0:	6d 89       	ldd	r22, Y+21	; 0x15
     cb2:	7e 89       	ldd	r23, Y+22	; 0x16
     cb4:	8f 89       	ldd	r24, Y+23	; 0x17
     cb6:	98 8d       	ldd	r25, Y+24	; 0x18
     cb8:	20 e0       	ldi	r18, 0x00	; 0
     cba:	3f ef       	ldi	r19, 0xFF	; 255
     cbc:	4f e7       	ldi	r20, 0x7F	; 127
     cbe:	57 e4       	ldi	r21, 0x47	; 71
     cc0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     cc4:	18 16       	cp	r1, r24
     cc6:	4c f5       	brge	.+82     	; 0xd1a <main+0x1e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     cc8:	69 8d       	ldd	r22, Y+25	; 0x19
     cca:	7a 8d       	ldd	r23, Y+26	; 0x1a
     ccc:	8b 8d       	ldd	r24, Y+27	; 0x1b
     cce:	9c 8d       	ldd	r25, Y+28	; 0x1c
     cd0:	20 e0       	ldi	r18, 0x00	; 0
     cd2:	30 e0       	ldi	r19, 0x00	; 0
     cd4:	40 e2       	ldi	r20, 0x20	; 32
     cd6:	51 e4       	ldi	r21, 0x41	; 65
     cd8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     cdc:	dc 01       	movw	r26, r24
     cde:	cb 01       	movw	r24, r22
     ce0:	bc 01       	movw	r22, r24
     ce2:	cd 01       	movw	r24, r26
     ce4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     ce8:	dc 01       	movw	r26, r24
     cea:	cb 01       	movw	r24, r22
     cec:	9c 8b       	std	Y+20, r25	; 0x14
     cee:	8b 8b       	std	Y+19, r24	; 0x13
     cf0:	0f c0       	rjmp	.+30     	; 0xd10 <main+0x1da>
     cf2:	88 ec       	ldi	r24, 0xC8	; 200
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	9a 8b       	std	Y+18, r25	; 0x12
     cf8:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     cfa:	89 89       	ldd	r24, Y+17	; 0x11
     cfc:	9a 89       	ldd	r25, Y+18	; 0x12
     cfe:	01 97       	sbiw	r24, 0x01	; 1
     d00:	f1 f7       	brne	.-4      	; 0xcfe <main+0x1c8>
     d02:	9a 8b       	std	Y+18, r25	; 0x12
     d04:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d06:	8b 89       	ldd	r24, Y+19	; 0x13
     d08:	9c 89       	ldd	r25, Y+20	; 0x14
     d0a:	01 97       	sbiw	r24, 0x01	; 1
     d0c:	9c 8b       	std	Y+20, r25	; 0x14
     d0e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d10:	8b 89       	ldd	r24, Y+19	; 0x13
     d12:	9c 89       	ldd	r25, Y+20	; 0x14
     d14:	00 97       	sbiw	r24, 0x00	; 0
     d16:	69 f7       	brne	.-38     	; 0xcf2 <main+0x1bc>
     d18:	14 c0       	rjmp	.+40     	; 0xd42 <main+0x20c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d1a:	6d 89       	ldd	r22, Y+21	; 0x15
     d1c:	7e 89       	ldd	r23, Y+22	; 0x16
     d1e:	8f 89       	ldd	r24, Y+23	; 0x17
     d20:	98 8d       	ldd	r25, Y+24	; 0x18
     d22:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     d26:	dc 01       	movw	r26, r24
     d28:	cb 01       	movw	r24, r22
     d2a:	9c 8b       	std	Y+20, r25	; 0x14
     d2c:	8b 8b       	std	Y+19, r24	; 0x13
     d2e:	8b 89       	ldd	r24, Y+19	; 0x13
     d30:	9c 89       	ldd	r25, Y+20	; 0x14
     d32:	98 8b       	std	Y+16, r25	; 0x10
     d34:	8f 87       	std	Y+15, r24	; 0x0f
     d36:	8f 85       	ldd	r24, Y+15	; 0x0f
     d38:	98 89       	ldd	r25, Y+16	; 0x10
     d3a:	01 97       	sbiw	r24, 0x01	; 1
     d3c:	f1 f7       	brne	.-4      	; 0xd3a <main+0x204>
     d3e:	98 8b       	std	Y+16, r25	; 0x10
     d40:	8f 87       	std	Y+15, r24	; 0x0f
		{
			_delay_ms(10);
			if(UnitsCnt == 9)
     d42:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d44:	89 30       	cpi	r24, 0x09	; 9
     d46:	29 f4       	brne	.+10     	; 0xd52 <main+0x21c>
			{
				UnitsCnt = 0;
     d48:	1e 8e       	std	Y+30, r1	; 0x1e
				TensCnt ++;
     d4a:	8d 8d       	ldd	r24, Y+29	; 0x1d
     d4c:	8f 5f       	subi	r24, 0xFF	; 255
     d4e:	8d 8f       	std	Y+29, r24	; 0x1d
     d50:	03 c0       	rjmp	.+6      	; 0xd58 <main+0x222>
			}
			else
				UnitsCnt++;
     d52:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d54:	8f 5f       	subi	r24, 0xFF	; 255
     d56:	8e 8f       	std	Y+30, r24	; 0x1e

			while(SW_u8GetPressed(Up));
     d58:	6f 8d       	ldd	r22, Y+31	; 0x1f
     d5a:	78 a1       	ldd	r23, Y+32	; 0x20
     d5c:	89 a1       	ldd	r24, Y+33	; 0x21
     d5e:	0e 94 cf 0c 	call	0x199e	; 0x199e <SW_u8GetPressed>
     d62:	88 23       	and	r24, r24
     d64:	c9 f7       	brne	.-14     	; 0xd58 <main+0x222>
     d66:	8d c0       	rjmp	.+282    	; 0xe82 <main+0x34c>
		}
		else if (SW_u8GetPressed(Down))
     d68:	6a a1       	ldd	r22, Y+34	; 0x22
     d6a:	7b a1       	ldd	r23, Y+35	; 0x23
     d6c:	8c a1       	ldd	r24, Y+36	; 0x24
     d6e:	0e 94 cf 0c 	call	0x199e	; 0x199e <SW_u8GetPressed>
     d72:	88 23       	and	r24, r24
     d74:	09 f4       	brne	.+2      	; 0xd78 <main+0x242>
     d76:	85 c0       	rjmp	.+266    	; 0xe82 <main+0x34c>
     d78:	80 e0       	ldi	r24, 0x00	; 0
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	a0 e2       	ldi	r26, 0x20	; 32
     d7e:	b1 e4       	ldi	r27, 0x41	; 65
     d80:	8b 87       	std	Y+11, r24	; 0x0b
     d82:	9c 87       	std	Y+12, r25	; 0x0c
     d84:	ad 87       	std	Y+13, r26	; 0x0d
     d86:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d88:	6b 85       	ldd	r22, Y+11	; 0x0b
     d8a:	7c 85       	ldd	r23, Y+12	; 0x0c
     d8c:	8d 85       	ldd	r24, Y+13	; 0x0d
     d8e:	9e 85       	ldd	r25, Y+14	; 0x0e
     d90:	20 e0       	ldi	r18, 0x00	; 0
     d92:	30 e0       	ldi	r19, 0x00	; 0
     d94:	4a ef       	ldi	r20, 0xFA	; 250
     d96:	54 e4       	ldi	r21, 0x44	; 68
     d98:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     d9c:	dc 01       	movw	r26, r24
     d9e:	cb 01       	movw	r24, r22
     da0:	8f 83       	std	Y+7, r24	; 0x07
     da2:	98 87       	std	Y+8, r25	; 0x08
     da4:	a9 87       	std	Y+9, r26	; 0x09
     da6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     da8:	6f 81       	ldd	r22, Y+7	; 0x07
     daa:	78 85       	ldd	r23, Y+8	; 0x08
     dac:	89 85       	ldd	r24, Y+9	; 0x09
     dae:	9a 85       	ldd	r25, Y+10	; 0x0a
     db0:	20 e0       	ldi	r18, 0x00	; 0
     db2:	30 e0       	ldi	r19, 0x00	; 0
     db4:	40 e8       	ldi	r20, 0x80	; 128
     db6:	5f e3       	ldi	r21, 0x3F	; 63
     db8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     dbc:	88 23       	and	r24, r24
     dbe:	2c f4       	brge	.+10     	; 0xdca <main+0x294>
		__ticks = 1;
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	9e 83       	std	Y+6, r25	; 0x06
     dc6:	8d 83       	std	Y+5, r24	; 0x05
     dc8:	3f c0       	rjmp	.+126    	; 0xe48 <main+0x312>
	else if (__tmp > 65535)
     dca:	6f 81       	ldd	r22, Y+7	; 0x07
     dcc:	78 85       	ldd	r23, Y+8	; 0x08
     dce:	89 85       	ldd	r24, Y+9	; 0x09
     dd0:	9a 85       	ldd	r25, Y+10	; 0x0a
     dd2:	20 e0       	ldi	r18, 0x00	; 0
     dd4:	3f ef       	ldi	r19, 0xFF	; 255
     dd6:	4f e7       	ldi	r20, 0x7F	; 127
     dd8:	57 e4       	ldi	r21, 0x47	; 71
     dda:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     dde:	18 16       	cp	r1, r24
     de0:	4c f5       	brge	.+82     	; 0xe34 <main+0x2fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     de2:	6b 85       	ldd	r22, Y+11	; 0x0b
     de4:	7c 85       	ldd	r23, Y+12	; 0x0c
     de6:	8d 85       	ldd	r24, Y+13	; 0x0d
     de8:	9e 85       	ldd	r25, Y+14	; 0x0e
     dea:	20 e0       	ldi	r18, 0x00	; 0
     dec:	30 e0       	ldi	r19, 0x00	; 0
     dee:	40 e2       	ldi	r20, 0x20	; 32
     df0:	51 e4       	ldi	r21, 0x41	; 65
     df2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     df6:	dc 01       	movw	r26, r24
     df8:	cb 01       	movw	r24, r22
     dfa:	bc 01       	movw	r22, r24
     dfc:	cd 01       	movw	r24, r26
     dfe:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e02:	dc 01       	movw	r26, r24
     e04:	cb 01       	movw	r24, r22
     e06:	9e 83       	std	Y+6, r25	; 0x06
     e08:	8d 83       	std	Y+5, r24	; 0x05
     e0a:	0f c0       	rjmp	.+30     	; 0xe2a <main+0x2f4>
     e0c:	88 ec       	ldi	r24, 0xC8	; 200
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	9c 83       	std	Y+4, r25	; 0x04
     e12:	8b 83       	std	Y+3, r24	; 0x03
     e14:	8b 81       	ldd	r24, Y+3	; 0x03
     e16:	9c 81       	ldd	r25, Y+4	; 0x04
     e18:	01 97       	sbiw	r24, 0x01	; 1
     e1a:	f1 f7       	brne	.-4      	; 0xe18 <main+0x2e2>
     e1c:	9c 83       	std	Y+4, r25	; 0x04
     e1e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e20:	8d 81       	ldd	r24, Y+5	; 0x05
     e22:	9e 81       	ldd	r25, Y+6	; 0x06
     e24:	01 97       	sbiw	r24, 0x01	; 1
     e26:	9e 83       	std	Y+6, r25	; 0x06
     e28:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e2a:	8d 81       	ldd	r24, Y+5	; 0x05
     e2c:	9e 81       	ldd	r25, Y+6	; 0x06
     e2e:	00 97       	sbiw	r24, 0x00	; 0
     e30:	69 f7       	brne	.-38     	; 0xe0c <main+0x2d6>
     e32:	14 c0       	rjmp	.+40     	; 0xe5c <main+0x326>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e34:	6f 81       	ldd	r22, Y+7	; 0x07
     e36:	78 85       	ldd	r23, Y+8	; 0x08
     e38:	89 85       	ldd	r24, Y+9	; 0x09
     e3a:	9a 85       	ldd	r25, Y+10	; 0x0a
     e3c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e40:	dc 01       	movw	r26, r24
     e42:	cb 01       	movw	r24, r22
     e44:	9e 83       	std	Y+6, r25	; 0x06
     e46:	8d 83       	std	Y+5, r24	; 0x05
     e48:	8d 81       	ldd	r24, Y+5	; 0x05
     e4a:	9e 81       	ldd	r25, Y+6	; 0x06
     e4c:	9a 83       	std	Y+2, r25	; 0x02
     e4e:	89 83       	std	Y+1, r24	; 0x01
     e50:	89 81       	ldd	r24, Y+1	; 0x01
     e52:	9a 81       	ldd	r25, Y+2	; 0x02
     e54:	01 97       	sbiw	r24, 0x01	; 1
     e56:	f1 f7       	brne	.-4      	; 0xe54 <main+0x31e>
     e58:	9a 83       	std	Y+2, r25	; 0x02
     e5a:	89 83       	std	Y+1, r24	; 0x01
		{
			_delay_ms(10);
			if(UnitsCnt == 0)
     e5c:	8e 8d       	ldd	r24, Y+30	; 0x1e
     e5e:	88 23       	and	r24, r24
     e60:	31 f4       	brne	.+12     	; 0xe6e <main+0x338>
			{
				UnitsCnt = 9;
     e62:	89 e0       	ldi	r24, 0x09	; 9
     e64:	8e 8f       	std	Y+30, r24	; 0x1e
				TensCnt --;
     e66:	8d 8d       	ldd	r24, Y+29	; 0x1d
     e68:	81 50       	subi	r24, 0x01	; 1
     e6a:	8d 8f       	std	Y+29, r24	; 0x1d
     e6c:	03 c0       	rjmp	.+6      	; 0xe74 <main+0x33e>
			}
			else
				UnitsCnt--;
     e6e:	8e 8d       	ldd	r24, Y+30	; 0x1e
     e70:	81 50       	subi	r24, 0x01	; 1
     e72:	8e 8f       	std	Y+30, r24	; 0x1e

			while(SW_u8GetPressed(Down));
     e74:	6a a1       	ldd	r22, Y+34	; 0x22
     e76:	7b a1       	ldd	r23, Y+35	; 0x23
     e78:	8c a1       	ldd	r24, Y+36	; 0x24
     e7a:	0e 94 cf 0c 	call	0x199e	; 0x199e <SW_u8GetPressed>
     e7e:	88 23       	and	r24, r24
     e80:	c9 f7       	brne	.-14     	; 0xe74 <main+0x33e>
		}

		SSD_voidSendNumber(units, UnitsCnt); SSD_voidSendNumber(tens, TensCnt);
     e82:	8d a1       	ldd	r24, Y+37	; 0x25
     e84:	9e a1       	ldd	r25, Y+38	; 0x26
     e86:	af a1       	ldd	r26, Y+39	; 0x27
     e88:	b8 a5       	ldd	r27, Y+40	; 0x28
     e8a:	bc 01       	movw	r22, r24
     e8c:	cd 01       	movw	r24, r26
     e8e:	4e 8d       	ldd	r20, Y+30	; 0x1e
     e90:	0e 94 28 0c 	call	0x1850	; 0x1850 <SSD_voidSendNumber>
     e94:	89 a5       	ldd	r24, Y+41	; 0x29
     e96:	9a a5       	ldd	r25, Y+42	; 0x2a
     e98:	ab a5       	ldd	r26, Y+43	; 0x2b
     e9a:	bc a5       	ldd	r27, Y+44	; 0x2c
     e9c:	bc 01       	movw	r22, r24
     e9e:	cd 01       	movw	r24, r26
     ea0:	4d 8d       	ldd	r20, Y+29	; 0x1d
     ea2:	0e 94 28 0c 	call	0x1850	; 0x1850 <SSD_voidSendNumber>
     ea6:	d3 ce       	rjmp	.-602    	; 0xc4e <main+0x118>

00000ea8 <LCD_voidInit>:
#include "LCD_private.h"
#include "LCD_config.h"
#include "util/delay.h"

void LCD_voidInit()
{
     ea8:	0f 93       	push	r16
     eaa:	1f 93       	push	r17
     eac:	df 93       	push	r29
     eae:	cf 93       	push	r28
     eb0:	cd b7       	in	r28, 0x3d	; 61
     eb2:	de b7       	in	r29, 0x3e	; 62
     eb4:	c4 55       	subi	r28, 0x54	; 84
     eb6:	d0 40       	sbci	r29, 0x00	; 0
     eb8:	0f b6       	in	r0, 0x3f	; 63
     eba:	f8 94       	cli
     ebc:	de bf       	out	0x3e, r29	; 62
     ebe:	0f be       	out	0x3f, r0	; 63
     ec0:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPortDirection(LCD_CTRL_PORT, DIO_PORT_OUTPUT);
     ec2:	83 e0       	ldi	r24, 0x03	; 3
     ec4:	6f ef       	ldi	r22, 0xFF	; 255
     ec6:	0e 94 56 13 	call	0x26ac	; 0x26ac <DIO_enumSetPortDirection>
	DIO_enumSetPortDirection(LCD_DATA_PORT, DIO_PORT_OUTPUT);
     eca:	82 e0       	ldi	r24, 0x02	; 2
     ecc:	6f ef       	ldi	r22, 0xFF	; 255
     ece:	0e 94 56 13 	call	0x26ac	; 0x26ac <DIO_enumSetPortDirection>
     ed2:	fe 01       	movw	r30, r28
     ed4:	ef 5a       	subi	r30, 0xAF	; 175
     ed6:	ff 4f       	sbci	r31, 0xFF	; 255
     ed8:	80 e0       	ldi	r24, 0x00	; 0
     eda:	90 e0       	ldi	r25, 0x00	; 0
     edc:	a0 ef       	ldi	r26, 0xF0	; 240
     ede:	b1 e4       	ldi	r27, 0x41	; 65
     ee0:	80 83       	st	Z, r24
     ee2:	91 83       	std	Z+1, r25	; 0x01
     ee4:	a2 83       	std	Z+2, r26	; 0x02
     ee6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ee8:	8e 01       	movw	r16, r28
     eea:	03 5b       	subi	r16, 0xB3	; 179
     eec:	1f 4f       	sbci	r17, 0xFF	; 255
     eee:	fe 01       	movw	r30, r28
     ef0:	ef 5a       	subi	r30, 0xAF	; 175
     ef2:	ff 4f       	sbci	r31, 0xFF	; 255
     ef4:	60 81       	ld	r22, Z
     ef6:	71 81       	ldd	r23, Z+1	; 0x01
     ef8:	82 81       	ldd	r24, Z+2	; 0x02
     efa:	93 81       	ldd	r25, Z+3	; 0x03
     efc:	20 e0       	ldi	r18, 0x00	; 0
     efe:	30 e0       	ldi	r19, 0x00	; 0
     f00:	4a e7       	ldi	r20, 0x7A	; 122
     f02:	53 e4       	ldi	r21, 0x43	; 67
     f04:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f08:	dc 01       	movw	r26, r24
     f0a:	cb 01       	movw	r24, r22
     f0c:	f8 01       	movw	r30, r16
     f0e:	80 83       	st	Z, r24
     f10:	91 83       	std	Z+1, r25	; 0x01
     f12:	a2 83       	std	Z+2, r26	; 0x02
     f14:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     f16:	fe 01       	movw	r30, r28
     f18:	e3 5b       	subi	r30, 0xB3	; 179
     f1a:	ff 4f       	sbci	r31, 0xFF	; 255
     f1c:	60 81       	ld	r22, Z
     f1e:	71 81       	ldd	r23, Z+1	; 0x01
     f20:	82 81       	ldd	r24, Z+2	; 0x02
     f22:	93 81       	ldd	r25, Z+3	; 0x03
     f24:	20 e0       	ldi	r18, 0x00	; 0
     f26:	30 e0       	ldi	r19, 0x00	; 0
     f28:	40 e8       	ldi	r20, 0x80	; 128
     f2a:	5f e3       	ldi	r21, 0x3F	; 63
     f2c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     f30:	88 23       	and	r24, r24
     f32:	44 f4       	brge	.+16     	; 0xf44 <LCD_voidInit+0x9c>
		__ticks = 1;
     f34:	fe 01       	movw	r30, r28
     f36:	e5 5b       	subi	r30, 0xB5	; 181
     f38:	ff 4f       	sbci	r31, 0xFF	; 255
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	90 e0       	ldi	r25, 0x00	; 0
     f3e:	91 83       	std	Z+1, r25	; 0x01
     f40:	80 83       	st	Z, r24
     f42:	64 c0       	rjmp	.+200    	; 0x100c <LCD_voidInit+0x164>
	else if (__tmp > 65535)
     f44:	fe 01       	movw	r30, r28
     f46:	e3 5b       	subi	r30, 0xB3	; 179
     f48:	ff 4f       	sbci	r31, 0xFF	; 255
     f4a:	60 81       	ld	r22, Z
     f4c:	71 81       	ldd	r23, Z+1	; 0x01
     f4e:	82 81       	ldd	r24, Z+2	; 0x02
     f50:	93 81       	ldd	r25, Z+3	; 0x03
     f52:	20 e0       	ldi	r18, 0x00	; 0
     f54:	3f ef       	ldi	r19, 0xFF	; 255
     f56:	4f e7       	ldi	r20, 0x7F	; 127
     f58:	57 e4       	ldi	r21, 0x47	; 71
     f5a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     f5e:	18 16       	cp	r1, r24
     f60:	0c f0       	brlt	.+2      	; 0xf64 <LCD_voidInit+0xbc>
     f62:	43 c0       	rjmp	.+134    	; 0xfea <LCD_voidInit+0x142>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f64:	fe 01       	movw	r30, r28
     f66:	ef 5a       	subi	r30, 0xAF	; 175
     f68:	ff 4f       	sbci	r31, 0xFF	; 255
     f6a:	60 81       	ld	r22, Z
     f6c:	71 81       	ldd	r23, Z+1	; 0x01
     f6e:	82 81       	ldd	r24, Z+2	; 0x02
     f70:	93 81       	ldd	r25, Z+3	; 0x03
     f72:	20 e0       	ldi	r18, 0x00	; 0
     f74:	30 e0       	ldi	r19, 0x00	; 0
     f76:	40 e2       	ldi	r20, 0x20	; 32
     f78:	51 e4       	ldi	r21, 0x41	; 65
     f7a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f7e:	dc 01       	movw	r26, r24
     f80:	cb 01       	movw	r24, r22
     f82:	8e 01       	movw	r16, r28
     f84:	05 5b       	subi	r16, 0xB5	; 181
     f86:	1f 4f       	sbci	r17, 0xFF	; 255
     f88:	bc 01       	movw	r22, r24
     f8a:	cd 01       	movw	r24, r26
     f8c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     f90:	dc 01       	movw	r26, r24
     f92:	cb 01       	movw	r24, r22
     f94:	f8 01       	movw	r30, r16
     f96:	91 83       	std	Z+1, r25	; 0x01
     f98:	80 83       	st	Z, r24
     f9a:	1f c0       	rjmp	.+62     	; 0xfda <LCD_voidInit+0x132>
     f9c:	fe 01       	movw	r30, r28
     f9e:	e7 5b       	subi	r30, 0xB7	; 183
     fa0:	ff 4f       	sbci	r31, 0xFF	; 255
     fa2:	89 e1       	ldi	r24, 0x19	; 25
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	91 83       	std	Z+1, r25	; 0x01
     fa8:	80 83       	st	Z, r24
     faa:	fe 01       	movw	r30, r28
     fac:	e7 5b       	subi	r30, 0xB7	; 183
     fae:	ff 4f       	sbci	r31, 0xFF	; 255
     fb0:	80 81       	ld	r24, Z
     fb2:	91 81       	ldd	r25, Z+1	; 0x01
     fb4:	01 97       	sbiw	r24, 0x01	; 1
     fb6:	f1 f7       	brne	.-4      	; 0xfb4 <LCD_voidInit+0x10c>
     fb8:	fe 01       	movw	r30, r28
     fba:	e7 5b       	subi	r30, 0xB7	; 183
     fbc:	ff 4f       	sbci	r31, 0xFF	; 255
     fbe:	91 83       	std	Z+1, r25	; 0x01
     fc0:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fc2:	de 01       	movw	r26, r28
     fc4:	a5 5b       	subi	r26, 0xB5	; 181
     fc6:	bf 4f       	sbci	r27, 0xFF	; 255
     fc8:	fe 01       	movw	r30, r28
     fca:	e5 5b       	subi	r30, 0xB5	; 181
     fcc:	ff 4f       	sbci	r31, 0xFF	; 255
     fce:	80 81       	ld	r24, Z
     fd0:	91 81       	ldd	r25, Z+1	; 0x01
     fd2:	01 97       	sbiw	r24, 0x01	; 1
     fd4:	11 96       	adiw	r26, 0x01	; 1
     fd6:	9c 93       	st	X, r25
     fd8:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fda:	fe 01       	movw	r30, r28
     fdc:	e5 5b       	subi	r30, 0xB5	; 181
     fde:	ff 4f       	sbci	r31, 0xFF	; 255
     fe0:	80 81       	ld	r24, Z
     fe2:	91 81       	ldd	r25, Z+1	; 0x01
     fe4:	00 97       	sbiw	r24, 0x00	; 0
     fe6:	d1 f6       	brne	.-76     	; 0xf9c <LCD_voidInit+0xf4>
     fe8:	27 c0       	rjmp	.+78     	; 0x1038 <LCD_voidInit+0x190>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fea:	8e 01       	movw	r16, r28
     fec:	05 5b       	subi	r16, 0xB5	; 181
     fee:	1f 4f       	sbci	r17, 0xFF	; 255
     ff0:	fe 01       	movw	r30, r28
     ff2:	e3 5b       	subi	r30, 0xB3	; 179
     ff4:	ff 4f       	sbci	r31, 0xFF	; 255
     ff6:	60 81       	ld	r22, Z
     ff8:	71 81       	ldd	r23, Z+1	; 0x01
     ffa:	82 81       	ldd	r24, Z+2	; 0x02
     ffc:	93 81       	ldd	r25, Z+3	; 0x03
     ffe:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1002:	dc 01       	movw	r26, r24
    1004:	cb 01       	movw	r24, r22
    1006:	f8 01       	movw	r30, r16
    1008:	91 83       	std	Z+1, r25	; 0x01
    100a:	80 83       	st	Z, r24
    100c:	de 01       	movw	r26, r28
    100e:	a9 5b       	subi	r26, 0xB9	; 185
    1010:	bf 4f       	sbci	r27, 0xFF	; 255
    1012:	fe 01       	movw	r30, r28
    1014:	e5 5b       	subi	r30, 0xB5	; 181
    1016:	ff 4f       	sbci	r31, 0xFF	; 255
    1018:	80 81       	ld	r24, Z
    101a:	91 81       	ldd	r25, Z+1	; 0x01
    101c:	8d 93       	st	X+, r24
    101e:	9c 93       	st	X, r25
    1020:	fe 01       	movw	r30, r28
    1022:	e9 5b       	subi	r30, 0xB9	; 185
    1024:	ff 4f       	sbci	r31, 0xFF	; 255
    1026:	80 81       	ld	r24, Z
    1028:	91 81       	ldd	r25, Z+1	; 0x01
    102a:	01 97       	sbiw	r24, 0x01	; 1
    102c:	f1 f7       	brne	.-4      	; 0x102a <LCD_voidInit+0x182>
    102e:	fe 01       	movw	r30, r28
    1030:	e9 5b       	subi	r30, 0xB9	; 185
    1032:	ff 4f       	sbci	r31, 0xFF	; 255
    1034:	91 83       	std	Z+1, r25	; 0x01
    1036:	80 83       	st	Z, r24
	//DIO_enumSetPortValue(LCD_CTRL_PORT, DIO_PORT_HIGH);
	_delay_ms(30);

	LCD_voidSendCommand(LCD_HOME);
    1038:	82 e0       	ldi	r24, 0x02	; 2
    103a:	0e 94 84 0a 	call	0x1508	; 0x1508 <LCD_voidSendCommand>
    103e:	fe 01       	movw	r30, r28
    1040:	ed 5b       	subi	r30, 0xBD	; 189
    1042:	ff 4f       	sbci	r31, 0xFF	; 255
    1044:	80 e0       	ldi	r24, 0x00	; 0
    1046:	90 e0       	ldi	r25, 0x00	; 0
    1048:	a0 e8       	ldi	r26, 0x80	; 128
    104a:	bf e3       	ldi	r27, 0x3F	; 63
    104c:	80 83       	st	Z, r24
    104e:	91 83       	std	Z+1, r25	; 0x01
    1050:	a2 83       	std	Z+2, r26	; 0x02
    1052:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1054:	8e 01       	movw	r16, r28
    1056:	01 5c       	subi	r16, 0xC1	; 193
    1058:	1f 4f       	sbci	r17, 0xFF	; 255
    105a:	fe 01       	movw	r30, r28
    105c:	ed 5b       	subi	r30, 0xBD	; 189
    105e:	ff 4f       	sbci	r31, 0xFF	; 255
    1060:	60 81       	ld	r22, Z
    1062:	71 81       	ldd	r23, Z+1	; 0x01
    1064:	82 81       	ldd	r24, Z+2	; 0x02
    1066:	93 81       	ldd	r25, Z+3	; 0x03
    1068:	20 e0       	ldi	r18, 0x00	; 0
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	4a e7       	ldi	r20, 0x7A	; 122
    106e:	53 e4       	ldi	r21, 0x43	; 67
    1070:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1074:	dc 01       	movw	r26, r24
    1076:	cb 01       	movw	r24, r22
    1078:	f8 01       	movw	r30, r16
    107a:	80 83       	st	Z, r24
    107c:	91 83       	std	Z+1, r25	; 0x01
    107e:	a2 83       	std	Z+2, r26	; 0x02
    1080:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1082:	fe 01       	movw	r30, r28
    1084:	ff 96       	adiw	r30, 0x3f	; 63
    1086:	60 81       	ld	r22, Z
    1088:	71 81       	ldd	r23, Z+1	; 0x01
    108a:	82 81       	ldd	r24, Z+2	; 0x02
    108c:	93 81       	ldd	r25, Z+3	; 0x03
    108e:	20 e0       	ldi	r18, 0x00	; 0
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	40 e8       	ldi	r20, 0x80	; 128
    1094:	5f e3       	ldi	r21, 0x3F	; 63
    1096:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    109a:	88 23       	and	r24, r24
    109c:	2c f4       	brge	.+10     	; 0x10a8 <LCD_voidInit+0x200>
		__ticks = 1;
    109e:	81 e0       	ldi	r24, 0x01	; 1
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	9e af       	std	Y+62, r25	; 0x3e
    10a4:	8d af       	std	Y+61, r24	; 0x3d
    10a6:	46 c0       	rjmp	.+140    	; 0x1134 <LCD_voidInit+0x28c>
	else if (__tmp > 65535)
    10a8:	fe 01       	movw	r30, r28
    10aa:	ff 96       	adiw	r30, 0x3f	; 63
    10ac:	60 81       	ld	r22, Z
    10ae:	71 81       	ldd	r23, Z+1	; 0x01
    10b0:	82 81       	ldd	r24, Z+2	; 0x02
    10b2:	93 81       	ldd	r25, Z+3	; 0x03
    10b4:	20 e0       	ldi	r18, 0x00	; 0
    10b6:	3f ef       	ldi	r19, 0xFF	; 255
    10b8:	4f e7       	ldi	r20, 0x7F	; 127
    10ba:	57 e4       	ldi	r21, 0x47	; 71
    10bc:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    10c0:	18 16       	cp	r1, r24
    10c2:	64 f5       	brge	.+88     	; 0x111c <LCD_voidInit+0x274>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10c4:	fe 01       	movw	r30, r28
    10c6:	ed 5b       	subi	r30, 0xBD	; 189
    10c8:	ff 4f       	sbci	r31, 0xFF	; 255
    10ca:	60 81       	ld	r22, Z
    10cc:	71 81       	ldd	r23, Z+1	; 0x01
    10ce:	82 81       	ldd	r24, Z+2	; 0x02
    10d0:	93 81       	ldd	r25, Z+3	; 0x03
    10d2:	20 e0       	ldi	r18, 0x00	; 0
    10d4:	30 e0       	ldi	r19, 0x00	; 0
    10d6:	40 e2       	ldi	r20, 0x20	; 32
    10d8:	51 e4       	ldi	r21, 0x41	; 65
    10da:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    10de:	dc 01       	movw	r26, r24
    10e0:	cb 01       	movw	r24, r22
    10e2:	bc 01       	movw	r22, r24
    10e4:	cd 01       	movw	r24, r26
    10e6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    10ea:	dc 01       	movw	r26, r24
    10ec:	cb 01       	movw	r24, r22
    10ee:	9e af       	std	Y+62, r25	; 0x3e
    10f0:	8d af       	std	Y+61, r24	; 0x3d
    10f2:	0f c0       	rjmp	.+30     	; 0x1112 <LCD_voidInit+0x26a>
    10f4:	89 e1       	ldi	r24, 0x19	; 25
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	9c af       	std	Y+60, r25	; 0x3c
    10fa:	8b af       	std	Y+59, r24	; 0x3b
    10fc:	8b ad       	ldd	r24, Y+59	; 0x3b
    10fe:	9c ad       	ldd	r25, Y+60	; 0x3c
    1100:	01 97       	sbiw	r24, 0x01	; 1
    1102:	f1 f7       	brne	.-4      	; 0x1100 <LCD_voidInit+0x258>
    1104:	9c af       	std	Y+60, r25	; 0x3c
    1106:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1108:	8d ad       	ldd	r24, Y+61	; 0x3d
    110a:	9e ad       	ldd	r25, Y+62	; 0x3e
    110c:	01 97       	sbiw	r24, 0x01	; 1
    110e:	9e af       	std	Y+62, r25	; 0x3e
    1110:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1112:	8d ad       	ldd	r24, Y+61	; 0x3d
    1114:	9e ad       	ldd	r25, Y+62	; 0x3e
    1116:	00 97       	sbiw	r24, 0x00	; 0
    1118:	69 f7       	brne	.-38     	; 0x10f4 <LCD_voidInit+0x24c>
    111a:	16 c0       	rjmp	.+44     	; 0x1148 <LCD_voidInit+0x2a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    111c:	fe 01       	movw	r30, r28
    111e:	ff 96       	adiw	r30, 0x3f	; 63
    1120:	60 81       	ld	r22, Z
    1122:	71 81       	ldd	r23, Z+1	; 0x01
    1124:	82 81       	ldd	r24, Z+2	; 0x02
    1126:	93 81       	ldd	r25, Z+3	; 0x03
    1128:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    112c:	dc 01       	movw	r26, r24
    112e:	cb 01       	movw	r24, r22
    1130:	9e af       	std	Y+62, r25	; 0x3e
    1132:	8d af       	std	Y+61, r24	; 0x3d
    1134:	8d ad       	ldd	r24, Y+61	; 0x3d
    1136:	9e ad       	ldd	r25, Y+62	; 0x3e
    1138:	9a af       	std	Y+58, r25	; 0x3a
    113a:	89 af       	std	Y+57, r24	; 0x39
    113c:	89 ad       	ldd	r24, Y+57	; 0x39
    113e:	9a ad       	ldd	r25, Y+58	; 0x3a
    1140:	01 97       	sbiw	r24, 0x01	; 1
    1142:	f1 f7       	brne	.-4      	; 0x1140 <LCD_voidInit+0x298>
    1144:	9a af       	std	Y+58, r25	; 0x3a
    1146:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(1);

	LCD_voidSendCommand(0X38);
    1148:	88 e3       	ldi	r24, 0x38	; 56
    114a:	0e 94 84 0a 	call	0x1508	; 0x1508 <LCD_voidSendCommand>
    114e:	80 e0       	ldi	r24, 0x00	; 0
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	a0 e8       	ldi	r26, 0x80	; 128
    1154:	bf e3       	ldi	r27, 0x3F	; 63
    1156:	8d ab       	std	Y+53, r24	; 0x35
    1158:	9e ab       	std	Y+54, r25	; 0x36
    115a:	af ab       	std	Y+55, r26	; 0x37
    115c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    115e:	6d a9       	ldd	r22, Y+53	; 0x35
    1160:	7e a9       	ldd	r23, Y+54	; 0x36
    1162:	8f a9       	ldd	r24, Y+55	; 0x37
    1164:	98 ad       	ldd	r25, Y+56	; 0x38
    1166:	20 e0       	ldi	r18, 0x00	; 0
    1168:	30 e0       	ldi	r19, 0x00	; 0
    116a:	4a e7       	ldi	r20, 0x7A	; 122
    116c:	53 e4       	ldi	r21, 0x43	; 67
    116e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1172:	dc 01       	movw	r26, r24
    1174:	cb 01       	movw	r24, r22
    1176:	89 ab       	std	Y+49, r24	; 0x31
    1178:	9a ab       	std	Y+50, r25	; 0x32
    117a:	ab ab       	std	Y+51, r26	; 0x33
    117c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    117e:	69 a9       	ldd	r22, Y+49	; 0x31
    1180:	7a a9       	ldd	r23, Y+50	; 0x32
    1182:	8b a9       	ldd	r24, Y+51	; 0x33
    1184:	9c a9       	ldd	r25, Y+52	; 0x34
    1186:	20 e0       	ldi	r18, 0x00	; 0
    1188:	30 e0       	ldi	r19, 0x00	; 0
    118a:	40 e8       	ldi	r20, 0x80	; 128
    118c:	5f e3       	ldi	r21, 0x3F	; 63
    118e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1192:	88 23       	and	r24, r24
    1194:	2c f4       	brge	.+10     	; 0x11a0 <LCD_voidInit+0x2f8>
		__ticks = 1;
    1196:	81 e0       	ldi	r24, 0x01	; 1
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	98 ab       	std	Y+48, r25	; 0x30
    119c:	8f a7       	std	Y+47, r24	; 0x2f
    119e:	3f c0       	rjmp	.+126    	; 0x121e <LCD_voidInit+0x376>
	else if (__tmp > 65535)
    11a0:	69 a9       	ldd	r22, Y+49	; 0x31
    11a2:	7a a9       	ldd	r23, Y+50	; 0x32
    11a4:	8b a9       	ldd	r24, Y+51	; 0x33
    11a6:	9c a9       	ldd	r25, Y+52	; 0x34
    11a8:	20 e0       	ldi	r18, 0x00	; 0
    11aa:	3f ef       	ldi	r19, 0xFF	; 255
    11ac:	4f e7       	ldi	r20, 0x7F	; 127
    11ae:	57 e4       	ldi	r21, 0x47	; 71
    11b0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    11b4:	18 16       	cp	r1, r24
    11b6:	4c f5       	brge	.+82     	; 0x120a <LCD_voidInit+0x362>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11b8:	6d a9       	ldd	r22, Y+53	; 0x35
    11ba:	7e a9       	ldd	r23, Y+54	; 0x36
    11bc:	8f a9       	ldd	r24, Y+55	; 0x37
    11be:	98 ad       	ldd	r25, Y+56	; 0x38
    11c0:	20 e0       	ldi	r18, 0x00	; 0
    11c2:	30 e0       	ldi	r19, 0x00	; 0
    11c4:	40 e2       	ldi	r20, 0x20	; 32
    11c6:	51 e4       	ldi	r21, 0x41	; 65
    11c8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    11cc:	dc 01       	movw	r26, r24
    11ce:	cb 01       	movw	r24, r22
    11d0:	bc 01       	movw	r22, r24
    11d2:	cd 01       	movw	r24, r26
    11d4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    11d8:	dc 01       	movw	r26, r24
    11da:	cb 01       	movw	r24, r22
    11dc:	98 ab       	std	Y+48, r25	; 0x30
    11de:	8f a7       	std	Y+47, r24	; 0x2f
    11e0:	0f c0       	rjmp	.+30     	; 0x1200 <LCD_voidInit+0x358>
    11e2:	89 e1       	ldi	r24, 0x19	; 25
    11e4:	90 e0       	ldi	r25, 0x00	; 0
    11e6:	9e a7       	std	Y+46, r25	; 0x2e
    11e8:	8d a7       	std	Y+45, r24	; 0x2d
    11ea:	8d a5       	ldd	r24, Y+45	; 0x2d
    11ec:	9e a5       	ldd	r25, Y+46	; 0x2e
    11ee:	01 97       	sbiw	r24, 0x01	; 1
    11f0:	f1 f7       	brne	.-4      	; 0x11ee <LCD_voidInit+0x346>
    11f2:	9e a7       	std	Y+46, r25	; 0x2e
    11f4:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11f6:	8f a5       	ldd	r24, Y+47	; 0x2f
    11f8:	98 a9       	ldd	r25, Y+48	; 0x30
    11fa:	01 97       	sbiw	r24, 0x01	; 1
    11fc:	98 ab       	std	Y+48, r25	; 0x30
    11fe:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1200:	8f a5       	ldd	r24, Y+47	; 0x2f
    1202:	98 a9       	ldd	r25, Y+48	; 0x30
    1204:	00 97       	sbiw	r24, 0x00	; 0
    1206:	69 f7       	brne	.-38     	; 0x11e2 <LCD_voidInit+0x33a>
    1208:	14 c0       	rjmp	.+40     	; 0x1232 <LCD_voidInit+0x38a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    120a:	69 a9       	ldd	r22, Y+49	; 0x31
    120c:	7a a9       	ldd	r23, Y+50	; 0x32
    120e:	8b a9       	ldd	r24, Y+51	; 0x33
    1210:	9c a9       	ldd	r25, Y+52	; 0x34
    1212:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1216:	dc 01       	movw	r26, r24
    1218:	cb 01       	movw	r24, r22
    121a:	98 ab       	std	Y+48, r25	; 0x30
    121c:	8f a7       	std	Y+47, r24	; 0x2f
    121e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1220:	98 a9       	ldd	r25, Y+48	; 0x30
    1222:	9c a7       	std	Y+44, r25	; 0x2c
    1224:	8b a7       	std	Y+43, r24	; 0x2b
    1226:	8b a5       	ldd	r24, Y+43	; 0x2b
    1228:	9c a5       	ldd	r25, Y+44	; 0x2c
    122a:	01 97       	sbiw	r24, 0x01	; 1
    122c:	f1 f7       	brne	.-4      	; 0x122a <LCD_voidInit+0x382>
    122e:	9c a7       	std	Y+44, r25	; 0x2c
    1230:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);

	LCD_voidSendCommand(LCD_DISPLAY_ON_CURSOR_OFF);
    1232:	8c e0       	ldi	r24, 0x0C	; 12
    1234:	0e 94 84 0a 	call	0x1508	; 0x1508 <LCD_voidSendCommand>
    1238:	80 e0       	ldi	r24, 0x00	; 0
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	a0 e8       	ldi	r26, 0x80	; 128
    123e:	bf e3       	ldi	r27, 0x3F	; 63
    1240:	8f a3       	std	Y+39, r24	; 0x27
    1242:	98 a7       	std	Y+40, r25	; 0x28
    1244:	a9 a7       	std	Y+41, r26	; 0x29
    1246:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1248:	6f a1       	ldd	r22, Y+39	; 0x27
    124a:	78 a5       	ldd	r23, Y+40	; 0x28
    124c:	89 a5       	ldd	r24, Y+41	; 0x29
    124e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1250:	20 e0       	ldi	r18, 0x00	; 0
    1252:	30 e0       	ldi	r19, 0x00	; 0
    1254:	4a e7       	ldi	r20, 0x7A	; 122
    1256:	53 e4       	ldi	r21, 0x43	; 67
    1258:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    125c:	dc 01       	movw	r26, r24
    125e:	cb 01       	movw	r24, r22
    1260:	8b a3       	std	Y+35, r24	; 0x23
    1262:	9c a3       	std	Y+36, r25	; 0x24
    1264:	ad a3       	std	Y+37, r26	; 0x25
    1266:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1268:	6b a1       	ldd	r22, Y+35	; 0x23
    126a:	7c a1       	ldd	r23, Y+36	; 0x24
    126c:	8d a1       	ldd	r24, Y+37	; 0x25
    126e:	9e a1       	ldd	r25, Y+38	; 0x26
    1270:	20 e0       	ldi	r18, 0x00	; 0
    1272:	30 e0       	ldi	r19, 0x00	; 0
    1274:	40 e8       	ldi	r20, 0x80	; 128
    1276:	5f e3       	ldi	r21, 0x3F	; 63
    1278:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    127c:	88 23       	and	r24, r24
    127e:	2c f4       	brge	.+10     	; 0x128a <LCD_voidInit+0x3e2>
		__ticks = 1;
    1280:	81 e0       	ldi	r24, 0x01	; 1
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	9a a3       	std	Y+34, r25	; 0x22
    1286:	89 a3       	std	Y+33, r24	; 0x21
    1288:	3f c0       	rjmp	.+126    	; 0x1308 <LCD_voidInit+0x460>
	else if (__tmp > 65535)
    128a:	6b a1       	ldd	r22, Y+35	; 0x23
    128c:	7c a1       	ldd	r23, Y+36	; 0x24
    128e:	8d a1       	ldd	r24, Y+37	; 0x25
    1290:	9e a1       	ldd	r25, Y+38	; 0x26
    1292:	20 e0       	ldi	r18, 0x00	; 0
    1294:	3f ef       	ldi	r19, 0xFF	; 255
    1296:	4f e7       	ldi	r20, 0x7F	; 127
    1298:	57 e4       	ldi	r21, 0x47	; 71
    129a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    129e:	18 16       	cp	r1, r24
    12a0:	4c f5       	brge	.+82     	; 0x12f4 <LCD_voidInit+0x44c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12a2:	6f a1       	ldd	r22, Y+39	; 0x27
    12a4:	78 a5       	ldd	r23, Y+40	; 0x28
    12a6:	89 a5       	ldd	r24, Y+41	; 0x29
    12a8:	9a a5       	ldd	r25, Y+42	; 0x2a
    12aa:	20 e0       	ldi	r18, 0x00	; 0
    12ac:	30 e0       	ldi	r19, 0x00	; 0
    12ae:	40 e2       	ldi	r20, 0x20	; 32
    12b0:	51 e4       	ldi	r21, 0x41	; 65
    12b2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    12b6:	dc 01       	movw	r26, r24
    12b8:	cb 01       	movw	r24, r22
    12ba:	bc 01       	movw	r22, r24
    12bc:	cd 01       	movw	r24, r26
    12be:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    12c2:	dc 01       	movw	r26, r24
    12c4:	cb 01       	movw	r24, r22
    12c6:	9a a3       	std	Y+34, r25	; 0x22
    12c8:	89 a3       	std	Y+33, r24	; 0x21
    12ca:	0f c0       	rjmp	.+30     	; 0x12ea <LCD_voidInit+0x442>
    12cc:	89 e1       	ldi	r24, 0x19	; 25
    12ce:	90 e0       	ldi	r25, 0x00	; 0
    12d0:	98 a3       	std	Y+32, r25	; 0x20
    12d2:	8f 8f       	std	Y+31, r24	; 0x1f
    12d4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    12d6:	98 a1       	ldd	r25, Y+32	; 0x20
    12d8:	01 97       	sbiw	r24, 0x01	; 1
    12da:	f1 f7       	brne	.-4      	; 0x12d8 <LCD_voidInit+0x430>
    12dc:	98 a3       	std	Y+32, r25	; 0x20
    12de:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12e0:	89 a1       	ldd	r24, Y+33	; 0x21
    12e2:	9a a1       	ldd	r25, Y+34	; 0x22
    12e4:	01 97       	sbiw	r24, 0x01	; 1
    12e6:	9a a3       	std	Y+34, r25	; 0x22
    12e8:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12ea:	89 a1       	ldd	r24, Y+33	; 0x21
    12ec:	9a a1       	ldd	r25, Y+34	; 0x22
    12ee:	00 97       	sbiw	r24, 0x00	; 0
    12f0:	69 f7       	brne	.-38     	; 0x12cc <LCD_voidInit+0x424>
    12f2:	14 c0       	rjmp	.+40     	; 0x131c <LCD_voidInit+0x474>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12f4:	6b a1       	ldd	r22, Y+35	; 0x23
    12f6:	7c a1       	ldd	r23, Y+36	; 0x24
    12f8:	8d a1       	ldd	r24, Y+37	; 0x25
    12fa:	9e a1       	ldd	r25, Y+38	; 0x26
    12fc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1300:	dc 01       	movw	r26, r24
    1302:	cb 01       	movw	r24, r22
    1304:	9a a3       	std	Y+34, r25	; 0x22
    1306:	89 a3       	std	Y+33, r24	; 0x21
    1308:	89 a1       	ldd	r24, Y+33	; 0x21
    130a:	9a a1       	ldd	r25, Y+34	; 0x22
    130c:	9e 8f       	std	Y+30, r25	; 0x1e
    130e:	8d 8f       	std	Y+29, r24	; 0x1d
    1310:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1312:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1314:	01 97       	sbiw	r24, 0x01	; 1
    1316:	f1 f7       	brne	.-4      	; 0x1314 <LCD_voidInit+0x46c>
    1318:	9e 8f       	std	Y+30, r25	; 0x1e
    131a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	LCD_voidSendCommand(LCD_CLEAR);
    131c:	81 e0       	ldi	r24, 0x01	; 1
    131e:	0e 94 84 0a 	call	0x1508	; 0x1508 <LCD_voidSendCommand>
    1322:	80 e0       	ldi	r24, 0x00	; 0
    1324:	90 e0       	ldi	r25, 0x00	; 0
    1326:	a0 e0       	ldi	r26, 0x00	; 0
    1328:	b0 e4       	ldi	r27, 0x40	; 64
    132a:	89 8f       	std	Y+25, r24	; 0x19
    132c:	9a 8f       	std	Y+26, r25	; 0x1a
    132e:	ab 8f       	std	Y+27, r26	; 0x1b
    1330:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1332:	69 8d       	ldd	r22, Y+25	; 0x19
    1334:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1336:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1338:	9c 8d       	ldd	r25, Y+28	; 0x1c
    133a:	20 e0       	ldi	r18, 0x00	; 0
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	4a e7       	ldi	r20, 0x7A	; 122
    1340:	53 e4       	ldi	r21, 0x43	; 67
    1342:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1346:	dc 01       	movw	r26, r24
    1348:	cb 01       	movw	r24, r22
    134a:	8d 8b       	std	Y+21, r24	; 0x15
    134c:	9e 8b       	std	Y+22, r25	; 0x16
    134e:	af 8b       	std	Y+23, r26	; 0x17
    1350:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1352:	6d 89       	ldd	r22, Y+21	; 0x15
    1354:	7e 89       	ldd	r23, Y+22	; 0x16
    1356:	8f 89       	ldd	r24, Y+23	; 0x17
    1358:	98 8d       	ldd	r25, Y+24	; 0x18
    135a:	20 e0       	ldi	r18, 0x00	; 0
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	40 e8       	ldi	r20, 0x80	; 128
    1360:	5f e3       	ldi	r21, 0x3F	; 63
    1362:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1366:	88 23       	and	r24, r24
    1368:	2c f4       	brge	.+10     	; 0x1374 <LCD_voidInit+0x4cc>
		__ticks = 1;
    136a:	81 e0       	ldi	r24, 0x01	; 1
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	9c 8b       	std	Y+20, r25	; 0x14
    1370:	8b 8b       	std	Y+19, r24	; 0x13
    1372:	3f c0       	rjmp	.+126    	; 0x13f2 <LCD_voidInit+0x54a>
	else if (__tmp > 65535)
    1374:	6d 89       	ldd	r22, Y+21	; 0x15
    1376:	7e 89       	ldd	r23, Y+22	; 0x16
    1378:	8f 89       	ldd	r24, Y+23	; 0x17
    137a:	98 8d       	ldd	r25, Y+24	; 0x18
    137c:	20 e0       	ldi	r18, 0x00	; 0
    137e:	3f ef       	ldi	r19, 0xFF	; 255
    1380:	4f e7       	ldi	r20, 0x7F	; 127
    1382:	57 e4       	ldi	r21, 0x47	; 71
    1384:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1388:	18 16       	cp	r1, r24
    138a:	4c f5       	brge	.+82     	; 0x13de <LCD_voidInit+0x536>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    138c:	69 8d       	ldd	r22, Y+25	; 0x19
    138e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1390:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1392:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1394:	20 e0       	ldi	r18, 0x00	; 0
    1396:	30 e0       	ldi	r19, 0x00	; 0
    1398:	40 e2       	ldi	r20, 0x20	; 32
    139a:	51 e4       	ldi	r21, 0x41	; 65
    139c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    13a0:	dc 01       	movw	r26, r24
    13a2:	cb 01       	movw	r24, r22
    13a4:	bc 01       	movw	r22, r24
    13a6:	cd 01       	movw	r24, r26
    13a8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    13ac:	dc 01       	movw	r26, r24
    13ae:	cb 01       	movw	r24, r22
    13b0:	9c 8b       	std	Y+20, r25	; 0x14
    13b2:	8b 8b       	std	Y+19, r24	; 0x13
    13b4:	0f c0       	rjmp	.+30     	; 0x13d4 <LCD_voidInit+0x52c>
    13b6:	89 e1       	ldi	r24, 0x19	; 25
    13b8:	90 e0       	ldi	r25, 0x00	; 0
    13ba:	9a 8b       	std	Y+18, r25	; 0x12
    13bc:	89 8b       	std	Y+17, r24	; 0x11
    13be:	89 89       	ldd	r24, Y+17	; 0x11
    13c0:	9a 89       	ldd	r25, Y+18	; 0x12
    13c2:	01 97       	sbiw	r24, 0x01	; 1
    13c4:	f1 f7       	brne	.-4      	; 0x13c2 <LCD_voidInit+0x51a>
    13c6:	9a 8b       	std	Y+18, r25	; 0x12
    13c8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13ca:	8b 89       	ldd	r24, Y+19	; 0x13
    13cc:	9c 89       	ldd	r25, Y+20	; 0x14
    13ce:	01 97       	sbiw	r24, 0x01	; 1
    13d0:	9c 8b       	std	Y+20, r25	; 0x14
    13d2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    13d4:	8b 89       	ldd	r24, Y+19	; 0x13
    13d6:	9c 89       	ldd	r25, Y+20	; 0x14
    13d8:	00 97       	sbiw	r24, 0x00	; 0
    13da:	69 f7       	brne	.-38     	; 0x13b6 <LCD_voidInit+0x50e>
    13dc:	14 c0       	rjmp	.+40     	; 0x1406 <LCD_voidInit+0x55e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    13de:	6d 89       	ldd	r22, Y+21	; 0x15
    13e0:	7e 89       	ldd	r23, Y+22	; 0x16
    13e2:	8f 89       	ldd	r24, Y+23	; 0x17
    13e4:	98 8d       	ldd	r25, Y+24	; 0x18
    13e6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    13ea:	dc 01       	movw	r26, r24
    13ec:	cb 01       	movw	r24, r22
    13ee:	9c 8b       	std	Y+20, r25	; 0x14
    13f0:	8b 8b       	std	Y+19, r24	; 0x13
    13f2:	8b 89       	ldd	r24, Y+19	; 0x13
    13f4:	9c 89       	ldd	r25, Y+20	; 0x14
    13f6:	98 8b       	std	Y+16, r25	; 0x10
    13f8:	8f 87       	std	Y+15, r24	; 0x0f
    13fa:	8f 85       	ldd	r24, Y+15	; 0x0f
    13fc:	98 89       	ldd	r25, Y+16	; 0x10
    13fe:	01 97       	sbiw	r24, 0x01	; 1
    1400:	f1 f7       	brne	.-4      	; 0x13fe <LCD_voidInit+0x556>
    1402:	98 8b       	std	Y+16, r25	; 0x10
    1404:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);

	LCD_voidSendCommand(LCD_ENTRY_MODE);
    1406:	86 e0       	ldi	r24, 0x06	; 6
    1408:	0e 94 84 0a 	call	0x1508	; 0x1508 <LCD_voidSendCommand>
    140c:	80 e0       	ldi	r24, 0x00	; 0
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	a0 e8       	ldi	r26, 0x80	; 128
    1412:	bf e3       	ldi	r27, 0x3F	; 63
    1414:	8b 87       	std	Y+11, r24	; 0x0b
    1416:	9c 87       	std	Y+12, r25	; 0x0c
    1418:	ad 87       	std	Y+13, r26	; 0x0d
    141a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    141c:	6b 85       	ldd	r22, Y+11	; 0x0b
    141e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1420:	8d 85       	ldd	r24, Y+13	; 0x0d
    1422:	9e 85       	ldd	r25, Y+14	; 0x0e
    1424:	20 e0       	ldi	r18, 0x00	; 0
    1426:	30 e0       	ldi	r19, 0x00	; 0
    1428:	4a e7       	ldi	r20, 0x7A	; 122
    142a:	53 e4       	ldi	r21, 0x43	; 67
    142c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1430:	dc 01       	movw	r26, r24
    1432:	cb 01       	movw	r24, r22
    1434:	8f 83       	std	Y+7, r24	; 0x07
    1436:	98 87       	std	Y+8, r25	; 0x08
    1438:	a9 87       	std	Y+9, r26	; 0x09
    143a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    143c:	6f 81       	ldd	r22, Y+7	; 0x07
    143e:	78 85       	ldd	r23, Y+8	; 0x08
    1440:	89 85       	ldd	r24, Y+9	; 0x09
    1442:	9a 85       	ldd	r25, Y+10	; 0x0a
    1444:	20 e0       	ldi	r18, 0x00	; 0
    1446:	30 e0       	ldi	r19, 0x00	; 0
    1448:	40 e8       	ldi	r20, 0x80	; 128
    144a:	5f e3       	ldi	r21, 0x3F	; 63
    144c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1450:	88 23       	and	r24, r24
    1452:	2c f4       	brge	.+10     	; 0x145e <LCD_voidInit+0x5b6>
		__ticks = 1;
    1454:	81 e0       	ldi	r24, 0x01	; 1
    1456:	90 e0       	ldi	r25, 0x00	; 0
    1458:	9e 83       	std	Y+6, r25	; 0x06
    145a:	8d 83       	std	Y+5, r24	; 0x05
    145c:	3f c0       	rjmp	.+126    	; 0x14dc <LCD_voidInit+0x634>
	else if (__tmp > 65535)
    145e:	6f 81       	ldd	r22, Y+7	; 0x07
    1460:	78 85       	ldd	r23, Y+8	; 0x08
    1462:	89 85       	ldd	r24, Y+9	; 0x09
    1464:	9a 85       	ldd	r25, Y+10	; 0x0a
    1466:	20 e0       	ldi	r18, 0x00	; 0
    1468:	3f ef       	ldi	r19, 0xFF	; 255
    146a:	4f e7       	ldi	r20, 0x7F	; 127
    146c:	57 e4       	ldi	r21, 0x47	; 71
    146e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1472:	18 16       	cp	r1, r24
    1474:	4c f5       	brge	.+82     	; 0x14c8 <LCD_voidInit+0x620>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1476:	6b 85       	ldd	r22, Y+11	; 0x0b
    1478:	7c 85       	ldd	r23, Y+12	; 0x0c
    147a:	8d 85       	ldd	r24, Y+13	; 0x0d
    147c:	9e 85       	ldd	r25, Y+14	; 0x0e
    147e:	20 e0       	ldi	r18, 0x00	; 0
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	40 e2       	ldi	r20, 0x20	; 32
    1484:	51 e4       	ldi	r21, 0x41	; 65
    1486:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    148a:	dc 01       	movw	r26, r24
    148c:	cb 01       	movw	r24, r22
    148e:	bc 01       	movw	r22, r24
    1490:	cd 01       	movw	r24, r26
    1492:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1496:	dc 01       	movw	r26, r24
    1498:	cb 01       	movw	r24, r22
    149a:	9e 83       	std	Y+6, r25	; 0x06
    149c:	8d 83       	std	Y+5, r24	; 0x05
    149e:	0f c0       	rjmp	.+30     	; 0x14be <LCD_voidInit+0x616>
    14a0:	89 e1       	ldi	r24, 0x19	; 25
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	9c 83       	std	Y+4, r25	; 0x04
    14a6:	8b 83       	std	Y+3, r24	; 0x03
    14a8:	8b 81       	ldd	r24, Y+3	; 0x03
    14aa:	9c 81       	ldd	r25, Y+4	; 0x04
    14ac:	01 97       	sbiw	r24, 0x01	; 1
    14ae:	f1 f7       	brne	.-4      	; 0x14ac <LCD_voidInit+0x604>
    14b0:	9c 83       	std	Y+4, r25	; 0x04
    14b2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14b4:	8d 81       	ldd	r24, Y+5	; 0x05
    14b6:	9e 81       	ldd	r25, Y+6	; 0x06
    14b8:	01 97       	sbiw	r24, 0x01	; 1
    14ba:	9e 83       	std	Y+6, r25	; 0x06
    14bc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14be:	8d 81       	ldd	r24, Y+5	; 0x05
    14c0:	9e 81       	ldd	r25, Y+6	; 0x06
    14c2:	00 97       	sbiw	r24, 0x00	; 0
    14c4:	69 f7       	brne	.-38     	; 0x14a0 <LCD_voidInit+0x5f8>
    14c6:	14 c0       	rjmp	.+40     	; 0x14f0 <LCD_voidInit+0x648>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14c8:	6f 81       	ldd	r22, Y+7	; 0x07
    14ca:	78 85       	ldd	r23, Y+8	; 0x08
    14cc:	89 85       	ldd	r24, Y+9	; 0x09
    14ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    14d0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    14d4:	dc 01       	movw	r26, r24
    14d6:	cb 01       	movw	r24, r22
    14d8:	9e 83       	std	Y+6, r25	; 0x06
    14da:	8d 83       	std	Y+5, r24	; 0x05
    14dc:	8d 81       	ldd	r24, Y+5	; 0x05
    14de:	9e 81       	ldd	r25, Y+6	; 0x06
    14e0:	9a 83       	std	Y+2, r25	; 0x02
    14e2:	89 83       	std	Y+1, r24	; 0x01
    14e4:	89 81       	ldd	r24, Y+1	; 0x01
    14e6:	9a 81       	ldd	r25, Y+2	; 0x02
    14e8:	01 97       	sbiw	r24, 0x01	; 1
    14ea:	f1 f7       	brne	.-4      	; 0x14e8 <LCD_voidInit+0x640>
    14ec:	9a 83       	std	Y+2, r25	; 0x02
    14ee:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    14f0:	cc 5a       	subi	r28, 0xAC	; 172
    14f2:	df 4f       	sbci	r29, 0xFF	; 255
    14f4:	0f b6       	in	r0, 0x3f	; 63
    14f6:	f8 94       	cli
    14f8:	de bf       	out	0x3e, r29	; 62
    14fa:	0f be       	out	0x3f, r0	; 63
    14fc:	cd bf       	out	0x3d, r28	; 61
    14fe:	cf 91       	pop	r28
    1500:	df 91       	pop	r29
    1502:	1f 91       	pop	r17
    1504:	0f 91       	pop	r16
    1506:	08 95       	ret

00001508 <LCD_voidSendCommand>:

void LCD_voidSendCommand(u8 command)
{
    1508:	df 93       	push	r29
    150a:	cf 93       	push	r28
    150c:	0f 92       	push	r0
    150e:	cd b7       	in	r28, 0x3d	; 61
    1510:	de b7       	in	r29, 0x3e	; 62
    1512:	89 83       	std	Y+1, r24	; 0x01
	DIO_enumSetPortValue(LCD_DATA_PORT, command);
    1514:	82 e0       	ldi	r24, 0x02	; 2
    1516:	69 81       	ldd	r22, Y+1	; 0x01
    1518:	0e 94 a3 13 	call	0x2746	; 0x2746 <DIO_enumSetPortValue>
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RS, DIO_PIN_LOW);
    151c:	83 e0       	ldi	r24, 0x03	; 3
    151e:	60 e0       	ldi	r22, 0x00	; 0
    1520:	40 e0       	ldi	r20, 0x00	; 0
    1522:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RW, DIO_PIN_LOW);
    1526:	83 e0       	ldi	r24, 0x03	; 3
    1528:	61 e0       	ldi	r22, 0x01	; 1
    152a:	40 e0       	ldi	r20, 0x00	; 0
    152c:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>

	//Send Pulse
	LCD_voidSendPulse();
    1530:	0e 94 fc 0a 	call	0x15f8	; 0x15f8 <LCD_voidSendPulse>
}
    1534:	0f 90       	pop	r0
    1536:	cf 91       	pop	r28
    1538:	df 91       	pop	r29
    153a:	08 95       	ret

0000153c <LCD_voidSendData>:

void LCD_voidSendData(u8 data)
{
    153c:	df 93       	push	r29
    153e:	cf 93       	push	r28
    1540:	0f 92       	push	r0
    1542:	cd b7       	in	r28, 0x3d	; 61
    1544:	de b7       	in	r29, 0x3e	; 62
    1546:	89 83       	std	Y+1, r24	; 0x01
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RS, DIO_PIN_HIGH);
    1548:	83 e0       	ldi	r24, 0x03	; 3
    154a:	60 e0       	ldi	r22, 0x00	; 0
    154c:	41 e0       	ldi	r20, 0x01	; 1
    154e:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RW, DIO_PIN_LOW);
    1552:	83 e0       	ldi	r24, 0x03	; 3
    1554:	61 e0       	ldi	r22, 0x01	; 1
    1556:	40 e0       	ldi	r20, 0x00	; 0
    1558:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
	DIO_enumSetPortValue(LCD_DATA_PORT, data);
    155c:	82 e0       	ldi	r24, 0x02	; 2
    155e:	69 81       	ldd	r22, Y+1	; 0x01
    1560:	0e 94 a3 13 	call	0x2746	; 0x2746 <DIO_enumSetPortValue>

	//Send Pulse
	LCD_voidSendPulse();
    1564:	0e 94 fc 0a 	call	0x15f8	; 0x15f8 <LCD_voidSendPulse>
}
    1568:	0f 90       	pop	r0
    156a:	cf 91       	pop	r28
    156c:	df 91       	pop	r29
    156e:	08 95       	ret

00001570 <LCD_voidSetCursorPosition>:

void LCD_voidSetCursorPosition(u8 row, u8 col)
{
    1570:	df 93       	push	r29
    1572:	cf 93       	push	r28
    1574:	00 d0       	rcall	.+0      	; 0x1576 <LCD_voidSetCursorPosition+0x6>
    1576:	0f 92       	push	r0
    1578:	cd b7       	in	r28, 0x3d	; 61
    157a:	de b7       	in	r29, 0x3e	; 62
    157c:	8a 83       	std	Y+2, r24	; 0x02
    157e:	6b 83       	std	Y+3, r22	; 0x03
	u8 pos;
	if(row == 1)
    1580:	8a 81       	ldd	r24, Y+2	; 0x02
    1582:	81 30       	cpi	r24, 0x01	; 1
    1584:	21 f4       	brne	.+8      	; 0x158e <LCD_voidSetCursorPosition+0x1e>
		pos = LCD_CURSOR + (col - 1);
    1586:	8b 81       	ldd	r24, Y+3	; 0x03
    1588:	81 58       	subi	r24, 0x81	; 129
    158a:	89 83       	std	Y+1, r24	; 0x01
    158c:	03 c0       	rjmp	.+6      	; 0x1594 <LCD_voidSetCursorPosition+0x24>
	else
		pos = LCD_CURSOR + (col - 1) + 64;
    158e:	8b 81       	ldd	r24, Y+3	; 0x03
    1590:	81 54       	subi	r24, 0x41	; 65
    1592:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidSendCommand(pos);
    1594:	89 81       	ldd	r24, Y+1	; 0x01
    1596:	0e 94 84 0a 	call	0x1508	; 0x1508 <LCD_voidSendCommand>
}
    159a:	0f 90       	pop	r0
    159c:	0f 90       	pop	r0
    159e:	0f 90       	pop	r0
    15a0:	cf 91       	pop	r28
    15a2:	df 91       	pop	r29
    15a4:	08 95       	ret

000015a6 <LCD_voidSendString>:

void LCD_voidSendString(u8* str)
{
    15a6:	df 93       	push	r29
    15a8:	cf 93       	push	r28
    15aa:	00 d0       	rcall	.+0      	; 0x15ac <LCD_voidSendString+0x6>
    15ac:	0f 92       	push	r0
    15ae:	cd b7       	in	r28, 0x3d	; 61
    15b0:	de b7       	in	r29, 0x3e	; 62
    15b2:	9b 83       	std	Y+3, r25	; 0x03
    15b4:	8a 83       	std	Y+2, r24	; 0x02
	u8 ptr = 0;
    15b6:	19 82       	std	Y+1, r1	; 0x01
    15b8:	0e c0       	rjmp	.+28     	; 0x15d6 <LCD_voidSendString+0x30>
	while(str[ptr] != '\0')
	{
		LCD_voidSendData(str[ptr]);
    15ba:	89 81       	ldd	r24, Y+1	; 0x01
    15bc:	28 2f       	mov	r18, r24
    15be:	30 e0       	ldi	r19, 0x00	; 0
    15c0:	8a 81       	ldd	r24, Y+2	; 0x02
    15c2:	9b 81       	ldd	r25, Y+3	; 0x03
    15c4:	fc 01       	movw	r30, r24
    15c6:	e2 0f       	add	r30, r18
    15c8:	f3 1f       	adc	r31, r19
    15ca:	80 81       	ld	r24, Z
    15cc:	0e 94 9e 0a 	call	0x153c	; 0x153c <LCD_voidSendData>
		ptr++;
    15d0:	89 81       	ldd	r24, Y+1	; 0x01
    15d2:	8f 5f       	subi	r24, 0xFF	; 255
    15d4:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_voidSendString(u8* str)
{
	u8 ptr = 0;
	while(str[ptr] != '\0')
    15d6:	89 81       	ldd	r24, Y+1	; 0x01
    15d8:	28 2f       	mov	r18, r24
    15da:	30 e0       	ldi	r19, 0x00	; 0
    15dc:	8a 81       	ldd	r24, Y+2	; 0x02
    15de:	9b 81       	ldd	r25, Y+3	; 0x03
    15e0:	fc 01       	movw	r30, r24
    15e2:	e2 0f       	add	r30, r18
    15e4:	f3 1f       	adc	r31, r19
    15e6:	80 81       	ld	r24, Z
    15e8:	88 23       	and	r24, r24
    15ea:	39 f7       	brne	.-50     	; 0x15ba <LCD_voidSendString+0x14>
	{
		LCD_voidSendData(str[ptr]);
		ptr++;
	}
}
    15ec:	0f 90       	pop	r0
    15ee:	0f 90       	pop	r0
    15f0:	0f 90       	pop	r0
    15f2:	cf 91       	pop	r28
    15f4:	df 91       	pop	r29
    15f6:	08 95       	ret

000015f8 <LCD_voidSendPulse>:
static void LCD_voidSendPulse()
{
    15f8:	df 93       	push	r29
    15fa:	cf 93       	push	r28
    15fc:	cd b7       	in	r28, 0x3d	; 61
    15fe:	de b7       	in	r29, 0x3e	; 62
    1600:	2e 97       	sbiw	r28, 0x0e	; 14
    1602:	0f b6       	in	r0, 0x3f	; 63
    1604:	f8 94       	cli
    1606:	de bf       	out	0x3e, r29	; 62
    1608:	0f be       	out	0x3f, r0	; 63
    160a:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_EN, DIO_PIN_HIGH);
    160c:	83 e0       	ldi	r24, 0x03	; 3
    160e:	62 e0       	ldi	r22, 0x02	; 2
    1610:	41 e0       	ldi	r20, 0x01	; 1
    1612:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
    1616:	80 e0       	ldi	r24, 0x00	; 0
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	a0 e8       	ldi	r26, 0x80	; 128
    161c:	bf e3       	ldi	r27, 0x3F	; 63
    161e:	8b 87       	std	Y+11, r24	; 0x0b
    1620:	9c 87       	std	Y+12, r25	; 0x0c
    1622:	ad 87       	std	Y+13, r26	; 0x0d
    1624:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1626:	6b 85       	ldd	r22, Y+11	; 0x0b
    1628:	7c 85       	ldd	r23, Y+12	; 0x0c
    162a:	8d 85       	ldd	r24, Y+13	; 0x0d
    162c:	9e 85       	ldd	r25, Y+14	; 0x0e
    162e:	20 e0       	ldi	r18, 0x00	; 0
    1630:	30 e0       	ldi	r19, 0x00	; 0
    1632:	4a e7       	ldi	r20, 0x7A	; 122
    1634:	53 e4       	ldi	r21, 0x43	; 67
    1636:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    163a:	dc 01       	movw	r26, r24
    163c:	cb 01       	movw	r24, r22
    163e:	8f 83       	std	Y+7, r24	; 0x07
    1640:	98 87       	std	Y+8, r25	; 0x08
    1642:	a9 87       	std	Y+9, r26	; 0x09
    1644:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1646:	6f 81       	ldd	r22, Y+7	; 0x07
    1648:	78 85       	ldd	r23, Y+8	; 0x08
    164a:	89 85       	ldd	r24, Y+9	; 0x09
    164c:	9a 85       	ldd	r25, Y+10	; 0x0a
    164e:	20 e0       	ldi	r18, 0x00	; 0
    1650:	30 e0       	ldi	r19, 0x00	; 0
    1652:	40 e8       	ldi	r20, 0x80	; 128
    1654:	5f e3       	ldi	r21, 0x3F	; 63
    1656:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    165a:	88 23       	and	r24, r24
    165c:	2c f4       	brge	.+10     	; 0x1668 <LCD_voidSendPulse+0x70>
		__ticks = 1;
    165e:	81 e0       	ldi	r24, 0x01	; 1
    1660:	90 e0       	ldi	r25, 0x00	; 0
    1662:	9e 83       	std	Y+6, r25	; 0x06
    1664:	8d 83       	std	Y+5, r24	; 0x05
    1666:	3f c0       	rjmp	.+126    	; 0x16e6 <LCD_voidSendPulse+0xee>
	else if (__tmp > 65535)
    1668:	6f 81       	ldd	r22, Y+7	; 0x07
    166a:	78 85       	ldd	r23, Y+8	; 0x08
    166c:	89 85       	ldd	r24, Y+9	; 0x09
    166e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1670:	20 e0       	ldi	r18, 0x00	; 0
    1672:	3f ef       	ldi	r19, 0xFF	; 255
    1674:	4f e7       	ldi	r20, 0x7F	; 127
    1676:	57 e4       	ldi	r21, 0x47	; 71
    1678:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    167c:	18 16       	cp	r1, r24
    167e:	4c f5       	brge	.+82     	; 0x16d2 <LCD_voidSendPulse+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1680:	6b 85       	ldd	r22, Y+11	; 0x0b
    1682:	7c 85       	ldd	r23, Y+12	; 0x0c
    1684:	8d 85       	ldd	r24, Y+13	; 0x0d
    1686:	9e 85       	ldd	r25, Y+14	; 0x0e
    1688:	20 e0       	ldi	r18, 0x00	; 0
    168a:	30 e0       	ldi	r19, 0x00	; 0
    168c:	40 e2       	ldi	r20, 0x20	; 32
    168e:	51 e4       	ldi	r21, 0x41	; 65
    1690:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1694:	dc 01       	movw	r26, r24
    1696:	cb 01       	movw	r24, r22
    1698:	bc 01       	movw	r22, r24
    169a:	cd 01       	movw	r24, r26
    169c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    16a0:	dc 01       	movw	r26, r24
    16a2:	cb 01       	movw	r24, r22
    16a4:	9e 83       	std	Y+6, r25	; 0x06
    16a6:	8d 83       	std	Y+5, r24	; 0x05
    16a8:	0f c0       	rjmp	.+30     	; 0x16c8 <LCD_voidSendPulse+0xd0>
    16aa:	89 e1       	ldi	r24, 0x19	; 25
    16ac:	90 e0       	ldi	r25, 0x00	; 0
    16ae:	9c 83       	std	Y+4, r25	; 0x04
    16b0:	8b 83       	std	Y+3, r24	; 0x03
    16b2:	8b 81       	ldd	r24, Y+3	; 0x03
    16b4:	9c 81       	ldd	r25, Y+4	; 0x04
    16b6:	01 97       	sbiw	r24, 0x01	; 1
    16b8:	f1 f7       	brne	.-4      	; 0x16b6 <LCD_voidSendPulse+0xbe>
    16ba:	9c 83       	std	Y+4, r25	; 0x04
    16bc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16be:	8d 81       	ldd	r24, Y+5	; 0x05
    16c0:	9e 81       	ldd	r25, Y+6	; 0x06
    16c2:	01 97       	sbiw	r24, 0x01	; 1
    16c4:	9e 83       	std	Y+6, r25	; 0x06
    16c6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16c8:	8d 81       	ldd	r24, Y+5	; 0x05
    16ca:	9e 81       	ldd	r25, Y+6	; 0x06
    16cc:	00 97       	sbiw	r24, 0x00	; 0
    16ce:	69 f7       	brne	.-38     	; 0x16aa <LCD_voidSendPulse+0xb2>
    16d0:	14 c0       	rjmp	.+40     	; 0x16fa <LCD_voidSendPulse+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16d2:	6f 81       	ldd	r22, Y+7	; 0x07
    16d4:	78 85       	ldd	r23, Y+8	; 0x08
    16d6:	89 85       	ldd	r24, Y+9	; 0x09
    16d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    16da:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    16de:	dc 01       	movw	r26, r24
    16e0:	cb 01       	movw	r24, r22
    16e2:	9e 83       	std	Y+6, r25	; 0x06
    16e4:	8d 83       	std	Y+5, r24	; 0x05
    16e6:	8d 81       	ldd	r24, Y+5	; 0x05
    16e8:	9e 81       	ldd	r25, Y+6	; 0x06
    16ea:	9a 83       	std	Y+2, r25	; 0x02
    16ec:	89 83       	std	Y+1, r24	; 0x01
    16ee:	89 81       	ldd	r24, Y+1	; 0x01
    16f0:	9a 81       	ldd	r25, Y+2	; 0x02
    16f2:	01 97       	sbiw	r24, 0x01	; 1
    16f4:	f1 f7       	brne	.-4      	; 0x16f2 <LCD_voidSendPulse+0xfa>
    16f6:	9a 83       	std	Y+2, r25	; 0x02
    16f8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_EN, DIO_PIN_LOW);
    16fa:	83 e0       	ldi	r24, 0x03	; 3
    16fc:	62 e0       	ldi	r22, 0x02	; 2
    16fe:	40 e0       	ldi	r20, 0x00	; 0
    1700:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>

}
    1704:	2e 96       	adiw	r28, 0x0e	; 14
    1706:	0f b6       	in	r0, 0x3f	; 63
    1708:	f8 94       	cli
    170a:	de bf       	out	0x3e, r29	; 62
    170c:	0f be       	out	0x3f, r0	; 63
    170e:	cd bf       	out	0x3d, r28	; 61
    1710:	cf 91       	pop	r28
    1712:	df 91       	pop	r29
    1714:	08 95       	ret

00001716 <CLCD_voidClearScreen>:

void CLCD_voidClearScreen(void)
{
    1716:	df 93       	push	r29
    1718:	cf 93       	push	r28
    171a:	cd b7       	in	r28, 0x3d	; 61
    171c:	de b7       	in	r29, 0x3e	; 62
    171e:	2e 97       	sbiw	r28, 0x0e	; 14
    1720:	0f b6       	in	r0, 0x3f	; 63
    1722:	f8 94       	cli
    1724:	de bf       	out	0x3e, r29	; 62
    1726:	0f be       	out	0x3f, r0	; 63
    1728:	cd bf       	out	0x3d, r28	; 61
	LCD_voidSendCommand(LCD_CLEAR);
    172a:	81 e0       	ldi	r24, 0x01	; 1
    172c:	0e 94 84 0a 	call	0x1508	; 0x1508 <LCD_voidSendCommand>
    1730:	80 e0       	ldi	r24, 0x00	; 0
    1732:	90 e0       	ldi	r25, 0x00	; 0
    1734:	a0 e2       	ldi	r26, 0x20	; 32
    1736:	b1 e4       	ldi	r27, 0x41	; 65
    1738:	8b 87       	std	Y+11, r24	; 0x0b
    173a:	9c 87       	std	Y+12, r25	; 0x0c
    173c:	ad 87       	std	Y+13, r26	; 0x0d
    173e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1740:	6b 85       	ldd	r22, Y+11	; 0x0b
    1742:	7c 85       	ldd	r23, Y+12	; 0x0c
    1744:	8d 85       	ldd	r24, Y+13	; 0x0d
    1746:	9e 85       	ldd	r25, Y+14	; 0x0e
    1748:	20 e0       	ldi	r18, 0x00	; 0
    174a:	30 e0       	ldi	r19, 0x00	; 0
    174c:	4a e7       	ldi	r20, 0x7A	; 122
    174e:	53 e4       	ldi	r21, 0x43	; 67
    1750:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1754:	dc 01       	movw	r26, r24
    1756:	cb 01       	movw	r24, r22
    1758:	8f 83       	std	Y+7, r24	; 0x07
    175a:	98 87       	std	Y+8, r25	; 0x08
    175c:	a9 87       	std	Y+9, r26	; 0x09
    175e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1760:	6f 81       	ldd	r22, Y+7	; 0x07
    1762:	78 85       	ldd	r23, Y+8	; 0x08
    1764:	89 85       	ldd	r24, Y+9	; 0x09
    1766:	9a 85       	ldd	r25, Y+10	; 0x0a
    1768:	20 e0       	ldi	r18, 0x00	; 0
    176a:	30 e0       	ldi	r19, 0x00	; 0
    176c:	40 e8       	ldi	r20, 0x80	; 128
    176e:	5f e3       	ldi	r21, 0x3F	; 63
    1770:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1774:	88 23       	and	r24, r24
    1776:	2c f4       	brge	.+10     	; 0x1782 <CLCD_voidClearScreen+0x6c>
		__ticks = 1;
    1778:	81 e0       	ldi	r24, 0x01	; 1
    177a:	90 e0       	ldi	r25, 0x00	; 0
    177c:	9e 83       	std	Y+6, r25	; 0x06
    177e:	8d 83       	std	Y+5, r24	; 0x05
    1780:	3f c0       	rjmp	.+126    	; 0x1800 <CLCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    1782:	6f 81       	ldd	r22, Y+7	; 0x07
    1784:	78 85       	ldd	r23, Y+8	; 0x08
    1786:	89 85       	ldd	r24, Y+9	; 0x09
    1788:	9a 85       	ldd	r25, Y+10	; 0x0a
    178a:	20 e0       	ldi	r18, 0x00	; 0
    178c:	3f ef       	ldi	r19, 0xFF	; 255
    178e:	4f e7       	ldi	r20, 0x7F	; 127
    1790:	57 e4       	ldi	r21, 0x47	; 71
    1792:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1796:	18 16       	cp	r1, r24
    1798:	4c f5       	brge	.+82     	; 0x17ec <CLCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    179a:	6b 85       	ldd	r22, Y+11	; 0x0b
    179c:	7c 85       	ldd	r23, Y+12	; 0x0c
    179e:	8d 85       	ldd	r24, Y+13	; 0x0d
    17a0:	9e 85       	ldd	r25, Y+14	; 0x0e
    17a2:	20 e0       	ldi	r18, 0x00	; 0
    17a4:	30 e0       	ldi	r19, 0x00	; 0
    17a6:	40 e2       	ldi	r20, 0x20	; 32
    17a8:	51 e4       	ldi	r21, 0x41	; 65
    17aa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17ae:	dc 01       	movw	r26, r24
    17b0:	cb 01       	movw	r24, r22
    17b2:	bc 01       	movw	r22, r24
    17b4:	cd 01       	movw	r24, r26
    17b6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    17ba:	dc 01       	movw	r26, r24
    17bc:	cb 01       	movw	r24, r22
    17be:	9e 83       	std	Y+6, r25	; 0x06
    17c0:	8d 83       	std	Y+5, r24	; 0x05
    17c2:	0f c0       	rjmp	.+30     	; 0x17e2 <CLCD_voidClearScreen+0xcc>
    17c4:	89 e1       	ldi	r24, 0x19	; 25
    17c6:	90 e0       	ldi	r25, 0x00	; 0
    17c8:	9c 83       	std	Y+4, r25	; 0x04
    17ca:	8b 83       	std	Y+3, r24	; 0x03
    17cc:	8b 81       	ldd	r24, Y+3	; 0x03
    17ce:	9c 81       	ldd	r25, Y+4	; 0x04
    17d0:	01 97       	sbiw	r24, 0x01	; 1
    17d2:	f1 f7       	brne	.-4      	; 0x17d0 <CLCD_voidClearScreen+0xba>
    17d4:	9c 83       	std	Y+4, r25	; 0x04
    17d6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17d8:	8d 81       	ldd	r24, Y+5	; 0x05
    17da:	9e 81       	ldd	r25, Y+6	; 0x06
    17dc:	01 97       	sbiw	r24, 0x01	; 1
    17de:	9e 83       	std	Y+6, r25	; 0x06
    17e0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17e2:	8d 81       	ldd	r24, Y+5	; 0x05
    17e4:	9e 81       	ldd	r25, Y+6	; 0x06
    17e6:	00 97       	sbiw	r24, 0x00	; 0
    17e8:	69 f7       	brne	.-38     	; 0x17c4 <CLCD_voidClearScreen+0xae>
    17ea:	14 c0       	rjmp	.+40     	; 0x1814 <CLCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17ec:	6f 81       	ldd	r22, Y+7	; 0x07
    17ee:	78 85       	ldd	r23, Y+8	; 0x08
    17f0:	89 85       	ldd	r24, Y+9	; 0x09
    17f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    17f4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    17f8:	dc 01       	movw	r26, r24
    17fa:	cb 01       	movw	r24, r22
    17fc:	9e 83       	std	Y+6, r25	; 0x06
    17fe:	8d 83       	std	Y+5, r24	; 0x05
    1800:	8d 81       	ldd	r24, Y+5	; 0x05
    1802:	9e 81       	ldd	r25, Y+6	; 0x06
    1804:	9a 83       	std	Y+2, r25	; 0x02
    1806:	89 83       	std	Y+1, r24	; 0x01
    1808:	89 81       	ldd	r24, Y+1	; 0x01
    180a:	9a 81       	ldd	r25, Y+2	; 0x02
    180c:	01 97       	sbiw	r24, 0x01	; 1
    180e:	f1 f7       	brne	.-4      	; 0x180c <CLCD_voidClearScreen+0xf6>
    1810:	9a 83       	std	Y+2, r25	; 0x02
    1812:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
}
    1814:	2e 96       	adiw	r28, 0x0e	; 14
    1816:	0f b6       	in	r0, 0x3f	; 63
    1818:	f8 94       	cli
    181a:	de bf       	out	0x3e, r29	; 62
    181c:	0f be       	out	0x3f, r0	; 63
    181e:	cd bf       	out	0x3d, r28	; 61
    1820:	cf 91       	pop	r28
    1822:	df 91       	pop	r29
    1824:	08 95       	ret

00001826 <SSD_voidInit>:
#include "SSD_config.h"

static u8 Local_u8SSDNums[10] = SSD_ArrNums;

void SSD_voidInit(SSD_Type SSD_Configuration)
{
    1826:	df 93       	push	r29
    1828:	cf 93       	push	r28
    182a:	00 d0       	rcall	.+0      	; 0x182c <SSD_voidInit+0x6>
    182c:	00 d0       	rcall	.+0      	; 0x182e <SSD_voidInit+0x8>
    182e:	cd b7       	in	r28, 0x3d	; 61
    1830:	de b7       	in	r29, 0x3e	; 62
    1832:	69 83       	std	Y+1, r22	; 0x01
    1834:	7a 83       	std	Y+2, r23	; 0x02
    1836:	8b 83       	std	Y+3, r24	; 0x03
    1838:	9c 83       	std	Y+4, r25	; 0x04
	DIO_enumSetPortDirection (SSD_Configuration.DataPort, DIO_PORT_OUTPUT);
    183a:	8a 81       	ldd	r24, Y+2	; 0x02
    183c:	6f ef       	ldi	r22, 0xFF	; 255
    183e:	0e 94 56 13 	call	0x26ac	; 0x26ac <DIO_enumSetPortDirection>
}
    1842:	0f 90       	pop	r0
    1844:	0f 90       	pop	r0
    1846:	0f 90       	pop	r0
    1848:	0f 90       	pop	r0
    184a:	cf 91       	pop	r28
    184c:	df 91       	pop	r29
    184e:	08 95       	ret

00001850 <SSD_voidSendNumber>:

void SSD_voidSendNumber(SSD_Type SSD_Configuration, u8 Copy_u8Number)
{
    1850:	df 93       	push	r29
    1852:	cf 93       	push	r28
    1854:	00 d0       	rcall	.+0      	; 0x1856 <SSD_voidSendNumber+0x6>
    1856:	00 d0       	rcall	.+0      	; 0x1858 <SSD_voidSendNumber+0x8>
    1858:	0f 92       	push	r0
    185a:	cd b7       	in	r28, 0x3d	; 61
    185c:	de b7       	in	r29, 0x3e	; 62
    185e:	69 83       	std	Y+1, r22	; 0x01
    1860:	7a 83       	std	Y+2, r23	; 0x02
    1862:	8b 83       	std	Y+3, r24	; 0x03
    1864:	9c 83       	std	Y+4, r25	; 0x04
    1866:	4d 83       	std	Y+5, r20	; 0x05
	if(SSD_Configuration.Type == SSD_COMM_CAT)
    1868:	89 81       	ldd	r24, Y+1	; 0x01
    186a:	88 23       	and	r24, r24
    186c:	69 f4       	brne	.+26     	; 0x1888 <SSD_voidSendNumber+0x38>
	{
		DIO_enumSetPortValue(SSD_Configuration.DataPort, Local_u8SSDNums[Copy_u8Number] );
    186e:	2a 81       	ldd	r18, Y+2	; 0x02
    1870:	8d 81       	ldd	r24, Y+5	; 0x05
    1872:	88 2f       	mov	r24, r24
    1874:	90 e0       	ldi	r25, 0x00	; 0
    1876:	fc 01       	movw	r30, r24
    1878:	e8 59       	subi	r30, 0x98	; 152
    187a:	ff 4f       	sbci	r31, 0xFF	; 255
    187c:	90 81       	ld	r25, Z
    187e:	82 2f       	mov	r24, r18
    1880:	69 2f       	mov	r22, r25
    1882:	0e 94 a3 13 	call	0x2746	; 0x2746 <DIO_enumSetPortValue>
    1886:	11 c0       	rjmp	.+34     	; 0x18aa <SSD_voidSendNumber+0x5a>
	}
	else if(SSD_Configuration.Type == SSD_COMM_AND)
    1888:	89 81       	ldd	r24, Y+1	; 0x01
    188a:	81 30       	cpi	r24, 0x01	; 1
    188c:	71 f4       	brne	.+28     	; 0x18aa <SSD_voidSendNumber+0x5a>
	{
		DIO_enumSetPortValue(SSD_Configuration.DataPort, ~Local_u8SSDNums[Copy_u8Number]);
    188e:	2a 81       	ldd	r18, Y+2	; 0x02
    1890:	8d 81       	ldd	r24, Y+5	; 0x05
    1892:	88 2f       	mov	r24, r24
    1894:	90 e0       	ldi	r25, 0x00	; 0
    1896:	fc 01       	movw	r30, r24
    1898:	e8 59       	subi	r30, 0x98	; 152
    189a:	ff 4f       	sbci	r31, 0xFF	; 255
    189c:	80 81       	ld	r24, Z
    189e:	98 2f       	mov	r25, r24
    18a0:	90 95       	com	r25
    18a2:	82 2f       	mov	r24, r18
    18a4:	69 2f       	mov	r22, r25
    18a6:	0e 94 a3 13 	call	0x2746	; 0x2746 <DIO_enumSetPortValue>
	}
}
    18aa:	0f 90       	pop	r0
    18ac:	0f 90       	pop	r0
    18ae:	0f 90       	pop	r0
    18b0:	0f 90       	pop	r0
    18b2:	0f 90       	pop	r0
    18b4:	cf 91       	pop	r28
    18b6:	df 91       	pop	r29
    18b8:	08 95       	ret

000018ba <SSD_voidEnable>:

void SSD_voidEnable(SSD_Type SSD_Configuration)
{
    18ba:	df 93       	push	r29
    18bc:	cf 93       	push	r28
    18be:	00 d0       	rcall	.+0      	; 0x18c0 <SSD_voidEnable+0x6>
    18c0:	00 d0       	rcall	.+0      	; 0x18c2 <SSD_voidEnable+0x8>
    18c2:	cd b7       	in	r28, 0x3d	; 61
    18c4:	de b7       	in	r29, 0x3e	; 62
    18c6:	69 83       	std	Y+1, r22	; 0x01
    18c8:	7a 83       	std	Y+2, r23	; 0x02
    18ca:	8b 83       	std	Y+3, r24	; 0x03
    18cc:	9c 83       	std	Y+4, r25	; 0x04
	DIO_enumSetPinDirection(SSD_Configuration.EnPort, SSD_Configuration.EnPin, DIO_PIN_OUTPUT);
    18ce:	8b 81       	ldd	r24, Y+3	; 0x03
    18d0:	9c 81       	ldd	r25, Y+4	; 0x04
    18d2:	69 2f       	mov	r22, r25
    18d4:	41 e0       	ldi	r20, 0x01	; 1
    18d6:	0e 94 16 0e 	call	0x1c2c	; 0x1c2c <DIO_enumSetPinDirection>
	if(SSD_Configuration.Type == SSD_COMM_CAT)
    18da:	89 81       	ldd	r24, Y+1	; 0x01
    18dc:	88 23       	and	r24, r24
    18de:	39 f4       	brne	.+14     	; 0x18ee <SSD_voidEnable+0x34>
	{
		DIO_enumSetPinValue(SSD_Configuration.EnPort, SSD_Configuration.EnPin, DIO_PIN_LOW);
    18e0:	8b 81       	ldd	r24, Y+3	; 0x03
    18e2:	9c 81       	ldd	r25, Y+4	; 0x04
    18e4:	69 2f       	mov	r22, r25
    18e6:	40 e0       	ldi	r20, 0x00	; 0
    18e8:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
    18ec:	09 c0       	rjmp	.+18     	; 0x1900 <SSD_voidEnable+0x46>
	}
	else if(SSD_Configuration.Type == SSD_COMM_AND)
    18ee:	89 81       	ldd	r24, Y+1	; 0x01
    18f0:	81 30       	cpi	r24, 0x01	; 1
    18f2:	31 f4       	brne	.+12     	; 0x1900 <SSD_voidEnable+0x46>
	{
		DIO_enumSetPinValue(SSD_Configuration.EnPort, SSD_Configuration.EnPin, DIO_PIN_HIGH);
    18f4:	8b 81       	ldd	r24, Y+3	; 0x03
    18f6:	9c 81       	ldd	r25, Y+4	; 0x04
    18f8:	69 2f       	mov	r22, r25
    18fa:	41 e0       	ldi	r20, 0x01	; 1
    18fc:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
	}
}
    1900:	0f 90       	pop	r0
    1902:	0f 90       	pop	r0
    1904:	0f 90       	pop	r0
    1906:	0f 90       	pop	r0
    1908:	cf 91       	pop	r28
    190a:	df 91       	pop	r29
    190c:	08 95       	ret

0000190e <SSD_voidDisable>:

void SSD_voidDisable(SSD_Type SSD_Configuration)
{
    190e:	df 93       	push	r29
    1910:	cf 93       	push	r28
    1912:	00 d0       	rcall	.+0      	; 0x1914 <SSD_voidDisable+0x6>
    1914:	00 d0       	rcall	.+0      	; 0x1916 <SSD_voidDisable+0x8>
    1916:	cd b7       	in	r28, 0x3d	; 61
    1918:	de b7       	in	r29, 0x3e	; 62
    191a:	69 83       	std	Y+1, r22	; 0x01
    191c:	7a 83       	std	Y+2, r23	; 0x02
    191e:	8b 83       	std	Y+3, r24	; 0x03
    1920:	9c 83       	std	Y+4, r25	; 0x04
	DIO_enumSetPinDirection(SSD_Configuration.EnPort, SSD_Configuration.EnPin, DIO_PIN_OUTPUT);
    1922:	8b 81       	ldd	r24, Y+3	; 0x03
    1924:	9c 81       	ldd	r25, Y+4	; 0x04
    1926:	69 2f       	mov	r22, r25
    1928:	41 e0       	ldi	r20, 0x01	; 1
    192a:	0e 94 16 0e 	call	0x1c2c	; 0x1c2c <DIO_enumSetPinDirection>
	if(SSD_Configuration.Type == SSD_COMM_CAT)
    192e:	89 81       	ldd	r24, Y+1	; 0x01
    1930:	88 23       	and	r24, r24
    1932:	39 f4       	brne	.+14     	; 0x1942 <SSD_voidDisable+0x34>
	{
		DIO_enumSetPinValue(SSD_Configuration.EnPort, SSD_Configuration.EnPin, DIO_PIN_HIGH);
    1934:	8b 81       	ldd	r24, Y+3	; 0x03
    1936:	9c 81       	ldd	r25, Y+4	; 0x04
    1938:	69 2f       	mov	r22, r25
    193a:	41 e0       	ldi	r20, 0x01	; 1
    193c:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
    1940:	09 c0       	rjmp	.+18     	; 0x1954 <SSD_voidDisable+0x46>
	}
	else if(SSD_Configuration.Type == SSD_COMM_AND)
    1942:	89 81       	ldd	r24, Y+1	; 0x01
    1944:	81 30       	cpi	r24, 0x01	; 1
    1946:	31 f4       	brne	.+12     	; 0x1954 <SSD_voidDisable+0x46>
	{
		DIO_enumSetPinValue(SSD_Configuration.EnPort, SSD_Configuration.EnPin, DIO_PIN_LOW);
    1948:	8b 81       	ldd	r24, Y+3	; 0x03
    194a:	9c 81       	ldd	r25, Y+4	; 0x04
    194c:	69 2f       	mov	r22, r25
    194e:	40 e0       	ldi	r20, 0x00	; 0
    1950:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
	}
}
    1954:	0f 90       	pop	r0
    1956:	0f 90       	pop	r0
    1958:	0f 90       	pop	r0
    195a:	0f 90       	pop	r0
    195c:	cf 91       	pop	r28
    195e:	df 91       	pop	r29
    1960:	08 95       	ret

00001962 <SW_voidInit>:
#include "SW_interface.h"
#include "SW_config.h"
#include "SW_private.h"

void SW_voidInit(SW_Type SW_Config)
{
    1962:	df 93       	push	r29
    1964:	cf 93       	push	r28
    1966:	00 d0       	rcall	.+0      	; 0x1968 <SW_voidInit+0x6>
    1968:	0f 92       	push	r0
    196a:	cd b7       	in	r28, 0x3d	; 61
    196c:	de b7       	in	r29, 0x3e	; 62
    196e:	69 83       	std	Y+1, r22	; 0x01
    1970:	7a 83       	std	Y+2, r23	; 0x02
    1972:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumSetPinDirection(SW_Config.PORT, SW_Config.PIN, DIO_PIN_INPUT);
    1974:	89 81       	ldd	r24, Y+1	; 0x01
    1976:	9a 81       	ldd	r25, Y+2	; 0x02
    1978:	69 2f       	mov	r22, r25
    197a:	40 e0       	ldi	r20, 0x00	; 0
    197c:	0e 94 16 0e 	call	0x1c2c	; 0x1c2c <DIO_enumSetPinDirection>
	if(SW_Config.PULL_STATE == SW_INT_PULL_UP)
    1980:	8b 81       	ldd	r24, Y+3	; 0x03
    1982:	88 23       	and	r24, r24
    1984:	31 f4       	brne	.+12     	; 0x1992 <SW_voidInit+0x30>
		DIO_enumSetPinValue(SW_Config.PORT, SW_Config.PIN, DIO_PIN_OUTPUT);
    1986:	89 81       	ldd	r24, Y+1	; 0x01
    1988:	9a 81       	ldd	r25, Y+2	; 0x02
    198a:	69 2f       	mov	r22, r25
    198c:	41 e0       	ldi	r20, 0x01	; 1
    198e:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
}
    1992:	0f 90       	pop	r0
    1994:	0f 90       	pop	r0
    1996:	0f 90       	pop	r0
    1998:	cf 91       	pop	r28
    199a:	df 91       	pop	r29
    199c:	08 95       	ret

0000199e <SW_u8GetPressed>:

u8 SW_u8GetPressed (SW_Type SW_Config){
    199e:	df 93       	push	r29
    19a0:	cf 93       	push	r28
    19a2:	00 d0       	rcall	.+0      	; 0x19a4 <SW_u8GetPressed+0x6>
    19a4:	00 d0       	rcall	.+0      	; 0x19a6 <SW_u8GetPressed+0x8>
    19a6:	0f 92       	push	r0
    19a8:	cd b7       	in	r28, 0x3d	; 61
    19aa:	de b7       	in	r29, 0x3e	; 62
    19ac:	6b 83       	std	Y+3, r22	; 0x03
    19ae:	7c 83       	std	Y+4, r23	; 0x04
    19b0:	8d 83       	std	Y+5, r24	; 0x05
	
	u8 LOC_u8Result = SW_NOT_PRESSED ;
    19b2:	19 82       	std	Y+1, r1	; 0x01
	u8 LOC_u8PinVal = SW_NOT_PRESSED ;
    19b4:	1a 82       	std	Y+2, r1	; 0x02
	
	if ( (SW_Config.PULL_STATE == SW_INT_PULL_UP) || (SW_Config.PULL_STATE == SW_EXT_PULL_UP) )
    19b6:	8d 81       	ldd	r24, Y+5	; 0x05
    19b8:	88 23       	and	r24, r24
    19ba:	19 f0       	breq	.+6      	; 0x19c2 <SW_u8GetPressed+0x24>
    19bc:	8d 81       	ldd	r24, Y+5	; 0x05
    19be:	81 30       	cpi	r24, 0x01	; 1
    19c0:	a1 f4       	brne	.+40     	; 0x19ea <SW_u8GetPressed+0x4c>
	{
		DIO_enumGetPinValue( SW_Config.PORT , SW_Config.PIN , &LOC_u8PinVal );
    19c2:	8b 81       	ldd	r24, Y+3	; 0x03
    19c4:	9c 81       	ldd	r25, Y+4	; 0x04
    19c6:	9e 01       	movw	r18, r28
    19c8:	2e 5f       	subi	r18, 0xFE	; 254
    19ca:	3f 4f       	sbci	r19, 0xFF	; 255
    19cc:	69 2f       	mov	r22, r25
    19ce:	a9 01       	movw	r20, r18
    19d0:	0e 94 34 10 	call	0x2068	; 0x2068 <DIO_enumGetPinValue>
		
		if (LOC_u8PinVal==0)
    19d4:	8a 81       	ldd	r24, Y+2	; 0x02
    19d6:	88 23       	and	r24, r24
    19d8:	19 f4       	brne	.+6      	; 0x19e0 <SW_u8GetPressed+0x42>
		{
			LOC_u8Result = SW_PRESSED ;
    19da:	81 e0       	ldi	r24, 0x01	; 1
    19dc:	89 83       	std	Y+1, r24	; 0x01
    19de:	1b c0       	rjmp	.+54     	; 0x1a16 <SW_u8GetPressed+0x78>
		}
		else if (LOC_u8PinVal==1)
    19e0:	8a 81       	ldd	r24, Y+2	; 0x02
    19e2:	81 30       	cpi	r24, 0x01	; 1
    19e4:	c1 f4       	brne	.+48     	; 0x1a16 <SW_u8GetPressed+0x78>
		{
			LOC_u8Result = SW_NOT_PRESSED ;
    19e6:	19 82       	std	Y+1, r1	; 0x01
    19e8:	16 c0       	rjmp	.+44     	; 0x1a16 <SW_u8GetPressed+0x78>
		}

	}
	else if (SW_Config.PULL_STATE == SW_EXT_PULL_DOWN)
    19ea:	8d 81       	ldd	r24, Y+5	; 0x05
    19ec:	82 30       	cpi	r24, 0x02	; 2
    19ee:	99 f4       	brne	.+38     	; 0x1a16 <SW_u8GetPressed+0x78>
	{
		DIO_enumGetPinValue( SW_Config.PORT , SW_Config.PIN , &LOC_u8PinVal );
    19f0:	8b 81       	ldd	r24, Y+3	; 0x03
    19f2:	9c 81       	ldd	r25, Y+4	; 0x04
    19f4:	9e 01       	movw	r18, r28
    19f6:	2e 5f       	subi	r18, 0xFE	; 254
    19f8:	3f 4f       	sbci	r19, 0xFF	; 255
    19fa:	69 2f       	mov	r22, r25
    19fc:	a9 01       	movw	r20, r18
    19fe:	0e 94 34 10 	call	0x2068	; 0x2068 <DIO_enumGetPinValue>
		
		if (LOC_u8PinVal==0)
    1a02:	8a 81       	ldd	r24, Y+2	; 0x02
    1a04:	88 23       	and	r24, r24
    1a06:	11 f4       	brne	.+4      	; 0x1a0c <SW_u8GetPressed+0x6e>
		{
			LOC_u8Result = SW_NOT_PRESSED ;
    1a08:	19 82       	std	Y+1, r1	; 0x01
    1a0a:	05 c0       	rjmp	.+10     	; 0x1a16 <SW_u8GetPressed+0x78>
		}
		else if (LOC_u8PinVal==1)
    1a0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a0e:	81 30       	cpi	r24, 0x01	; 1
    1a10:	11 f4       	brne	.+4      	; 0x1a16 <SW_u8GetPressed+0x78>
		{
			LOC_u8Result = SW_PRESSED ;
    1a12:	81 e0       	ldi	r24, 0x01	; 1
    1a14:	89 83       	std	Y+1, r24	; 0x01
		}
	}
		
	return LOC_u8Result ;
    1a16:	89 81       	ldd	r24, Y+1	; 0x01
	
}
    1a18:	0f 90       	pop	r0
    1a1a:	0f 90       	pop	r0
    1a1c:	0f 90       	pop	r0
    1a1e:	0f 90       	pop	r0
    1a20:	0f 90       	pop	r0
    1a22:	cf 91       	pop	r28
    1a24:	df 91       	pop	r29
    1a26:	08 95       	ret

00001a28 <LED_voidInit>:
#include <util/delay.h>



void LED_voidInit(LED_Type LED_Configuration)
{
    1a28:	df 93       	push	r29
    1a2a:	cf 93       	push	r28
    1a2c:	00 d0       	rcall	.+0      	; 0x1a2e <LED_voidInit+0x6>
    1a2e:	0f 92       	push	r0
    1a30:	cd b7       	in	r28, 0x3d	; 61
    1a32:	de b7       	in	r29, 0x3e	; 62
    1a34:	69 83       	std	Y+1, r22	; 0x01
    1a36:	7a 83       	std	Y+2, r23	; 0x02
    1a38:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumSetPinDirection(LED_Configuration.port, LED_Configuration.pin, DIO_PIN_OUTPUT);
    1a3a:	89 81       	ldd	r24, Y+1	; 0x01
    1a3c:	9a 81       	ldd	r25, Y+2	; 0x02
    1a3e:	69 2f       	mov	r22, r25
    1a40:	41 e0       	ldi	r20, 0x01	; 1
    1a42:	0e 94 16 0e 	call	0x1c2c	; 0x1c2c <DIO_enumSetPinDirection>
}
    1a46:	0f 90       	pop	r0
    1a48:	0f 90       	pop	r0
    1a4a:	0f 90       	pop	r0
    1a4c:	cf 91       	pop	r28
    1a4e:	df 91       	pop	r29
    1a50:	08 95       	ret

00001a52 <LED_voidON>:

void LED_voidON(LED_Type LED_Configuration)
{
    1a52:	df 93       	push	r29
    1a54:	cf 93       	push	r28
    1a56:	00 d0       	rcall	.+0      	; 0x1a58 <LED_voidON+0x6>
    1a58:	0f 92       	push	r0
    1a5a:	cd b7       	in	r28, 0x3d	; 61
    1a5c:	de b7       	in	r29, 0x3e	; 62
    1a5e:	69 83       	std	Y+1, r22	; 0x01
    1a60:	7a 83       	std	Y+2, r23	; 0x02
    1a62:	8b 83       	std	Y+3, r24	; 0x03
	if(LED_Configuration.Active_State == ACTIVE_HIGH)
    1a64:	8b 81       	ldd	r24, Y+3	; 0x03
    1a66:	81 30       	cpi	r24, 0x01	; 1
    1a68:	39 f4       	brne	.+14     	; 0x1a78 <LED_voidON+0x26>
	{
		DIO_enumSetPinValue(LED_Configuration.port, LED_Configuration.pin, DIO_PIN_HIGH);
    1a6a:	89 81       	ldd	r24, Y+1	; 0x01
    1a6c:	9a 81       	ldd	r25, Y+2	; 0x02
    1a6e:	69 2f       	mov	r22, r25
    1a70:	41 e0       	ldi	r20, 0x01	; 1
    1a72:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
    1a76:	06 c0       	rjmp	.+12     	; 0x1a84 <LED_voidON+0x32>
	}
	
	else
	{
		DIO_enumSetPinValue(LED_Configuration.port, LED_Configuration.pin, DIO_PIN_LOW);
    1a78:	89 81       	ldd	r24, Y+1	; 0x01
    1a7a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a7c:	69 2f       	mov	r22, r25
    1a7e:	40 e0       	ldi	r20, 0x00	; 0
    1a80:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
	}
}
    1a84:	0f 90       	pop	r0
    1a86:	0f 90       	pop	r0
    1a88:	0f 90       	pop	r0
    1a8a:	cf 91       	pop	r28
    1a8c:	df 91       	pop	r29
    1a8e:	08 95       	ret

00001a90 <LED_voidOff>:

void LED_voidOff ( LED_Type LED_Configuration )
{
    1a90:	df 93       	push	r29
    1a92:	cf 93       	push	r28
    1a94:	00 d0       	rcall	.+0      	; 0x1a96 <LED_voidOff+0x6>
    1a96:	0f 92       	push	r0
    1a98:	cd b7       	in	r28, 0x3d	; 61
    1a9a:	de b7       	in	r29, 0x3e	; 62
    1a9c:	69 83       	std	Y+1, r22	; 0x01
    1a9e:	7a 83       	std	Y+2, r23	; 0x02
    1aa0:	8b 83       	std	Y+3, r24	; 0x03

	if( LED_Configuration.Active_State == ACTIVE_HIGH ){
    1aa2:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa4:	81 30       	cpi	r24, 0x01	; 1
    1aa6:	39 f4       	brne	.+14     	; 0x1ab6 <LED_voidOff+0x26>

		DIO_enumSetPinValue( LED_Configuration.port , LED_Configuration.pin , DIO_PIN_LOW  );
    1aa8:	89 81       	ldd	r24, Y+1	; 0x01
    1aaa:	9a 81       	ldd	r25, Y+2	; 0x02
    1aac:	69 2f       	mov	r22, r25
    1aae:	40 e0       	ldi	r20, 0x00	; 0
    1ab0:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>
    1ab4:	09 c0       	rjmp	.+18     	; 0x1ac8 <LED_voidOff+0x38>

	}else if( LED_Configuration.Active_State == ACTIVE_LOW ){
    1ab6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab8:	88 23       	and	r24, r24
    1aba:	31 f4       	brne	.+12     	; 0x1ac8 <LED_voidOff+0x38>

		DIO_enumSetPinValue( LED_Configuration.port , LED_Configuration.pin , DIO_PIN_HIGH  );
    1abc:	89 81       	ldd	r24, Y+1	; 0x01
    1abe:	9a 81       	ldd	r25, Y+2	; 0x02
    1ac0:	69 2f       	mov	r22, r25
    1ac2:	41 e0       	ldi	r20, 0x01	; 1
    1ac4:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <DIO_enumSetPinValue>

	}

}
    1ac8:	0f 90       	pop	r0
    1aca:	0f 90       	pop	r0
    1acc:	0f 90       	pop	r0
    1ace:	cf 91       	pop	r28
    1ad0:	df 91       	pop	r29
    1ad2:	08 95       	ret

00001ad4 <LED_voidToggle>:


void LED_voidToggle(LED_Type LED_Configuration)
{
    1ad4:	df 93       	push	r29
    1ad6:	cf 93       	push	r28
    1ad8:	00 d0       	rcall	.+0      	; 0x1ada <LED_voidToggle+0x6>
    1ada:	0f 92       	push	r0
    1adc:	cd b7       	in	r28, 0x3d	; 61
    1ade:	de b7       	in	r29, 0x3e	; 62
    1ae0:	69 83       	std	Y+1, r22	; 0x01
    1ae2:	7a 83       	std	Y+2, r23	; 0x02
    1ae4:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumTogglePinValue(LED_Configuration.port, LED_Configuration.pin);
    1ae6:	89 81       	ldd	r24, Y+1	; 0x01
    1ae8:	9a 81       	ldd	r25, Y+2	; 0x02
    1aea:	69 2f       	mov	r22, r25
    1aec:	0e 94 f9 10 	call	0x21f2	; 0x21f2 <DIO_enumTogglePinValue>
}
    1af0:	0f 90       	pop	r0
    1af2:	0f 90       	pop	r0
    1af4:	0f 90       	pop	r0
    1af6:	cf 91       	pop	r28
    1af8:	df 91       	pop	r29
    1afa:	08 95       	ret

00001afc <LED_voidBinaryCounter>:

void LED_voidBinaryCounter(u8 Copy_u8PORT)
{
    1afc:	df 93       	push	r29
    1afe:	cf 93       	push	r28
    1b00:	cd b7       	in	r28, 0x3d	; 61
    1b02:	de b7       	in	r29, 0x3e	; 62
    1b04:	60 97       	sbiw	r28, 0x10	; 16
    1b06:	0f b6       	in	r0, 0x3f	; 63
    1b08:	f8 94       	cli
    1b0a:	de bf       	out	0x3e, r29	; 62
    1b0c:	0f be       	out	0x3f, r0	; 63
    1b0e:	cd bf       	out	0x3d, r28	; 61
    1b10:	88 8b       	std	Y+16, r24	; 0x10
	DIO_enumSetPortDirection( Copy_u8PORT , DIO_PORT_OUTPUT );
    1b12:	88 89       	ldd	r24, Y+16	; 0x10
    1b14:	6f ef       	ldi	r22, 0xFF	; 255
    1b16:	0e 94 56 13 	call	0x26ac	; 0x26ac <DIO_enumSetPortDirection>
	u8 i = 0;
    1b1a:	1f 86       	std	Y+15, r1	; 0x0f
	for(i = 0; i < 255; i++)
    1b1c:	1f 86       	std	Y+15, r1	; 0x0f
    1b1e:	79 c0       	rjmp	.+242    	; 0x1c12 <LED_voidBinaryCounter+0x116>
	{
		DIO_enumSetPortValue(Copy_u8PORT, i);
    1b20:	88 89       	ldd	r24, Y+16	; 0x10
    1b22:	6f 85       	ldd	r22, Y+15	; 0x0f
    1b24:	0e 94 a3 13 	call	0x2746	; 0x2746 <DIO_enumSetPortValue>
    1b28:	80 e0       	ldi	r24, 0x00	; 0
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	aa e7       	ldi	r26, 0x7A	; 122
    1b2e:	b4 e4       	ldi	r27, 0x44	; 68
    1b30:	8b 87       	std	Y+11, r24	; 0x0b
    1b32:	9c 87       	std	Y+12, r25	; 0x0c
    1b34:	ad 87       	std	Y+13, r26	; 0x0d
    1b36:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b38:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b3a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b3c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b3e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b40:	20 e0       	ldi	r18, 0x00	; 0
    1b42:	30 e0       	ldi	r19, 0x00	; 0
    1b44:	4a e7       	ldi	r20, 0x7A	; 122
    1b46:	53 e4       	ldi	r21, 0x43	; 67
    1b48:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b4c:	dc 01       	movw	r26, r24
    1b4e:	cb 01       	movw	r24, r22
    1b50:	8f 83       	std	Y+7, r24	; 0x07
    1b52:	98 87       	std	Y+8, r25	; 0x08
    1b54:	a9 87       	std	Y+9, r26	; 0x09
    1b56:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1b58:	6f 81       	ldd	r22, Y+7	; 0x07
    1b5a:	78 85       	ldd	r23, Y+8	; 0x08
    1b5c:	89 85       	ldd	r24, Y+9	; 0x09
    1b5e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b60:	20 e0       	ldi	r18, 0x00	; 0
    1b62:	30 e0       	ldi	r19, 0x00	; 0
    1b64:	40 e8       	ldi	r20, 0x80	; 128
    1b66:	5f e3       	ldi	r21, 0x3F	; 63
    1b68:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1b6c:	88 23       	and	r24, r24
    1b6e:	2c f4       	brge	.+10     	; 0x1b7a <LED_voidBinaryCounter+0x7e>
		__ticks = 1;
    1b70:	81 e0       	ldi	r24, 0x01	; 1
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	9e 83       	std	Y+6, r25	; 0x06
    1b76:	8d 83       	std	Y+5, r24	; 0x05
    1b78:	3f c0       	rjmp	.+126    	; 0x1bf8 <LED_voidBinaryCounter+0xfc>
	else if (__tmp > 65535)
    1b7a:	6f 81       	ldd	r22, Y+7	; 0x07
    1b7c:	78 85       	ldd	r23, Y+8	; 0x08
    1b7e:	89 85       	ldd	r24, Y+9	; 0x09
    1b80:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b82:	20 e0       	ldi	r18, 0x00	; 0
    1b84:	3f ef       	ldi	r19, 0xFF	; 255
    1b86:	4f e7       	ldi	r20, 0x7F	; 127
    1b88:	57 e4       	ldi	r21, 0x47	; 71
    1b8a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1b8e:	18 16       	cp	r1, r24
    1b90:	4c f5       	brge	.+82     	; 0x1be4 <LED_voidBinaryCounter+0xe8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b92:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b94:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b96:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b98:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b9a:	20 e0       	ldi	r18, 0x00	; 0
    1b9c:	30 e0       	ldi	r19, 0x00	; 0
    1b9e:	40 e2       	ldi	r20, 0x20	; 32
    1ba0:	51 e4       	ldi	r21, 0x41	; 65
    1ba2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ba6:	dc 01       	movw	r26, r24
    1ba8:	cb 01       	movw	r24, r22
    1baa:	bc 01       	movw	r22, r24
    1bac:	cd 01       	movw	r24, r26
    1bae:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1bb2:	dc 01       	movw	r26, r24
    1bb4:	cb 01       	movw	r24, r22
    1bb6:	9e 83       	std	Y+6, r25	; 0x06
    1bb8:	8d 83       	std	Y+5, r24	; 0x05
    1bba:	0f c0       	rjmp	.+30     	; 0x1bda <LED_voidBinaryCounter+0xde>
    1bbc:	89 e1       	ldi	r24, 0x19	; 25
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	9c 83       	std	Y+4, r25	; 0x04
    1bc2:	8b 83       	std	Y+3, r24	; 0x03
    1bc4:	8b 81       	ldd	r24, Y+3	; 0x03
    1bc6:	9c 81       	ldd	r25, Y+4	; 0x04
    1bc8:	01 97       	sbiw	r24, 0x01	; 1
    1bca:	f1 f7       	brne	.-4      	; 0x1bc8 <LED_voidBinaryCounter+0xcc>
    1bcc:	9c 83       	std	Y+4, r25	; 0x04
    1bce:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bd0:	8d 81       	ldd	r24, Y+5	; 0x05
    1bd2:	9e 81       	ldd	r25, Y+6	; 0x06
    1bd4:	01 97       	sbiw	r24, 0x01	; 1
    1bd6:	9e 83       	std	Y+6, r25	; 0x06
    1bd8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bda:	8d 81       	ldd	r24, Y+5	; 0x05
    1bdc:	9e 81       	ldd	r25, Y+6	; 0x06
    1bde:	00 97       	sbiw	r24, 0x00	; 0
    1be0:	69 f7       	brne	.-38     	; 0x1bbc <LED_voidBinaryCounter+0xc0>
    1be2:	14 c0       	rjmp	.+40     	; 0x1c0c <LED_voidBinaryCounter+0x110>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1be4:	6f 81       	ldd	r22, Y+7	; 0x07
    1be6:	78 85       	ldd	r23, Y+8	; 0x08
    1be8:	89 85       	ldd	r24, Y+9	; 0x09
    1bea:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bec:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1bf0:	dc 01       	movw	r26, r24
    1bf2:	cb 01       	movw	r24, r22
    1bf4:	9e 83       	std	Y+6, r25	; 0x06
    1bf6:	8d 83       	std	Y+5, r24	; 0x05
    1bf8:	8d 81       	ldd	r24, Y+5	; 0x05
    1bfa:	9e 81       	ldd	r25, Y+6	; 0x06
    1bfc:	9a 83       	std	Y+2, r25	; 0x02
    1bfe:	89 83       	std	Y+1, r24	; 0x01
    1c00:	89 81       	ldd	r24, Y+1	; 0x01
    1c02:	9a 81       	ldd	r25, Y+2	; 0x02
    1c04:	01 97       	sbiw	r24, 0x01	; 1
    1c06:	f1 f7       	brne	.-4      	; 0x1c04 <LED_voidBinaryCounter+0x108>
    1c08:	9a 83       	std	Y+2, r25	; 0x02
    1c0a:	89 83       	std	Y+1, r24	; 0x01

void LED_voidBinaryCounter(u8 Copy_u8PORT)
{
	DIO_enumSetPortDirection( Copy_u8PORT , DIO_PORT_OUTPUT );
	u8 i = 0;
	for(i = 0; i < 255; i++)
    1c0c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c0e:	8f 5f       	subi	r24, 0xFF	; 255
    1c10:	8f 87       	std	Y+15, r24	; 0x0f
    1c12:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c14:	8f 3f       	cpi	r24, 0xFF	; 255
    1c16:	09 f0       	breq	.+2      	; 0x1c1a <LED_voidBinaryCounter+0x11e>
    1c18:	83 cf       	rjmp	.-250    	; 0x1b20 <LED_voidBinaryCounter+0x24>
	{
		DIO_enumSetPortValue(Copy_u8PORT, i);
		_delay_ms(1000);
	}

}
    1c1a:	60 96       	adiw	r28, 0x10	; 16
    1c1c:	0f b6       	in	r0, 0x3f	; 63
    1c1e:	f8 94       	cli
    1c20:	de bf       	out	0x3e, r29	; 62
    1c22:	0f be       	out	0x3f, r0	; 63
    1c24:	cd bf       	out	0x3d, r28	; 61
    1c26:	cf 91       	pop	r28
    1c28:	df 91       	pop	r29
    1c2a:	08 95       	ret

00001c2c <DIO_enumSetPinDirection>:




DIO_ErrorStatus DIO_enumSetPinDirection    (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Direction ) 
{
    1c2c:	df 93       	push	r29
    1c2e:	cf 93       	push	r28
    1c30:	cd b7       	in	r28, 0x3d	; 61
    1c32:	de b7       	in	r29, 0x3e	; 62
    1c34:	28 97       	sbiw	r28, 0x08	; 8
    1c36:	0f b6       	in	r0, 0x3f	; 63
    1c38:	f8 94       	cli
    1c3a:	de bf       	out	0x3e, r29	; 62
    1c3c:	0f be       	out	0x3f, r0	; 63
    1c3e:	cd bf       	out	0x3d, r28	; 61
    1c40:	8a 83       	std	Y+2, r24	; 0x02
    1c42:	6b 83       	std	Y+3, r22	; 0x03
    1c44:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    1c46:	81 e0       	ldi	r24, 0x01	; 1
    1c48:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    1c4a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c4c:	84 30       	cpi	r24, 0x04	; 4
    1c4e:	08 f0       	brcs	.+2      	; 0x1c52 <DIO_enumSetPinDirection+0x26>
    1c50:	f1 c0       	rjmp	.+482    	; 0x1e34 <DIO_enumSetPinDirection+0x208>
    1c52:	8b 81       	ldd	r24, Y+3	; 0x03
    1c54:	88 30       	cpi	r24, 0x08	; 8
    1c56:	08 f0       	brcs	.+2      	; 0x1c5a <DIO_enumSetPinDirection+0x2e>
    1c58:	ed c0       	rjmp	.+474    	; 0x1e34 <DIO_enumSetPinDirection+0x208>
	{
		if ( Copy_u8Direction == DIO_PIN_OUTPUT )
    1c5a:	8c 81       	ldd	r24, Y+4	; 0x04
    1c5c:	81 30       	cpi	r24, 0x01	; 1
    1c5e:	09 f0       	breq	.+2      	; 0x1c62 <DIO_enumSetPinDirection+0x36>
    1c60:	6f c0       	rjmp	.+222    	; 0x1d40 <DIO_enumSetPinDirection+0x114>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    1c62:	8a 81       	ldd	r24, Y+2	; 0x02
    1c64:	28 2f       	mov	r18, r24
    1c66:	30 e0       	ldi	r19, 0x00	; 0
    1c68:	38 87       	std	Y+8, r19	; 0x08
    1c6a:	2f 83       	std	Y+7, r18	; 0x07
    1c6c:	8f 81       	ldd	r24, Y+7	; 0x07
    1c6e:	98 85       	ldd	r25, Y+8	; 0x08
    1c70:	81 30       	cpi	r24, 0x01	; 1
    1c72:	91 05       	cpc	r25, r1
    1c74:	49 f1       	breq	.+82     	; 0x1cc8 <DIO_enumSetPinDirection+0x9c>
    1c76:	2f 81       	ldd	r18, Y+7	; 0x07
    1c78:	38 85       	ldd	r19, Y+8	; 0x08
    1c7a:	22 30       	cpi	r18, 0x02	; 2
    1c7c:	31 05       	cpc	r19, r1
    1c7e:	2c f4       	brge	.+10     	; 0x1c8a <DIO_enumSetPinDirection+0x5e>
    1c80:	8f 81       	ldd	r24, Y+7	; 0x07
    1c82:	98 85       	ldd	r25, Y+8	; 0x08
    1c84:	00 97       	sbiw	r24, 0x00	; 0
    1c86:	61 f0       	breq	.+24     	; 0x1ca0 <DIO_enumSetPinDirection+0x74>
    1c88:	d6 c0       	rjmp	.+428    	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
    1c8a:	2f 81       	ldd	r18, Y+7	; 0x07
    1c8c:	38 85       	ldd	r19, Y+8	; 0x08
    1c8e:	22 30       	cpi	r18, 0x02	; 2
    1c90:	31 05       	cpc	r19, r1
    1c92:	71 f1       	breq	.+92     	; 0x1cf0 <DIO_enumSetPinDirection+0xc4>
    1c94:	8f 81       	ldd	r24, Y+7	; 0x07
    1c96:	98 85       	ldd	r25, Y+8	; 0x08
    1c98:	83 30       	cpi	r24, 0x03	; 3
    1c9a:	91 05       	cpc	r25, r1
    1c9c:	e9 f1       	breq	.+122    	; 0x1d18 <DIO_enumSetPinDirection+0xec>
    1c9e:	cb c0       	rjmp	.+406    	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
			{
			case DIO_PORTA: SET_BIT(DDRA_Register,Copy_u8PIN); break;
    1ca0:	aa e3       	ldi	r26, 0x3A	; 58
    1ca2:	b0 e0       	ldi	r27, 0x00	; 0
    1ca4:	ea e3       	ldi	r30, 0x3A	; 58
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	80 81       	ld	r24, Z
    1caa:	48 2f       	mov	r20, r24
    1cac:	8b 81       	ldd	r24, Y+3	; 0x03
    1cae:	28 2f       	mov	r18, r24
    1cb0:	30 e0       	ldi	r19, 0x00	; 0
    1cb2:	81 e0       	ldi	r24, 0x01	; 1
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	02 2e       	mov	r0, r18
    1cb8:	02 c0       	rjmp	.+4      	; 0x1cbe <DIO_enumSetPinDirection+0x92>
    1cba:	88 0f       	add	r24, r24
    1cbc:	99 1f       	adc	r25, r25
    1cbe:	0a 94       	dec	r0
    1cc0:	e2 f7       	brpl	.-8      	; 0x1cba <DIO_enumSetPinDirection+0x8e>
    1cc2:	84 2b       	or	r24, r20
    1cc4:	8c 93       	st	X, r24
    1cc6:	b7 c0       	rjmp	.+366    	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTB: SET_BIT(DDRB_Register,Copy_u8PIN); break;
    1cc8:	a7 e3       	ldi	r26, 0x37	; 55
    1cca:	b0 e0       	ldi	r27, 0x00	; 0
    1ccc:	e7 e3       	ldi	r30, 0x37	; 55
    1cce:	f0 e0       	ldi	r31, 0x00	; 0
    1cd0:	80 81       	ld	r24, Z
    1cd2:	48 2f       	mov	r20, r24
    1cd4:	8b 81       	ldd	r24, Y+3	; 0x03
    1cd6:	28 2f       	mov	r18, r24
    1cd8:	30 e0       	ldi	r19, 0x00	; 0
    1cda:	81 e0       	ldi	r24, 0x01	; 1
    1cdc:	90 e0       	ldi	r25, 0x00	; 0
    1cde:	02 2e       	mov	r0, r18
    1ce0:	02 c0       	rjmp	.+4      	; 0x1ce6 <DIO_enumSetPinDirection+0xba>
    1ce2:	88 0f       	add	r24, r24
    1ce4:	99 1f       	adc	r25, r25
    1ce6:	0a 94       	dec	r0
    1ce8:	e2 f7       	brpl	.-8      	; 0x1ce2 <DIO_enumSetPinDirection+0xb6>
    1cea:	84 2b       	or	r24, r20
    1cec:	8c 93       	st	X, r24
    1cee:	a3 c0       	rjmp	.+326    	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTC: SET_BIT(DDRC_Register,Copy_u8PIN); break;
    1cf0:	a4 e3       	ldi	r26, 0x34	; 52
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	e4 e3       	ldi	r30, 0x34	; 52
    1cf6:	f0 e0       	ldi	r31, 0x00	; 0
    1cf8:	80 81       	ld	r24, Z
    1cfa:	48 2f       	mov	r20, r24
    1cfc:	8b 81       	ldd	r24, Y+3	; 0x03
    1cfe:	28 2f       	mov	r18, r24
    1d00:	30 e0       	ldi	r19, 0x00	; 0
    1d02:	81 e0       	ldi	r24, 0x01	; 1
    1d04:	90 e0       	ldi	r25, 0x00	; 0
    1d06:	02 2e       	mov	r0, r18
    1d08:	02 c0       	rjmp	.+4      	; 0x1d0e <DIO_enumSetPinDirection+0xe2>
    1d0a:	88 0f       	add	r24, r24
    1d0c:	99 1f       	adc	r25, r25
    1d0e:	0a 94       	dec	r0
    1d10:	e2 f7       	brpl	.-8      	; 0x1d0a <DIO_enumSetPinDirection+0xde>
    1d12:	84 2b       	or	r24, r20
    1d14:	8c 93       	st	X, r24
    1d16:	8f c0       	rjmp	.+286    	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTD: SET_BIT(DDRD_Register,Copy_u8PIN); break;
    1d18:	a1 e3       	ldi	r26, 0x31	; 49
    1d1a:	b0 e0       	ldi	r27, 0x00	; 0
    1d1c:	e1 e3       	ldi	r30, 0x31	; 49
    1d1e:	f0 e0       	ldi	r31, 0x00	; 0
    1d20:	80 81       	ld	r24, Z
    1d22:	48 2f       	mov	r20, r24
    1d24:	8b 81       	ldd	r24, Y+3	; 0x03
    1d26:	28 2f       	mov	r18, r24
    1d28:	30 e0       	ldi	r19, 0x00	; 0
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	90 e0       	ldi	r25, 0x00	; 0
    1d2e:	02 2e       	mov	r0, r18
    1d30:	02 c0       	rjmp	.+4      	; 0x1d36 <DIO_enumSetPinDirection+0x10a>
    1d32:	88 0f       	add	r24, r24
    1d34:	99 1f       	adc	r25, r25
    1d36:	0a 94       	dec	r0
    1d38:	e2 f7       	brpl	.-8      	; 0x1d32 <DIO_enumSetPinDirection+0x106>
    1d3a:	84 2b       	or	r24, r20
    1d3c:	8c 93       	st	X, r24
    1d3e:	7b c0       	rjmp	.+246    	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
			}
		}

		else if ( Copy_u8Direction == DIO_PIN_INPUT )
    1d40:	8c 81       	ldd	r24, Y+4	; 0x04
    1d42:	88 23       	and	r24, r24
    1d44:	09 f0       	breq	.+2      	; 0x1d48 <DIO_enumSetPinDirection+0x11c>
    1d46:	74 c0       	rjmp	.+232    	; 0x1e30 <DIO_enumSetPinDirection+0x204>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    1d48:	8a 81       	ldd	r24, Y+2	; 0x02
    1d4a:	28 2f       	mov	r18, r24
    1d4c:	30 e0       	ldi	r19, 0x00	; 0
    1d4e:	3e 83       	std	Y+6, r19	; 0x06
    1d50:	2d 83       	std	Y+5, r18	; 0x05
    1d52:	8d 81       	ldd	r24, Y+5	; 0x05
    1d54:	9e 81       	ldd	r25, Y+6	; 0x06
    1d56:	81 30       	cpi	r24, 0x01	; 1
    1d58:	91 05       	cpc	r25, r1
    1d5a:	59 f1       	breq	.+86     	; 0x1db2 <DIO_enumSetPinDirection+0x186>
    1d5c:	2d 81       	ldd	r18, Y+5	; 0x05
    1d5e:	3e 81       	ldd	r19, Y+6	; 0x06
    1d60:	22 30       	cpi	r18, 0x02	; 2
    1d62:	31 05       	cpc	r19, r1
    1d64:	2c f4       	brge	.+10     	; 0x1d70 <DIO_enumSetPinDirection+0x144>
    1d66:	8d 81       	ldd	r24, Y+5	; 0x05
    1d68:	9e 81       	ldd	r25, Y+6	; 0x06
    1d6a:	00 97       	sbiw	r24, 0x00	; 0
    1d6c:	69 f0       	breq	.+26     	; 0x1d88 <DIO_enumSetPinDirection+0x15c>
    1d6e:	63 c0       	rjmp	.+198    	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
    1d70:	2d 81       	ldd	r18, Y+5	; 0x05
    1d72:	3e 81       	ldd	r19, Y+6	; 0x06
    1d74:	22 30       	cpi	r18, 0x02	; 2
    1d76:	31 05       	cpc	r19, r1
    1d78:	89 f1       	breq	.+98     	; 0x1ddc <DIO_enumSetPinDirection+0x1b0>
    1d7a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d7c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d7e:	83 30       	cpi	r24, 0x03	; 3
    1d80:	91 05       	cpc	r25, r1
    1d82:	09 f4       	brne	.+2      	; 0x1d86 <DIO_enumSetPinDirection+0x15a>
    1d84:	40 c0       	rjmp	.+128    	; 0x1e06 <DIO_enumSetPinDirection+0x1da>
    1d86:	57 c0       	rjmp	.+174    	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
			{
			case DIO_PORTA: CLR_BIT(DDRA_Register,Copy_u8PIN); break;
    1d88:	aa e3       	ldi	r26, 0x3A	; 58
    1d8a:	b0 e0       	ldi	r27, 0x00	; 0
    1d8c:	ea e3       	ldi	r30, 0x3A	; 58
    1d8e:	f0 e0       	ldi	r31, 0x00	; 0
    1d90:	80 81       	ld	r24, Z
    1d92:	48 2f       	mov	r20, r24
    1d94:	8b 81       	ldd	r24, Y+3	; 0x03
    1d96:	28 2f       	mov	r18, r24
    1d98:	30 e0       	ldi	r19, 0x00	; 0
    1d9a:	81 e0       	ldi	r24, 0x01	; 1
    1d9c:	90 e0       	ldi	r25, 0x00	; 0
    1d9e:	02 2e       	mov	r0, r18
    1da0:	02 c0       	rjmp	.+4      	; 0x1da6 <DIO_enumSetPinDirection+0x17a>
    1da2:	88 0f       	add	r24, r24
    1da4:	99 1f       	adc	r25, r25
    1da6:	0a 94       	dec	r0
    1da8:	e2 f7       	brpl	.-8      	; 0x1da2 <DIO_enumSetPinDirection+0x176>
    1daa:	80 95       	com	r24
    1dac:	84 23       	and	r24, r20
    1dae:	8c 93       	st	X, r24
    1db0:	42 c0       	rjmp	.+132    	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTB: CLR_BIT(DDRB_Register,Copy_u8PIN); break;
    1db2:	a7 e3       	ldi	r26, 0x37	; 55
    1db4:	b0 e0       	ldi	r27, 0x00	; 0
    1db6:	e7 e3       	ldi	r30, 0x37	; 55
    1db8:	f0 e0       	ldi	r31, 0x00	; 0
    1dba:	80 81       	ld	r24, Z
    1dbc:	48 2f       	mov	r20, r24
    1dbe:	8b 81       	ldd	r24, Y+3	; 0x03
    1dc0:	28 2f       	mov	r18, r24
    1dc2:	30 e0       	ldi	r19, 0x00	; 0
    1dc4:	81 e0       	ldi	r24, 0x01	; 1
    1dc6:	90 e0       	ldi	r25, 0x00	; 0
    1dc8:	02 2e       	mov	r0, r18
    1dca:	02 c0       	rjmp	.+4      	; 0x1dd0 <DIO_enumSetPinDirection+0x1a4>
    1dcc:	88 0f       	add	r24, r24
    1dce:	99 1f       	adc	r25, r25
    1dd0:	0a 94       	dec	r0
    1dd2:	e2 f7       	brpl	.-8      	; 0x1dcc <DIO_enumSetPinDirection+0x1a0>
    1dd4:	80 95       	com	r24
    1dd6:	84 23       	and	r24, r20
    1dd8:	8c 93       	st	X, r24
    1dda:	2d c0       	rjmp	.+90     	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTC: CLR_BIT(DDRC_Register,Copy_u8PIN); break;
    1ddc:	a4 e3       	ldi	r26, 0x34	; 52
    1dde:	b0 e0       	ldi	r27, 0x00	; 0
    1de0:	e4 e3       	ldi	r30, 0x34	; 52
    1de2:	f0 e0       	ldi	r31, 0x00	; 0
    1de4:	80 81       	ld	r24, Z
    1de6:	48 2f       	mov	r20, r24
    1de8:	8b 81       	ldd	r24, Y+3	; 0x03
    1dea:	28 2f       	mov	r18, r24
    1dec:	30 e0       	ldi	r19, 0x00	; 0
    1dee:	81 e0       	ldi	r24, 0x01	; 1
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	02 2e       	mov	r0, r18
    1df4:	02 c0       	rjmp	.+4      	; 0x1dfa <DIO_enumSetPinDirection+0x1ce>
    1df6:	88 0f       	add	r24, r24
    1df8:	99 1f       	adc	r25, r25
    1dfa:	0a 94       	dec	r0
    1dfc:	e2 f7       	brpl	.-8      	; 0x1df6 <DIO_enumSetPinDirection+0x1ca>
    1dfe:	80 95       	com	r24
    1e00:	84 23       	and	r24, r20
    1e02:	8c 93       	st	X, r24
    1e04:	18 c0       	rjmp	.+48     	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTD: CLR_BIT(DDRD_Register,Copy_u8PIN); break;
    1e06:	a1 e3       	ldi	r26, 0x31	; 49
    1e08:	b0 e0       	ldi	r27, 0x00	; 0
    1e0a:	e1 e3       	ldi	r30, 0x31	; 49
    1e0c:	f0 e0       	ldi	r31, 0x00	; 0
    1e0e:	80 81       	ld	r24, Z
    1e10:	48 2f       	mov	r20, r24
    1e12:	8b 81       	ldd	r24, Y+3	; 0x03
    1e14:	28 2f       	mov	r18, r24
    1e16:	30 e0       	ldi	r19, 0x00	; 0
    1e18:	81 e0       	ldi	r24, 0x01	; 1
    1e1a:	90 e0       	ldi	r25, 0x00	; 0
    1e1c:	02 2e       	mov	r0, r18
    1e1e:	02 c0       	rjmp	.+4      	; 0x1e24 <DIO_enumSetPinDirection+0x1f8>
    1e20:	88 0f       	add	r24, r24
    1e22:	99 1f       	adc	r25, r25
    1e24:	0a 94       	dec	r0
    1e26:	e2 f7       	brpl	.-8      	; 0x1e20 <DIO_enumSetPinDirection+0x1f4>
    1e28:	80 95       	com	r24
    1e2a:	84 23       	and	r24, r20
    1e2c:	8c 93       	st	X, r24
    1e2e:	03 c0       	rjmp	.+6      	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
			}
		}

		else
		{
			LOC_enumState = DIO_NOK ;
    1e30:	19 82       	std	Y+1, r1	; 0x01
    1e32:	01 c0       	rjmp	.+2      	; 0x1e36 <DIO_enumSetPinDirection+0x20a>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    1e34:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    1e36:	89 81       	ldd	r24, Y+1	; 0x01

}
    1e38:	28 96       	adiw	r28, 0x08	; 8
    1e3a:	0f b6       	in	r0, 0x3f	; 63
    1e3c:	f8 94       	cli
    1e3e:	de bf       	out	0x3e, r29	; 62
    1e40:	0f be       	out	0x3f, r0	; 63
    1e42:	cd bf       	out	0x3d, r28	; 61
    1e44:	cf 91       	pop	r28
    1e46:	df 91       	pop	r29
    1e48:	08 95       	ret

00001e4a <DIO_enumSetPinValue>:

DIO_ErrorStatus DIO_enumSetPinValue      (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Value ) 
{
    1e4a:	df 93       	push	r29
    1e4c:	cf 93       	push	r28
    1e4e:	cd b7       	in	r28, 0x3d	; 61
    1e50:	de b7       	in	r29, 0x3e	; 62
    1e52:	28 97       	sbiw	r28, 0x08	; 8
    1e54:	0f b6       	in	r0, 0x3f	; 63
    1e56:	f8 94       	cli
    1e58:	de bf       	out	0x3e, r29	; 62
    1e5a:	0f be       	out	0x3f, r0	; 63
    1e5c:	cd bf       	out	0x3d, r28	; 61
    1e5e:	8a 83       	std	Y+2, r24	; 0x02
    1e60:	6b 83       	std	Y+3, r22	; 0x03
    1e62:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    1e64:	81 e0       	ldi	r24, 0x01	; 1
    1e66:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    1e68:	8a 81       	ldd	r24, Y+2	; 0x02
    1e6a:	84 30       	cpi	r24, 0x04	; 4
    1e6c:	08 f0       	brcs	.+2      	; 0x1e70 <DIO_enumSetPinValue+0x26>
    1e6e:	f1 c0       	rjmp	.+482    	; 0x2052 <DIO_enumSetPinValue+0x208>
    1e70:	8b 81       	ldd	r24, Y+3	; 0x03
    1e72:	88 30       	cpi	r24, 0x08	; 8
    1e74:	08 f0       	brcs	.+2      	; 0x1e78 <DIO_enumSetPinValue+0x2e>
    1e76:	ed c0       	rjmp	.+474    	; 0x2052 <DIO_enumSetPinValue+0x208>
	{
		if (Copy_u8Value == DIO_PIN_HIGH)
    1e78:	8c 81       	ldd	r24, Y+4	; 0x04
    1e7a:	81 30       	cpi	r24, 0x01	; 1
    1e7c:	09 f0       	breq	.+2      	; 0x1e80 <DIO_enumSetPinValue+0x36>
    1e7e:	6f c0       	rjmp	.+222    	; 0x1f5e <DIO_enumSetPinValue+0x114>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    1e80:	8a 81       	ldd	r24, Y+2	; 0x02
    1e82:	28 2f       	mov	r18, r24
    1e84:	30 e0       	ldi	r19, 0x00	; 0
    1e86:	38 87       	std	Y+8, r19	; 0x08
    1e88:	2f 83       	std	Y+7, r18	; 0x07
    1e8a:	8f 81       	ldd	r24, Y+7	; 0x07
    1e8c:	98 85       	ldd	r25, Y+8	; 0x08
    1e8e:	81 30       	cpi	r24, 0x01	; 1
    1e90:	91 05       	cpc	r25, r1
    1e92:	49 f1       	breq	.+82     	; 0x1ee6 <DIO_enumSetPinValue+0x9c>
    1e94:	2f 81       	ldd	r18, Y+7	; 0x07
    1e96:	38 85       	ldd	r19, Y+8	; 0x08
    1e98:	22 30       	cpi	r18, 0x02	; 2
    1e9a:	31 05       	cpc	r19, r1
    1e9c:	2c f4       	brge	.+10     	; 0x1ea8 <DIO_enumSetPinValue+0x5e>
    1e9e:	8f 81       	ldd	r24, Y+7	; 0x07
    1ea0:	98 85       	ldd	r25, Y+8	; 0x08
    1ea2:	00 97       	sbiw	r24, 0x00	; 0
    1ea4:	61 f0       	breq	.+24     	; 0x1ebe <DIO_enumSetPinValue+0x74>
    1ea6:	d6 c0       	rjmp	.+428    	; 0x2054 <DIO_enumSetPinValue+0x20a>
    1ea8:	2f 81       	ldd	r18, Y+7	; 0x07
    1eaa:	38 85       	ldd	r19, Y+8	; 0x08
    1eac:	22 30       	cpi	r18, 0x02	; 2
    1eae:	31 05       	cpc	r19, r1
    1eb0:	71 f1       	breq	.+92     	; 0x1f0e <DIO_enumSetPinValue+0xc4>
    1eb2:	8f 81       	ldd	r24, Y+7	; 0x07
    1eb4:	98 85       	ldd	r25, Y+8	; 0x08
    1eb6:	83 30       	cpi	r24, 0x03	; 3
    1eb8:	91 05       	cpc	r25, r1
    1eba:	e9 f1       	breq	.+122    	; 0x1f36 <DIO_enumSetPinValue+0xec>
    1ebc:	cb c0       	rjmp	.+406    	; 0x2054 <DIO_enumSetPinValue+0x20a>
			{
			case DIO_PORTA: SET_BIT(PORTA_Register,Copy_u8PIN); break;
    1ebe:	ab e3       	ldi	r26, 0x3B	; 59
    1ec0:	b0 e0       	ldi	r27, 0x00	; 0
    1ec2:	eb e3       	ldi	r30, 0x3B	; 59
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	80 81       	ld	r24, Z
    1ec8:	48 2f       	mov	r20, r24
    1eca:	8b 81       	ldd	r24, Y+3	; 0x03
    1ecc:	28 2f       	mov	r18, r24
    1ece:	30 e0       	ldi	r19, 0x00	; 0
    1ed0:	81 e0       	ldi	r24, 0x01	; 1
    1ed2:	90 e0       	ldi	r25, 0x00	; 0
    1ed4:	02 2e       	mov	r0, r18
    1ed6:	02 c0       	rjmp	.+4      	; 0x1edc <DIO_enumSetPinValue+0x92>
    1ed8:	88 0f       	add	r24, r24
    1eda:	99 1f       	adc	r25, r25
    1edc:	0a 94       	dec	r0
    1ede:	e2 f7       	brpl	.-8      	; 0x1ed8 <DIO_enumSetPinValue+0x8e>
    1ee0:	84 2b       	or	r24, r20
    1ee2:	8c 93       	st	X, r24
    1ee4:	b7 c0       	rjmp	.+366    	; 0x2054 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTB: SET_BIT(PORTB_Register,Copy_u8PIN); break;
    1ee6:	a8 e3       	ldi	r26, 0x38	; 56
    1ee8:	b0 e0       	ldi	r27, 0x00	; 0
    1eea:	e8 e3       	ldi	r30, 0x38	; 56
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	80 81       	ld	r24, Z
    1ef0:	48 2f       	mov	r20, r24
    1ef2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ef4:	28 2f       	mov	r18, r24
    1ef6:	30 e0       	ldi	r19, 0x00	; 0
    1ef8:	81 e0       	ldi	r24, 0x01	; 1
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	02 2e       	mov	r0, r18
    1efe:	02 c0       	rjmp	.+4      	; 0x1f04 <DIO_enumSetPinValue+0xba>
    1f00:	88 0f       	add	r24, r24
    1f02:	99 1f       	adc	r25, r25
    1f04:	0a 94       	dec	r0
    1f06:	e2 f7       	brpl	.-8      	; 0x1f00 <DIO_enumSetPinValue+0xb6>
    1f08:	84 2b       	or	r24, r20
    1f0a:	8c 93       	st	X, r24
    1f0c:	a3 c0       	rjmp	.+326    	; 0x2054 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTC: SET_BIT(PORTC_Register,Copy_u8PIN); break;
    1f0e:	a5 e3       	ldi	r26, 0x35	; 53
    1f10:	b0 e0       	ldi	r27, 0x00	; 0
    1f12:	e5 e3       	ldi	r30, 0x35	; 53
    1f14:	f0 e0       	ldi	r31, 0x00	; 0
    1f16:	80 81       	ld	r24, Z
    1f18:	48 2f       	mov	r20, r24
    1f1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f1c:	28 2f       	mov	r18, r24
    1f1e:	30 e0       	ldi	r19, 0x00	; 0
    1f20:	81 e0       	ldi	r24, 0x01	; 1
    1f22:	90 e0       	ldi	r25, 0x00	; 0
    1f24:	02 2e       	mov	r0, r18
    1f26:	02 c0       	rjmp	.+4      	; 0x1f2c <DIO_enumSetPinValue+0xe2>
    1f28:	88 0f       	add	r24, r24
    1f2a:	99 1f       	adc	r25, r25
    1f2c:	0a 94       	dec	r0
    1f2e:	e2 f7       	brpl	.-8      	; 0x1f28 <DIO_enumSetPinValue+0xde>
    1f30:	84 2b       	or	r24, r20
    1f32:	8c 93       	st	X, r24
    1f34:	8f c0       	rjmp	.+286    	; 0x2054 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTD: SET_BIT(PORTD_Register,Copy_u8PIN); break;
    1f36:	a2 e3       	ldi	r26, 0x32	; 50
    1f38:	b0 e0       	ldi	r27, 0x00	; 0
    1f3a:	e2 e3       	ldi	r30, 0x32	; 50
    1f3c:	f0 e0       	ldi	r31, 0x00	; 0
    1f3e:	80 81       	ld	r24, Z
    1f40:	48 2f       	mov	r20, r24
    1f42:	8b 81       	ldd	r24, Y+3	; 0x03
    1f44:	28 2f       	mov	r18, r24
    1f46:	30 e0       	ldi	r19, 0x00	; 0
    1f48:	81 e0       	ldi	r24, 0x01	; 1
    1f4a:	90 e0       	ldi	r25, 0x00	; 0
    1f4c:	02 2e       	mov	r0, r18
    1f4e:	02 c0       	rjmp	.+4      	; 0x1f54 <DIO_enumSetPinValue+0x10a>
    1f50:	88 0f       	add	r24, r24
    1f52:	99 1f       	adc	r25, r25
    1f54:	0a 94       	dec	r0
    1f56:	e2 f7       	brpl	.-8      	; 0x1f50 <DIO_enumSetPinValue+0x106>
    1f58:	84 2b       	or	r24, r20
    1f5a:	8c 93       	st	X, r24
    1f5c:	7b c0       	rjmp	.+246    	; 0x2054 <DIO_enumSetPinValue+0x20a>
			}

		}

		else if (Copy_u8Value == DIO_PIN_LOW)
    1f5e:	8c 81       	ldd	r24, Y+4	; 0x04
    1f60:	88 23       	and	r24, r24
    1f62:	09 f0       	breq	.+2      	; 0x1f66 <DIO_enumSetPinValue+0x11c>
    1f64:	74 c0       	rjmp	.+232    	; 0x204e <DIO_enumSetPinValue+0x204>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    1f66:	8a 81       	ldd	r24, Y+2	; 0x02
    1f68:	28 2f       	mov	r18, r24
    1f6a:	30 e0       	ldi	r19, 0x00	; 0
    1f6c:	3e 83       	std	Y+6, r19	; 0x06
    1f6e:	2d 83       	std	Y+5, r18	; 0x05
    1f70:	8d 81       	ldd	r24, Y+5	; 0x05
    1f72:	9e 81       	ldd	r25, Y+6	; 0x06
    1f74:	81 30       	cpi	r24, 0x01	; 1
    1f76:	91 05       	cpc	r25, r1
    1f78:	59 f1       	breq	.+86     	; 0x1fd0 <DIO_enumSetPinValue+0x186>
    1f7a:	2d 81       	ldd	r18, Y+5	; 0x05
    1f7c:	3e 81       	ldd	r19, Y+6	; 0x06
    1f7e:	22 30       	cpi	r18, 0x02	; 2
    1f80:	31 05       	cpc	r19, r1
    1f82:	2c f4       	brge	.+10     	; 0x1f8e <DIO_enumSetPinValue+0x144>
    1f84:	8d 81       	ldd	r24, Y+5	; 0x05
    1f86:	9e 81       	ldd	r25, Y+6	; 0x06
    1f88:	00 97       	sbiw	r24, 0x00	; 0
    1f8a:	69 f0       	breq	.+26     	; 0x1fa6 <DIO_enumSetPinValue+0x15c>
    1f8c:	63 c0       	rjmp	.+198    	; 0x2054 <DIO_enumSetPinValue+0x20a>
    1f8e:	2d 81       	ldd	r18, Y+5	; 0x05
    1f90:	3e 81       	ldd	r19, Y+6	; 0x06
    1f92:	22 30       	cpi	r18, 0x02	; 2
    1f94:	31 05       	cpc	r19, r1
    1f96:	89 f1       	breq	.+98     	; 0x1ffa <DIO_enumSetPinValue+0x1b0>
    1f98:	8d 81       	ldd	r24, Y+5	; 0x05
    1f9a:	9e 81       	ldd	r25, Y+6	; 0x06
    1f9c:	83 30       	cpi	r24, 0x03	; 3
    1f9e:	91 05       	cpc	r25, r1
    1fa0:	09 f4       	brne	.+2      	; 0x1fa4 <DIO_enumSetPinValue+0x15a>
    1fa2:	40 c0       	rjmp	.+128    	; 0x2024 <DIO_enumSetPinValue+0x1da>
    1fa4:	57 c0       	rjmp	.+174    	; 0x2054 <DIO_enumSetPinValue+0x20a>
			{
			case DIO_PORTA: CLR_BIT(PORTA_Register,Copy_u8PIN); break;
    1fa6:	ab e3       	ldi	r26, 0x3B	; 59
    1fa8:	b0 e0       	ldi	r27, 0x00	; 0
    1faa:	eb e3       	ldi	r30, 0x3B	; 59
    1fac:	f0 e0       	ldi	r31, 0x00	; 0
    1fae:	80 81       	ld	r24, Z
    1fb0:	48 2f       	mov	r20, r24
    1fb2:	8b 81       	ldd	r24, Y+3	; 0x03
    1fb4:	28 2f       	mov	r18, r24
    1fb6:	30 e0       	ldi	r19, 0x00	; 0
    1fb8:	81 e0       	ldi	r24, 0x01	; 1
    1fba:	90 e0       	ldi	r25, 0x00	; 0
    1fbc:	02 2e       	mov	r0, r18
    1fbe:	02 c0       	rjmp	.+4      	; 0x1fc4 <DIO_enumSetPinValue+0x17a>
    1fc0:	88 0f       	add	r24, r24
    1fc2:	99 1f       	adc	r25, r25
    1fc4:	0a 94       	dec	r0
    1fc6:	e2 f7       	brpl	.-8      	; 0x1fc0 <DIO_enumSetPinValue+0x176>
    1fc8:	80 95       	com	r24
    1fca:	84 23       	and	r24, r20
    1fcc:	8c 93       	st	X, r24
    1fce:	42 c0       	rjmp	.+132    	; 0x2054 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTB: CLR_BIT(PORTB_Register,Copy_u8PIN); break;
    1fd0:	a8 e3       	ldi	r26, 0x38	; 56
    1fd2:	b0 e0       	ldi	r27, 0x00	; 0
    1fd4:	e8 e3       	ldi	r30, 0x38	; 56
    1fd6:	f0 e0       	ldi	r31, 0x00	; 0
    1fd8:	80 81       	ld	r24, Z
    1fda:	48 2f       	mov	r20, r24
    1fdc:	8b 81       	ldd	r24, Y+3	; 0x03
    1fde:	28 2f       	mov	r18, r24
    1fe0:	30 e0       	ldi	r19, 0x00	; 0
    1fe2:	81 e0       	ldi	r24, 0x01	; 1
    1fe4:	90 e0       	ldi	r25, 0x00	; 0
    1fe6:	02 2e       	mov	r0, r18
    1fe8:	02 c0       	rjmp	.+4      	; 0x1fee <DIO_enumSetPinValue+0x1a4>
    1fea:	88 0f       	add	r24, r24
    1fec:	99 1f       	adc	r25, r25
    1fee:	0a 94       	dec	r0
    1ff0:	e2 f7       	brpl	.-8      	; 0x1fea <DIO_enumSetPinValue+0x1a0>
    1ff2:	80 95       	com	r24
    1ff4:	84 23       	and	r24, r20
    1ff6:	8c 93       	st	X, r24
    1ff8:	2d c0       	rjmp	.+90     	; 0x2054 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTC: CLR_BIT(PORTC_Register,Copy_u8PIN); break;
    1ffa:	a5 e3       	ldi	r26, 0x35	; 53
    1ffc:	b0 e0       	ldi	r27, 0x00	; 0
    1ffe:	e5 e3       	ldi	r30, 0x35	; 53
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	80 81       	ld	r24, Z
    2004:	48 2f       	mov	r20, r24
    2006:	8b 81       	ldd	r24, Y+3	; 0x03
    2008:	28 2f       	mov	r18, r24
    200a:	30 e0       	ldi	r19, 0x00	; 0
    200c:	81 e0       	ldi	r24, 0x01	; 1
    200e:	90 e0       	ldi	r25, 0x00	; 0
    2010:	02 2e       	mov	r0, r18
    2012:	02 c0       	rjmp	.+4      	; 0x2018 <DIO_enumSetPinValue+0x1ce>
    2014:	88 0f       	add	r24, r24
    2016:	99 1f       	adc	r25, r25
    2018:	0a 94       	dec	r0
    201a:	e2 f7       	brpl	.-8      	; 0x2014 <DIO_enumSetPinValue+0x1ca>
    201c:	80 95       	com	r24
    201e:	84 23       	and	r24, r20
    2020:	8c 93       	st	X, r24
    2022:	18 c0       	rjmp	.+48     	; 0x2054 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTD: CLR_BIT(PORTD_Register,Copy_u8PIN); break;
    2024:	a2 e3       	ldi	r26, 0x32	; 50
    2026:	b0 e0       	ldi	r27, 0x00	; 0
    2028:	e2 e3       	ldi	r30, 0x32	; 50
    202a:	f0 e0       	ldi	r31, 0x00	; 0
    202c:	80 81       	ld	r24, Z
    202e:	48 2f       	mov	r20, r24
    2030:	8b 81       	ldd	r24, Y+3	; 0x03
    2032:	28 2f       	mov	r18, r24
    2034:	30 e0       	ldi	r19, 0x00	; 0
    2036:	81 e0       	ldi	r24, 0x01	; 1
    2038:	90 e0       	ldi	r25, 0x00	; 0
    203a:	02 2e       	mov	r0, r18
    203c:	02 c0       	rjmp	.+4      	; 0x2042 <DIO_enumSetPinValue+0x1f8>
    203e:	88 0f       	add	r24, r24
    2040:	99 1f       	adc	r25, r25
    2042:	0a 94       	dec	r0
    2044:	e2 f7       	brpl	.-8      	; 0x203e <DIO_enumSetPinValue+0x1f4>
    2046:	80 95       	com	r24
    2048:	84 23       	and	r24, r20
    204a:	8c 93       	st	X, r24
    204c:	03 c0       	rjmp	.+6      	; 0x2054 <DIO_enumSetPinValue+0x20a>
			}
		}

		else
		{
			LOC_enumState = DIO_NOK ;
    204e:	19 82       	std	Y+1, r1	; 0x01
    2050:	01 c0       	rjmp	.+2      	; 0x2054 <DIO_enumSetPinValue+0x20a>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    2052:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    2054:	89 81       	ldd	r24, Y+1	; 0x01

}
    2056:	28 96       	adiw	r28, 0x08	; 8
    2058:	0f b6       	in	r0, 0x3f	; 63
    205a:	f8 94       	cli
    205c:	de bf       	out	0x3e, r29	; 62
    205e:	0f be       	out	0x3f, r0	; 63
    2060:	cd bf       	out	0x3d, r28	; 61
    2062:	cf 91       	pop	r28
    2064:	df 91       	pop	r29
    2066:	08 95       	ret

00002068 <DIO_enumGetPinValue>:



DIO_ErrorStatus DIO_enumGetPinValue          (u8 Copy_u8PORT, u8 Copy_u8PIN, u8 * Copy_PtrData   )
{
    2068:	df 93       	push	r29
    206a:	cf 93       	push	r28
    206c:	cd b7       	in	r28, 0x3d	; 61
    206e:	de b7       	in	r29, 0x3e	; 62
    2070:	27 97       	sbiw	r28, 0x07	; 7
    2072:	0f b6       	in	r0, 0x3f	; 63
    2074:	f8 94       	cli
    2076:	de bf       	out	0x3e, r29	; 62
    2078:	0f be       	out	0x3f, r0	; 63
    207a:	cd bf       	out	0x3d, r28	; 61
    207c:	8a 83       	std	Y+2, r24	; 0x02
    207e:	6b 83       	std	Y+3, r22	; 0x03
    2080:	5d 83       	std	Y+5, r21	; 0x05
    2082:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    2084:	81 e0       	ldi	r24, 0x01	; 1
    2086:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    2088:	8a 81       	ldd	r24, Y+2	; 0x02
    208a:	84 30       	cpi	r24, 0x04	; 4
    208c:	08 f0       	brcs	.+2      	; 0x2090 <DIO_enumGetPinValue+0x28>
    208e:	a6 c0       	rjmp	.+332    	; 0x21dc <DIO_enumGetPinValue+0x174>
    2090:	8b 81       	ldd	r24, Y+3	; 0x03
    2092:	88 30       	cpi	r24, 0x08	; 8
    2094:	08 f0       	brcs	.+2      	; 0x2098 <DIO_enumGetPinValue+0x30>
    2096:	a2 c0       	rjmp	.+324    	; 0x21dc <DIO_enumGetPinValue+0x174>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    2098:	8a 81       	ldd	r24, Y+2	; 0x02
    209a:	28 2f       	mov	r18, r24
    209c:	30 e0       	ldi	r19, 0x00	; 0
    209e:	3f 83       	std	Y+7, r19	; 0x07
    20a0:	2e 83       	std	Y+6, r18	; 0x06
    20a2:	4e 81       	ldd	r20, Y+6	; 0x06
    20a4:	5f 81       	ldd	r21, Y+7	; 0x07
    20a6:	41 30       	cpi	r20, 0x01	; 1
    20a8:	51 05       	cpc	r21, r1
    20aa:	c1 f1       	breq	.+112    	; 0x211c <DIO_enumGetPinValue+0xb4>
    20ac:	8e 81       	ldd	r24, Y+6	; 0x06
    20ae:	9f 81       	ldd	r25, Y+7	; 0x07
    20b0:	82 30       	cpi	r24, 0x02	; 2
    20b2:	91 05       	cpc	r25, r1
    20b4:	34 f4       	brge	.+12     	; 0x20c2 <DIO_enumGetPinValue+0x5a>
    20b6:	2e 81       	ldd	r18, Y+6	; 0x06
    20b8:	3f 81       	ldd	r19, Y+7	; 0x07
    20ba:	21 15       	cp	r18, r1
    20bc:	31 05       	cpc	r19, r1
    20be:	71 f0       	breq	.+28     	; 0x20dc <DIO_enumGetPinValue+0x74>
    20c0:	8e c0       	rjmp	.+284    	; 0x21de <DIO_enumGetPinValue+0x176>
    20c2:	4e 81       	ldd	r20, Y+6	; 0x06
    20c4:	5f 81       	ldd	r21, Y+7	; 0x07
    20c6:	42 30       	cpi	r20, 0x02	; 2
    20c8:	51 05       	cpc	r21, r1
    20ca:	09 f4       	brne	.+2      	; 0x20ce <DIO_enumGetPinValue+0x66>
    20cc:	47 c0       	rjmp	.+142    	; 0x215c <DIO_enumGetPinValue+0xf4>
    20ce:	8e 81       	ldd	r24, Y+6	; 0x06
    20d0:	9f 81       	ldd	r25, Y+7	; 0x07
    20d2:	83 30       	cpi	r24, 0x03	; 3
    20d4:	91 05       	cpc	r25, r1
    20d6:	09 f4       	brne	.+2      	; 0x20da <DIO_enumGetPinValue+0x72>
    20d8:	61 c0       	rjmp	.+194    	; 0x219c <DIO_enumGetPinValue+0x134>
    20da:	81 c0       	rjmp	.+258    	; 0x21de <DIO_enumGetPinValue+0x176>
		{
		case DIO_PORTA: * Copy_PtrData = GET_BIT(PINA_Register,Copy_u8PIN); break;
    20dc:	e9 e3       	ldi	r30, 0x39	; 57
    20de:	f0 e0       	ldi	r31, 0x00	; 0
    20e0:	80 81       	ld	r24, Z
    20e2:	48 2f       	mov	r20, r24
    20e4:	50 e0       	ldi	r21, 0x00	; 0
    20e6:	8b 81       	ldd	r24, Y+3	; 0x03
    20e8:	28 2f       	mov	r18, r24
    20ea:	30 e0       	ldi	r19, 0x00	; 0
    20ec:	81 e0       	ldi	r24, 0x01	; 1
    20ee:	90 e0       	ldi	r25, 0x00	; 0
    20f0:	02 c0       	rjmp	.+4      	; 0x20f6 <DIO_enumGetPinValue+0x8e>
    20f2:	88 0f       	add	r24, r24
    20f4:	99 1f       	adc	r25, r25
    20f6:	2a 95       	dec	r18
    20f8:	e2 f7       	brpl	.-8      	; 0x20f2 <DIO_enumGetPinValue+0x8a>
    20fa:	9a 01       	movw	r18, r20
    20fc:	28 23       	and	r18, r24
    20fe:	39 23       	and	r19, r25
    2100:	8b 81       	ldd	r24, Y+3	; 0x03
    2102:	88 2f       	mov	r24, r24
    2104:	90 e0       	ldi	r25, 0x00	; 0
    2106:	a9 01       	movw	r20, r18
    2108:	02 c0       	rjmp	.+4      	; 0x210e <DIO_enumGetPinValue+0xa6>
    210a:	55 95       	asr	r21
    210c:	47 95       	ror	r20
    210e:	8a 95       	dec	r24
    2110:	e2 f7       	brpl	.-8      	; 0x210a <DIO_enumGetPinValue+0xa2>
    2112:	ca 01       	movw	r24, r20
    2114:	ec 81       	ldd	r30, Y+4	; 0x04
    2116:	fd 81       	ldd	r31, Y+5	; 0x05
    2118:	80 83       	st	Z, r24
    211a:	61 c0       	rjmp	.+194    	; 0x21de <DIO_enumGetPinValue+0x176>
		case DIO_PORTB: * Copy_PtrData = GET_BIT(PINB_Register,Copy_u8PIN); break;
    211c:	e6 e3       	ldi	r30, 0x36	; 54
    211e:	f0 e0       	ldi	r31, 0x00	; 0
    2120:	80 81       	ld	r24, Z
    2122:	48 2f       	mov	r20, r24
    2124:	50 e0       	ldi	r21, 0x00	; 0
    2126:	8b 81       	ldd	r24, Y+3	; 0x03
    2128:	28 2f       	mov	r18, r24
    212a:	30 e0       	ldi	r19, 0x00	; 0
    212c:	81 e0       	ldi	r24, 0x01	; 1
    212e:	90 e0       	ldi	r25, 0x00	; 0
    2130:	02 c0       	rjmp	.+4      	; 0x2136 <DIO_enumGetPinValue+0xce>
    2132:	88 0f       	add	r24, r24
    2134:	99 1f       	adc	r25, r25
    2136:	2a 95       	dec	r18
    2138:	e2 f7       	brpl	.-8      	; 0x2132 <DIO_enumGetPinValue+0xca>
    213a:	9a 01       	movw	r18, r20
    213c:	28 23       	and	r18, r24
    213e:	39 23       	and	r19, r25
    2140:	8b 81       	ldd	r24, Y+3	; 0x03
    2142:	88 2f       	mov	r24, r24
    2144:	90 e0       	ldi	r25, 0x00	; 0
    2146:	a9 01       	movw	r20, r18
    2148:	02 c0       	rjmp	.+4      	; 0x214e <DIO_enumGetPinValue+0xe6>
    214a:	55 95       	asr	r21
    214c:	47 95       	ror	r20
    214e:	8a 95       	dec	r24
    2150:	e2 f7       	brpl	.-8      	; 0x214a <DIO_enumGetPinValue+0xe2>
    2152:	ca 01       	movw	r24, r20
    2154:	ec 81       	ldd	r30, Y+4	; 0x04
    2156:	fd 81       	ldd	r31, Y+5	; 0x05
    2158:	80 83       	st	Z, r24
    215a:	41 c0       	rjmp	.+130    	; 0x21de <DIO_enumGetPinValue+0x176>
		case DIO_PORTC: * Copy_PtrData = GET_BIT(PINC_Register,Copy_u8PIN); break;
    215c:	e3 e3       	ldi	r30, 0x33	; 51
    215e:	f0 e0       	ldi	r31, 0x00	; 0
    2160:	80 81       	ld	r24, Z
    2162:	48 2f       	mov	r20, r24
    2164:	50 e0       	ldi	r21, 0x00	; 0
    2166:	8b 81       	ldd	r24, Y+3	; 0x03
    2168:	28 2f       	mov	r18, r24
    216a:	30 e0       	ldi	r19, 0x00	; 0
    216c:	81 e0       	ldi	r24, 0x01	; 1
    216e:	90 e0       	ldi	r25, 0x00	; 0
    2170:	02 c0       	rjmp	.+4      	; 0x2176 <DIO_enumGetPinValue+0x10e>
    2172:	88 0f       	add	r24, r24
    2174:	99 1f       	adc	r25, r25
    2176:	2a 95       	dec	r18
    2178:	e2 f7       	brpl	.-8      	; 0x2172 <DIO_enumGetPinValue+0x10a>
    217a:	9a 01       	movw	r18, r20
    217c:	28 23       	and	r18, r24
    217e:	39 23       	and	r19, r25
    2180:	8b 81       	ldd	r24, Y+3	; 0x03
    2182:	88 2f       	mov	r24, r24
    2184:	90 e0       	ldi	r25, 0x00	; 0
    2186:	a9 01       	movw	r20, r18
    2188:	02 c0       	rjmp	.+4      	; 0x218e <DIO_enumGetPinValue+0x126>
    218a:	55 95       	asr	r21
    218c:	47 95       	ror	r20
    218e:	8a 95       	dec	r24
    2190:	e2 f7       	brpl	.-8      	; 0x218a <DIO_enumGetPinValue+0x122>
    2192:	ca 01       	movw	r24, r20
    2194:	ec 81       	ldd	r30, Y+4	; 0x04
    2196:	fd 81       	ldd	r31, Y+5	; 0x05
    2198:	80 83       	st	Z, r24
    219a:	21 c0       	rjmp	.+66     	; 0x21de <DIO_enumGetPinValue+0x176>
		case DIO_PORTD: * Copy_PtrData = GET_BIT(PIND_Register,Copy_u8PIN); break;
    219c:	e0 e3       	ldi	r30, 0x30	; 48
    219e:	f0 e0       	ldi	r31, 0x00	; 0
    21a0:	80 81       	ld	r24, Z
    21a2:	48 2f       	mov	r20, r24
    21a4:	50 e0       	ldi	r21, 0x00	; 0
    21a6:	8b 81       	ldd	r24, Y+3	; 0x03
    21a8:	28 2f       	mov	r18, r24
    21aa:	30 e0       	ldi	r19, 0x00	; 0
    21ac:	81 e0       	ldi	r24, 0x01	; 1
    21ae:	90 e0       	ldi	r25, 0x00	; 0
    21b0:	02 c0       	rjmp	.+4      	; 0x21b6 <DIO_enumGetPinValue+0x14e>
    21b2:	88 0f       	add	r24, r24
    21b4:	99 1f       	adc	r25, r25
    21b6:	2a 95       	dec	r18
    21b8:	e2 f7       	brpl	.-8      	; 0x21b2 <DIO_enumGetPinValue+0x14a>
    21ba:	9a 01       	movw	r18, r20
    21bc:	28 23       	and	r18, r24
    21be:	39 23       	and	r19, r25
    21c0:	8b 81       	ldd	r24, Y+3	; 0x03
    21c2:	88 2f       	mov	r24, r24
    21c4:	90 e0       	ldi	r25, 0x00	; 0
    21c6:	a9 01       	movw	r20, r18
    21c8:	02 c0       	rjmp	.+4      	; 0x21ce <DIO_enumGetPinValue+0x166>
    21ca:	55 95       	asr	r21
    21cc:	47 95       	ror	r20
    21ce:	8a 95       	dec	r24
    21d0:	e2 f7       	brpl	.-8      	; 0x21ca <DIO_enumGetPinValue+0x162>
    21d2:	ca 01       	movw	r24, r20
    21d4:	ec 81       	ldd	r30, Y+4	; 0x04
    21d6:	fd 81       	ldd	r31, Y+5	; 0x05
    21d8:	80 83       	st	Z, r24
    21da:	01 c0       	rjmp	.+2      	; 0x21de <DIO_enumGetPinValue+0x176>
	}

	else
	{
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
    21dc:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    21de:	89 81       	ldd	r24, Y+1	; 0x01
}
    21e0:	27 96       	adiw	r28, 0x07	; 7
    21e2:	0f b6       	in	r0, 0x3f	; 63
    21e4:	f8 94       	cli
    21e6:	de bf       	out	0x3e, r29	; 62
    21e8:	0f be       	out	0x3f, r0	; 63
    21ea:	cd bf       	out	0x3d, r28	; 61
    21ec:	cf 91       	pop	r28
    21ee:	df 91       	pop	r29
    21f0:	08 95       	ret

000021f2 <DIO_enumTogglePinValue>:


DIO_ErrorStatus DIO_enumTogglePinValue  ( u8 Copy_u8PORT, u8 Copy_u8PIN )
{
    21f2:	df 93       	push	r29
    21f4:	cf 93       	push	r28
    21f6:	00 d0       	rcall	.+0      	; 0x21f8 <DIO_enumTogglePinValue+0x6>
    21f8:	00 d0       	rcall	.+0      	; 0x21fa <DIO_enumTogglePinValue+0x8>
    21fa:	0f 92       	push	r0
    21fc:	cd b7       	in	r28, 0x3d	; 61
    21fe:	de b7       	in	r29, 0x3e	; 62
    2200:	8a 83       	std	Y+2, r24	; 0x02
    2202:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    2204:	81 e0       	ldi	r24, 0x01	; 1
    2206:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PIN <= DIO_PIN7)
    2208:	8b 81       	ldd	r24, Y+3	; 0x03
    220a:	88 30       	cpi	r24, 0x08	; 8
    220c:	08 f0       	brcs	.+2      	; 0x2210 <DIO_enumTogglePinValue+0x1e>
    220e:	6f c0       	rjmp	.+222    	; 0x22ee <DIO_enumTogglePinValue+0xfc>
	{
		switch (Copy_u8PORT)
    2210:	8a 81       	ldd	r24, Y+2	; 0x02
    2212:	28 2f       	mov	r18, r24
    2214:	30 e0       	ldi	r19, 0x00	; 0
    2216:	3d 83       	std	Y+5, r19	; 0x05
    2218:	2c 83       	std	Y+4, r18	; 0x04
    221a:	8c 81       	ldd	r24, Y+4	; 0x04
    221c:	9d 81       	ldd	r25, Y+5	; 0x05
    221e:	81 30       	cpi	r24, 0x01	; 1
    2220:	91 05       	cpc	r25, r1
    2222:	49 f1       	breq	.+82     	; 0x2276 <DIO_enumTogglePinValue+0x84>
    2224:	2c 81       	ldd	r18, Y+4	; 0x04
    2226:	3d 81       	ldd	r19, Y+5	; 0x05
    2228:	22 30       	cpi	r18, 0x02	; 2
    222a:	31 05       	cpc	r19, r1
    222c:	2c f4       	brge	.+10     	; 0x2238 <DIO_enumTogglePinValue+0x46>
    222e:	8c 81       	ldd	r24, Y+4	; 0x04
    2230:	9d 81       	ldd	r25, Y+5	; 0x05
    2232:	00 97       	sbiw	r24, 0x00	; 0
    2234:	61 f0       	breq	.+24     	; 0x224e <DIO_enumTogglePinValue+0x5c>
    2236:	5c c0       	rjmp	.+184    	; 0x22f0 <DIO_enumTogglePinValue+0xfe>
    2238:	2c 81       	ldd	r18, Y+4	; 0x04
    223a:	3d 81       	ldd	r19, Y+5	; 0x05
    223c:	22 30       	cpi	r18, 0x02	; 2
    223e:	31 05       	cpc	r19, r1
    2240:	71 f1       	breq	.+92     	; 0x229e <DIO_enumTogglePinValue+0xac>
    2242:	8c 81       	ldd	r24, Y+4	; 0x04
    2244:	9d 81       	ldd	r25, Y+5	; 0x05
    2246:	83 30       	cpi	r24, 0x03	; 3
    2248:	91 05       	cpc	r25, r1
    224a:	e9 f1       	breq	.+122    	; 0x22c6 <DIO_enumTogglePinValue+0xd4>
    224c:	51 c0       	rjmp	.+162    	; 0x22f0 <DIO_enumTogglePinValue+0xfe>
		{
		case DIO_PORTA : TOG_BIT(PORTA_Register,Copy_u8PIN);
    224e:	ab e3       	ldi	r26, 0x3B	; 59
    2250:	b0 e0       	ldi	r27, 0x00	; 0
    2252:	eb e3       	ldi	r30, 0x3B	; 59
    2254:	f0 e0       	ldi	r31, 0x00	; 0
    2256:	80 81       	ld	r24, Z
    2258:	48 2f       	mov	r20, r24
    225a:	8b 81       	ldd	r24, Y+3	; 0x03
    225c:	28 2f       	mov	r18, r24
    225e:	30 e0       	ldi	r19, 0x00	; 0
    2260:	81 e0       	ldi	r24, 0x01	; 1
    2262:	90 e0       	ldi	r25, 0x00	; 0
    2264:	02 2e       	mov	r0, r18
    2266:	02 c0       	rjmp	.+4      	; 0x226c <DIO_enumTogglePinValue+0x7a>
    2268:	88 0f       	add	r24, r24
    226a:	99 1f       	adc	r25, r25
    226c:	0a 94       	dec	r0
    226e:	e2 f7       	brpl	.-8      	; 0x2268 <DIO_enumTogglePinValue+0x76>
    2270:	84 27       	eor	r24, r20
    2272:	8c 93       	st	X, r24
    2274:	3d c0       	rjmp	.+122    	; 0x22f0 <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTB : TOG_BIT(PORTB_Register,Copy_u8PIN);
    2276:	a8 e3       	ldi	r26, 0x38	; 56
    2278:	b0 e0       	ldi	r27, 0x00	; 0
    227a:	e8 e3       	ldi	r30, 0x38	; 56
    227c:	f0 e0       	ldi	r31, 0x00	; 0
    227e:	80 81       	ld	r24, Z
    2280:	48 2f       	mov	r20, r24
    2282:	8b 81       	ldd	r24, Y+3	; 0x03
    2284:	28 2f       	mov	r18, r24
    2286:	30 e0       	ldi	r19, 0x00	; 0
    2288:	81 e0       	ldi	r24, 0x01	; 1
    228a:	90 e0       	ldi	r25, 0x00	; 0
    228c:	02 2e       	mov	r0, r18
    228e:	02 c0       	rjmp	.+4      	; 0x2294 <DIO_enumTogglePinValue+0xa2>
    2290:	88 0f       	add	r24, r24
    2292:	99 1f       	adc	r25, r25
    2294:	0a 94       	dec	r0
    2296:	e2 f7       	brpl	.-8      	; 0x2290 <DIO_enumTogglePinValue+0x9e>
    2298:	84 27       	eor	r24, r20
    229a:	8c 93       	st	X, r24
    229c:	29 c0       	rjmp	.+82     	; 0x22f0 <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTC : TOG_BIT(PORTC_Register,Copy_u8PIN);
    229e:	a5 e3       	ldi	r26, 0x35	; 53
    22a0:	b0 e0       	ldi	r27, 0x00	; 0
    22a2:	e5 e3       	ldi	r30, 0x35	; 53
    22a4:	f0 e0       	ldi	r31, 0x00	; 0
    22a6:	80 81       	ld	r24, Z
    22a8:	48 2f       	mov	r20, r24
    22aa:	8b 81       	ldd	r24, Y+3	; 0x03
    22ac:	28 2f       	mov	r18, r24
    22ae:	30 e0       	ldi	r19, 0x00	; 0
    22b0:	81 e0       	ldi	r24, 0x01	; 1
    22b2:	90 e0       	ldi	r25, 0x00	; 0
    22b4:	02 2e       	mov	r0, r18
    22b6:	02 c0       	rjmp	.+4      	; 0x22bc <DIO_enumTogglePinValue+0xca>
    22b8:	88 0f       	add	r24, r24
    22ba:	99 1f       	adc	r25, r25
    22bc:	0a 94       	dec	r0
    22be:	e2 f7       	brpl	.-8      	; 0x22b8 <DIO_enumTogglePinValue+0xc6>
    22c0:	84 27       	eor	r24, r20
    22c2:	8c 93       	st	X, r24
    22c4:	15 c0       	rjmp	.+42     	; 0x22f0 <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTD : TOG_BIT(PORTD_Register,Copy_u8PIN);
    22c6:	a2 e3       	ldi	r26, 0x32	; 50
    22c8:	b0 e0       	ldi	r27, 0x00	; 0
    22ca:	e2 e3       	ldi	r30, 0x32	; 50
    22cc:	f0 e0       	ldi	r31, 0x00	; 0
    22ce:	80 81       	ld	r24, Z
    22d0:	48 2f       	mov	r20, r24
    22d2:	8b 81       	ldd	r24, Y+3	; 0x03
    22d4:	28 2f       	mov	r18, r24
    22d6:	30 e0       	ldi	r19, 0x00	; 0
    22d8:	81 e0       	ldi	r24, 0x01	; 1
    22da:	90 e0       	ldi	r25, 0x00	; 0
    22dc:	02 2e       	mov	r0, r18
    22de:	02 c0       	rjmp	.+4      	; 0x22e4 <DIO_enumTogglePinValue+0xf2>
    22e0:	88 0f       	add	r24, r24
    22e2:	99 1f       	adc	r25, r25
    22e4:	0a 94       	dec	r0
    22e6:	e2 f7       	brpl	.-8      	; 0x22e0 <DIO_enumTogglePinValue+0xee>
    22e8:	84 27       	eor	r24, r20
    22ea:	8c 93       	st	X, r24
    22ec:	01 c0       	rjmp	.+2      	; 0x22f0 <DIO_enumTogglePinValue+0xfe>

	}
	else
	{
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
    22ee:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    22f0:	89 81       	ldd	r24, Y+1	; 0x01
}
    22f2:	0f 90       	pop	r0
    22f4:	0f 90       	pop	r0
    22f6:	0f 90       	pop	r0
    22f8:	0f 90       	pop	r0
    22fa:	0f 90       	pop	r0
    22fc:	cf 91       	pop	r28
    22fe:	df 91       	pop	r29
    2300:	08 95       	ret

00002302 <DIO_enumConnectPullup>:


DIO_ErrorStatus DIO_enumConnectPullup (u8 Copy_u8PORT ,u8 Copy_u8PIN, u8 Copy_u8ConnectPullup)
{
    2302:	df 93       	push	r29
    2304:	cf 93       	push	r28
    2306:	00 d0       	rcall	.+0      	; 0x2308 <DIO_enumConnectPullup+0x6>
    2308:	00 d0       	rcall	.+0      	; 0x230a <DIO_enumConnectPullup+0x8>
    230a:	00 d0       	rcall	.+0      	; 0x230c <DIO_enumConnectPullup+0xa>
    230c:	cd b7       	in	r28, 0x3d	; 61
    230e:	de b7       	in	r29, 0x3e	; 62
    2310:	8a 83       	std	Y+2, r24	; 0x02
    2312:	6b 83       	std	Y+3, r22	; 0x03
    2314:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    2316:	81 e0       	ldi	r24, 0x01	; 1
    2318:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    231a:	8a 81       	ldd	r24, Y+2	; 0x02
    231c:	84 30       	cpi	r24, 0x04	; 4
    231e:	08 f0       	brcs	.+2      	; 0x2322 <DIO_enumConnectPullup+0x20>
    2320:	3e c1       	rjmp	.+636    	; 0x259e <DIO_enumConnectPullup+0x29c>
    2322:	8b 81       	ldd	r24, Y+3	; 0x03
    2324:	88 30       	cpi	r24, 0x08	; 8
    2326:	08 f0       	brcs	.+2      	; 0x232a <DIO_enumConnectPullup+0x28>
    2328:	3a c1       	rjmp	.+628    	; 0x259e <DIO_enumConnectPullup+0x29c>
	{
		switch(Copy_u8PORT)
    232a:	8a 81       	ldd	r24, Y+2	; 0x02
    232c:	28 2f       	mov	r18, r24
    232e:	30 e0       	ldi	r19, 0x00	; 0
    2330:	3e 83       	std	Y+6, r19	; 0x06
    2332:	2d 83       	std	Y+5, r18	; 0x05
    2334:	8d 81       	ldd	r24, Y+5	; 0x05
    2336:	9e 81       	ldd	r25, Y+6	; 0x06
    2338:	81 30       	cpi	r24, 0x01	; 1
    233a:	91 05       	cpc	r25, r1
    233c:	09 f4       	brne	.+2      	; 0x2340 <DIO_enumConnectPullup+0x3e>
    233e:	5d c0       	rjmp	.+186    	; 0x23fa <DIO_enumConnectPullup+0xf8>
    2340:	2d 81       	ldd	r18, Y+5	; 0x05
    2342:	3e 81       	ldd	r19, Y+6	; 0x06
    2344:	22 30       	cpi	r18, 0x02	; 2
    2346:	31 05       	cpc	r19, r1
    2348:	2c f4       	brge	.+10     	; 0x2354 <DIO_enumConnectPullup+0x52>
    234a:	8d 81       	ldd	r24, Y+5	; 0x05
    234c:	9e 81       	ldd	r25, Y+6	; 0x06
    234e:	00 97       	sbiw	r24, 0x00	; 0
    2350:	71 f0       	breq	.+28     	; 0x236e <DIO_enumConnectPullup+0x6c>
    2352:	26 c1       	rjmp	.+588    	; 0x25a0 <DIO_enumConnectPullup+0x29e>
    2354:	2d 81       	ldd	r18, Y+5	; 0x05
    2356:	3e 81       	ldd	r19, Y+6	; 0x06
    2358:	22 30       	cpi	r18, 0x02	; 2
    235a:	31 05       	cpc	r19, r1
    235c:	09 f4       	brne	.+2      	; 0x2360 <DIO_enumConnectPullup+0x5e>
    235e:	93 c0       	rjmp	.+294    	; 0x2486 <DIO_enumConnectPullup+0x184>
    2360:	8d 81       	ldd	r24, Y+5	; 0x05
    2362:	9e 81       	ldd	r25, Y+6	; 0x06
    2364:	83 30       	cpi	r24, 0x03	; 3
    2366:	91 05       	cpc	r25, r1
    2368:	09 f4       	brne	.+2      	; 0x236c <DIO_enumConnectPullup+0x6a>
    236a:	d3 c0       	rjmp	.+422    	; 0x2512 <DIO_enumConnectPullup+0x210>
    236c:	19 c1       	rjmp	.+562    	; 0x25a0 <DIO_enumConnectPullup+0x29e>
		{
		/* Connect or disconnect the pull up resistance to the given pin in port A */
		case DIO_PORTA:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    236e:	8c 81       	ldd	r24, Y+4	; 0x04
    2370:	81 30       	cpi	r24, 0x01	; 1
    2372:	71 f5       	brne	.+92     	; 0x23d0 <DIO_enumConnectPullup+0xce>
			{
				CLR_BIT(SFIOR,PUD);
    2374:	a0 e5       	ldi	r26, 0x50	; 80
    2376:	b0 e0       	ldi	r27, 0x00	; 0
    2378:	e0 e5       	ldi	r30, 0x50	; 80
    237a:	f0 e0       	ldi	r31, 0x00	; 0
    237c:	80 81       	ld	r24, Z
    237e:	8b 7f       	andi	r24, 0xFB	; 251
    2380:	8c 93       	st	X, r24
				CLR_BIT(DDRA_Register,Copy_u8PIN);
    2382:	aa e3       	ldi	r26, 0x3A	; 58
    2384:	b0 e0       	ldi	r27, 0x00	; 0
    2386:	ea e3       	ldi	r30, 0x3A	; 58
    2388:	f0 e0       	ldi	r31, 0x00	; 0
    238a:	80 81       	ld	r24, Z
    238c:	48 2f       	mov	r20, r24
    238e:	8b 81       	ldd	r24, Y+3	; 0x03
    2390:	28 2f       	mov	r18, r24
    2392:	30 e0       	ldi	r19, 0x00	; 0
    2394:	81 e0       	ldi	r24, 0x01	; 1
    2396:	90 e0       	ldi	r25, 0x00	; 0
    2398:	02 c0       	rjmp	.+4      	; 0x239e <DIO_enumConnectPullup+0x9c>
    239a:	88 0f       	add	r24, r24
    239c:	99 1f       	adc	r25, r25
    239e:	2a 95       	dec	r18
    23a0:	e2 f7       	brpl	.-8      	; 0x239a <DIO_enumConnectPullup+0x98>
    23a2:	80 95       	com	r24
    23a4:	84 23       	and	r24, r20
    23a6:	8c 93       	st	X, r24
				SET_BIT(PORTA_Register,Copy_u8PIN);
    23a8:	ab e3       	ldi	r26, 0x3B	; 59
    23aa:	b0 e0       	ldi	r27, 0x00	; 0
    23ac:	eb e3       	ldi	r30, 0x3B	; 59
    23ae:	f0 e0       	ldi	r31, 0x00	; 0
    23b0:	80 81       	ld	r24, Z
    23b2:	48 2f       	mov	r20, r24
    23b4:	8b 81       	ldd	r24, Y+3	; 0x03
    23b6:	28 2f       	mov	r18, r24
    23b8:	30 e0       	ldi	r19, 0x00	; 0
    23ba:	81 e0       	ldi	r24, 0x01	; 1
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	02 2e       	mov	r0, r18
    23c0:	02 c0       	rjmp	.+4      	; 0x23c6 <DIO_enumConnectPullup+0xc4>
    23c2:	88 0f       	add	r24, r24
    23c4:	99 1f       	adc	r25, r25
    23c6:	0a 94       	dec	r0
    23c8:	e2 f7       	brpl	.-8      	; 0x23c2 <DIO_enumConnectPullup+0xc0>
    23ca:	84 2b       	or	r24, r20
    23cc:	8c 93       	st	X, r24
    23ce:	e8 c0       	rjmp	.+464    	; 0x25a0 <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTA_Register,Copy_u8PIN);
    23d0:	ab e3       	ldi	r26, 0x3B	; 59
    23d2:	b0 e0       	ldi	r27, 0x00	; 0
    23d4:	eb e3       	ldi	r30, 0x3B	; 59
    23d6:	f0 e0       	ldi	r31, 0x00	; 0
    23d8:	80 81       	ld	r24, Z
    23da:	48 2f       	mov	r20, r24
    23dc:	8b 81       	ldd	r24, Y+3	; 0x03
    23de:	28 2f       	mov	r18, r24
    23e0:	30 e0       	ldi	r19, 0x00	; 0
    23e2:	81 e0       	ldi	r24, 0x01	; 1
    23e4:	90 e0       	ldi	r25, 0x00	; 0
    23e6:	02 2e       	mov	r0, r18
    23e8:	02 c0       	rjmp	.+4      	; 0x23ee <DIO_enumConnectPullup+0xec>
    23ea:	88 0f       	add	r24, r24
    23ec:	99 1f       	adc	r25, r25
    23ee:	0a 94       	dec	r0
    23f0:	e2 f7       	brpl	.-8      	; 0x23ea <DIO_enumConnectPullup+0xe8>
    23f2:	80 95       	com	r24
    23f4:	84 23       	and	r24, r20
    23f6:	8c 93       	st	X, r24
    23f8:	d3 c0       	rjmp	.+422    	; 0x25a0 <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port B */
		case DIO_PORTB:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    23fa:	8c 81       	ldd	r24, Y+4	; 0x04
    23fc:	81 30       	cpi	r24, 0x01	; 1
    23fe:	71 f5       	brne	.+92     	; 0x245c <DIO_enumConnectPullup+0x15a>
			{
				CLR_BIT(SFIOR,PUD);
    2400:	a0 e5       	ldi	r26, 0x50	; 80
    2402:	b0 e0       	ldi	r27, 0x00	; 0
    2404:	e0 e5       	ldi	r30, 0x50	; 80
    2406:	f0 e0       	ldi	r31, 0x00	; 0
    2408:	80 81       	ld	r24, Z
    240a:	8b 7f       	andi	r24, 0xFB	; 251
    240c:	8c 93       	st	X, r24
				CLR_BIT(DDRB_Register,Copy_u8PIN);
    240e:	a7 e3       	ldi	r26, 0x37	; 55
    2410:	b0 e0       	ldi	r27, 0x00	; 0
    2412:	e7 e3       	ldi	r30, 0x37	; 55
    2414:	f0 e0       	ldi	r31, 0x00	; 0
    2416:	80 81       	ld	r24, Z
    2418:	48 2f       	mov	r20, r24
    241a:	8b 81       	ldd	r24, Y+3	; 0x03
    241c:	28 2f       	mov	r18, r24
    241e:	30 e0       	ldi	r19, 0x00	; 0
    2420:	81 e0       	ldi	r24, 0x01	; 1
    2422:	90 e0       	ldi	r25, 0x00	; 0
    2424:	02 c0       	rjmp	.+4      	; 0x242a <DIO_enumConnectPullup+0x128>
    2426:	88 0f       	add	r24, r24
    2428:	99 1f       	adc	r25, r25
    242a:	2a 95       	dec	r18
    242c:	e2 f7       	brpl	.-8      	; 0x2426 <DIO_enumConnectPullup+0x124>
    242e:	80 95       	com	r24
    2430:	84 23       	and	r24, r20
    2432:	8c 93       	st	X, r24
				SET_BIT(PORTB_Register,Copy_u8PIN);
    2434:	a8 e3       	ldi	r26, 0x38	; 56
    2436:	b0 e0       	ldi	r27, 0x00	; 0
    2438:	e8 e3       	ldi	r30, 0x38	; 56
    243a:	f0 e0       	ldi	r31, 0x00	; 0
    243c:	80 81       	ld	r24, Z
    243e:	48 2f       	mov	r20, r24
    2440:	8b 81       	ldd	r24, Y+3	; 0x03
    2442:	28 2f       	mov	r18, r24
    2444:	30 e0       	ldi	r19, 0x00	; 0
    2446:	81 e0       	ldi	r24, 0x01	; 1
    2448:	90 e0       	ldi	r25, 0x00	; 0
    244a:	02 2e       	mov	r0, r18
    244c:	02 c0       	rjmp	.+4      	; 0x2452 <DIO_enumConnectPullup+0x150>
    244e:	88 0f       	add	r24, r24
    2450:	99 1f       	adc	r25, r25
    2452:	0a 94       	dec	r0
    2454:	e2 f7       	brpl	.-8      	; 0x244e <DIO_enumConnectPullup+0x14c>
    2456:	84 2b       	or	r24, r20
    2458:	8c 93       	st	X, r24
    245a:	a2 c0       	rjmp	.+324    	; 0x25a0 <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTB_Register,Copy_u8PIN);
    245c:	a8 e3       	ldi	r26, 0x38	; 56
    245e:	b0 e0       	ldi	r27, 0x00	; 0
    2460:	e8 e3       	ldi	r30, 0x38	; 56
    2462:	f0 e0       	ldi	r31, 0x00	; 0
    2464:	80 81       	ld	r24, Z
    2466:	48 2f       	mov	r20, r24
    2468:	8b 81       	ldd	r24, Y+3	; 0x03
    246a:	28 2f       	mov	r18, r24
    246c:	30 e0       	ldi	r19, 0x00	; 0
    246e:	81 e0       	ldi	r24, 0x01	; 1
    2470:	90 e0       	ldi	r25, 0x00	; 0
    2472:	02 2e       	mov	r0, r18
    2474:	02 c0       	rjmp	.+4      	; 0x247a <DIO_enumConnectPullup+0x178>
    2476:	88 0f       	add	r24, r24
    2478:	99 1f       	adc	r25, r25
    247a:	0a 94       	dec	r0
    247c:	e2 f7       	brpl	.-8      	; 0x2476 <DIO_enumConnectPullup+0x174>
    247e:	80 95       	com	r24
    2480:	84 23       	and	r24, r20
    2482:	8c 93       	st	X, r24
    2484:	8d c0       	rjmp	.+282    	; 0x25a0 <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port C */
		case DIO_PORTC:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    2486:	8c 81       	ldd	r24, Y+4	; 0x04
    2488:	81 30       	cpi	r24, 0x01	; 1
    248a:	71 f5       	brne	.+92     	; 0x24e8 <DIO_enumConnectPullup+0x1e6>
			{
				CLR_BIT(SFIOR,PUD);
    248c:	a0 e5       	ldi	r26, 0x50	; 80
    248e:	b0 e0       	ldi	r27, 0x00	; 0
    2490:	e0 e5       	ldi	r30, 0x50	; 80
    2492:	f0 e0       	ldi	r31, 0x00	; 0
    2494:	80 81       	ld	r24, Z
    2496:	8b 7f       	andi	r24, 0xFB	; 251
    2498:	8c 93       	st	X, r24
				CLR_BIT(DDRC_Register,Copy_u8PIN);
    249a:	a4 e3       	ldi	r26, 0x34	; 52
    249c:	b0 e0       	ldi	r27, 0x00	; 0
    249e:	e4 e3       	ldi	r30, 0x34	; 52
    24a0:	f0 e0       	ldi	r31, 0x00	; 0
    24a2:	80 81       	ld	r24, Z
    24a4:	48 2f       	mov	r20, r24
    24a6:	8b 81       	ldd	r24, Y+3	; 0x03
    24a8:	28 2f       	mov	r18, r24
    24aa:	30 e0       	ldi	r19, 0x00	; 0
    24ac:	81 e0       	ldi	r24, 0x01	; 1
    24ae:	90 e0       	ldi	r25, 0x00	; 0
    24b0:	02 c0       	rjmp	.+4      	; 0x24b6 <DIO_enumConnectPullup+0x1b4>
    24b2:	88 0f       	add	r24, r24
    24b4:	99 1f       	adc	r25, r25
    24b6:	2a 95       	dec	r18
    24b8:	e2 f7       	brpl	.-8      	; 0x24b2 <DIO_enumConnectPullup+0x1b0>
    24ba:	80 95       	com	r24
    24bc:	84 23       	and	r24, r20
    24be:	8c 93       	st	X, r24
				SET_BIT(PORTC_Register,Copy_u8PIN);
    24c0:	a5 e3       	ldi	r26, 0x35	; 53
    24c2:	b0 e0       	ldi	r27, 0x00	; 0
    24c4:	e5 e3       	ldi	r30, 0x35	; 53
    24c6:	f0 e0       	ldi	r31, 0x00	; 0
    24c8:	80 81       	ld	r24, Z
    24ca:	48 2f       	mov	r20, r24
    24cc:	8b 81       	ldd	r24, Y+3	; 0x03
    24ce:	28 2f       	mov	r18, r24
    24d0:	30 e0       	ldi	r19, 0x00	; 0
    24d2:	81 e0       	ldi	r24, 0x01	; 1
    24d4:	90 e0       	ldi	r25, 0x00	; 0
    24d6:	02 2e       	mov	r0, r18
    24d8:	02 c0       	rjmp	.+4      	; 0x24de <DIO_enumConnectPullup+0x1dc>
    24da:	88 0f       	add	r24, r24
    24dc:	99 1f       	adc	r25, r25
    24de:	0a 94       	dec	r0
    24e0:	e2 f7       	brpl	.-8      	; 0x24da <DIO_enumConnectPullup+0x1d8>
    24e2:	84 2b       	or	r24, r20
    24e4:	8c 93       	st	X, r24
    24e6:	5c c0       	rjmp	.+184    	; 0x25a0 <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTC_Register,Copy_u8PIN);
    24e8:	a5 e3       	ldi	r26, 0x35	; 53
    24ea:	b0 e0       	ldi	r27, 0x00	; 0
    24ec:	e5 e3       	ldi	r30, 0x35	; 53
    24ee:	f0 e0       	ldi	r31, 0x00	; 0
    24f0:	80 81       	ld	r24, Z
    24f2:	48 2f       	mov	r20, r24
    24f4:	8b 81       	ldd	r24, Y+3	; 0x03
    24f6:	28 2f       	mov	r18, r24
    24f8:	30 e0       	ldi	r19, 0x00	; 0
    24fa:	81 e0       	ldi	r24, 0x01	; 1
    24fc:	90 e0       	ldi	r25, 0x00	; 0
    24fe:	02 2e       	mov	r0, r18
    2500:	02 c0       	rjmp	.+4      	; 0x2506 <DIO_enumConnectPullup+0x204>
    2502:	88 0f       	add	r24, r24
    2504:	99 1f       	adc	r25, r25
    2506:	0a 94       	dec	r0
    2508:	e2 f7       	brpl	.-8      	; 0x2502 <DIO_enumConnectPullup+0x200>
    250a:	80 95       	com	r24
    250c:	84 23       	and	r24, r20
    250e:	8c 93       	st	X, r24
    2510:	47 c0       	rjmp	.+142    	; 0x25a0 <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port D */
		case DIO_PORTD:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    2512:	8c 81       	ldd	r24, Y+4	; 0x04
    2514:	81 30       	cpi	r24, 0x01	; 1
    2516:	71 f5       	brne	.+92     	; 0x2574 <DIO_enumConnectPullup+0x272>
			{
				CLR_BIT(SFIOR,PUD);
    2518:	a0 e5       	ldi	r26, 0x50	; 80
    251a:	b0 e0       	ldi	r27, 0x00	; 0
    251c:	e0 e5       	ldi	r30, 0x50	; 80
    251e:	f0 e0       	ldi	r31, 0x00	; 0
    2520:	80 81       	ld	r24, Z
    2522:	8b 7f       	andi	r24, 0xFB	; 251
    2524:	8c 93       	st	X, r24
				CLR_BIT(DDRD_Register,Copy_u8PIN);
    2526:	a1 e3       	ldi	r26, 0x31	; 49
    2528:	b0 e0       	ldi	r27, 0x00	; 0
    252a:	e1 e3       	ldi	r30, 0x31	; 49
    252c:	f0 e0       	ldi	r31, 0x00	; 0
    252e:	80 81       	ld	r24, Z
    2530:	48 2f       	mov	r20, r24
    2532:	8b 81       	ldd	r24, Y+3	; 0x03
    2534:	28 2f       	mov	r18, r24
    2536:	30 e0       	ldi	r19, 0x00	; 0
    2538:	81 e0       	ldi	r24, 0x01	; 1
    253a:	90 e0       	ldi	r25, 0x00	; 0
    253c:	02 c0       	rjmp	.+4      	; 0x2542 <DIO_enumConnectPullup+0x240>
    253e:	88 0f       	add	r24, r24
    2540:	99 1f       	adc	r25, r25
    2542:	2a 95       	dec	r18
    2544:	e2 f7       	brpl	.-8      	; 0x253e <DIO_enumConnectPullup+0x23c>
    2546:	80 95       	com	r24
    2548:	84 23       	and	r24, r20
    254a:	8c 93       	st	X, r24
				SET_BIT(PORTD_Register,Copy_u8PIN);
    254c:	a2 e3       	ldi	r26, 0x32	; 50
    254e:	b0 e0       	ldi	r27, 0x00	; 0
    2550:	e2 e3       	ldi	r30, 0x32	; 50
    2552:	f0 e0       	ldi	r31, 0x00	; 0
    2554:	80 81       	ld	r24, Z
    2556:	48 2f       	mov	r20, r24
    2558:	8b 81       	ldd	r24, Y+3	; 0x03
    255a:	28 2f       	mov	r18, r24
    255c:	30 e0       	ldi	r19, 0x00	; 0
    255e:	81 e0       	ldi	r24, 0x01	; 1
    2560:	90 e0       	ldi	r25, 0x00	; 0
    2562:	02 2e       	mov	r0, r18
    2564:	02 c0       	rjmp	.+4      	; 0x256a <DIO_enumConnectPullup+0x268>
    2566:	88 0f       	add	r24, r24
    2568:	99 1f       	adc	r25, r25
    256a:	0a 94       	dec	r0
    256c:	e2 f7       	brpl	.-8      	; 0x2566 <DIO_enumConnectPullup+0x264>
    256e:	84 2b       	or	r24, r20
    2570:	8c 93       	st	X, r24
    2572:	16 c0       	rjmp	.+44     	; 0x25a0 <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTD_Register,Copy_u8PIN);
    2574:	a2 e3       	ldi	r26, 0x32	; 50
    2576:	b0 e0       	ldi	r27, 0x00	; 0
    2578:	e2 e3       	ldi	r30, 0x32	; 50
    257a:	f0 e0       	ldi	r31, 0x00	; 0
    257c:	80 81       	ld	r24, Z
    257e:	48 2f       	mov	r20, r24
    2580:	8b 81       	ldd	r24, Y+3	; 0x03
    2582:	28 2f       	mov	r18, r24
    2584:	30 e0       	ldi	r19, 0x00	; 0
    2586:	81 e0       	ldi	r24, 0x01	; 1
    2588:	90 e0       	ldi	r25, 0x00	; 0
    258a:	02 2e       	mov	r0, r18
    258c:	02 c0       	rjmp	.+4      	; 0x2592 <DIO_enumConnectPullup+0x290>
    258e:	88 0f       	add	r24, r24
    2590:	99 1f       	adc	r25, r25
    2592:	0a 94       	dec	r0
    2594:	e2 f7       	brpl	.-8      	; 0x258e <DIO_enumConnectPullup+0x28c>
    2596:	80 95       	com	r24
    2598:	84 23       	and	r24, r20
    259a:	8c 93       	st	X, r24
    259c:	01 c0       	rjmp	.+2      	; 0x25a0 <DIO_enumConnectPullup+0x29e>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    259e:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    25a0:	89 81       	ldd	r24, Y+1	; 0x01


}
    25a2:	26 96       	adiw	r28, 0x06	; 6
    25a4:	0f b6       	in	r0, 0x3f	; 63
    25a6:	f8 94       	cli
    25a8:	de bf       	out	0x3e, r29	; 62
    25aa:	0f be       	out	0x3f, r0	; 63
    25ac:	cd bf       	out	0x3d, r28	; 61
    25ae:	cf 91       	pop	r28
    25b0:	df 91       	pop	r29
    25b2:	08 95       	ret

000025b4 <DIO_voidWriteHighNibbles>:




DIO_ErrorStatus DIO_voidWriteHighNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{
    25b4:	df 93       	push	r29
    25b6:	cf 93       	push	r28
    25b8:	00 d0       	rcall	.+0      	; 0x25ba <DIO_voidWriteHighNibbles+0x6>
    25ba:	00 d0       	rcall	.+0      	; 0x25bc <DIO_voidWriteHighNibbles+0x8>
    25bc:	0f 92       	push	r0
    25be:	cd b7       	in	r28, 0x3d	; 61
    25c0:	de b7       	in	r29, 0x3e	; 62
    25c2:	8a 83       	std	Y+2, r24	; 0x02
    25c4:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    25c6:	81 e0       	ldi	r24, 0x01	; 1
    25c8:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD))
    25ca:	8a 81       	ldd	r24, Y+2	; 0x02
    25cc:	84 30       	cpi	r24, 0x04	; 4
    25ce:	08 f0       	brcs	.+2      	; 0x25d2 <DIO_voidWriteHighNibbles+0x1e>
    25d0:	63 c0       	rjmp	.+198    	; 0x2698 <DIO_voidWriteHighNibbles+0xe4>
	{
		Copy_u8value = (Copy_u8value<<4) ;
    25d2:	8b 81       	ldd	r24, Y+3	; 0x03
    25d4:	82 95       	swap	r24
    25d6:	80 7f       	andi	r24, 0xF0	; 240
    25d8:	8b 83       	std	Y+3, r24	; 0x03
		switch(Copy_u8PORT)
    25da:	8a 81       	ldd	r24, Y+2	; 0x02
    25dc:	28 2f       	mov	r18, r24
    25de:	30 e0       	ldi	r19, 0x00	; 0
    25e0:	3d 83       	std	Y+5, r19	; 0x05
    25e2:	2c 83       	std	Y+4, r18	; 0x04
    25e4:	8c 81       	ldd	r24, Y+4	; 0x04
    25e6:	9d 81       	ldd	r25, Y+5	; 0x05
    25e8:	81 30       	cpi	r24, 0x01	; 1
    25ea:	91 05       	cpc	r25, r1
    25ec:	29 f1       	breq	.+74     	; 0x2638 <DIO_voidWriteHighNibbles+0x84>
    25ee:	2c 81       	ldd	r18, Y+4	; 0x04
    25f0:	3d 81       	ldd	r19, Y+5	; 0x05
    25f2:	22 30       	cpi	r18, 0x02	; 2
    25f4:	31 05       	cpc	r19, r1
    25f6:	2c f4       	brge	.+10     	; 0x2602 <DIO_voidWriteHighNibbles+0x4e>
    25f8:	8c 81       	ldd	r24, Y+4	; 0x04
    25fa:	9d 81       	ldd	r25, Y+5	; 0x05
    25fc:	00 97       	sbiw	r24, 0x00	; 0
    25fe:	61 f0       	breq	.+24     	; 0x2618 <DIO_voidWriteHighNibbles+0x64>
    2600:	4c c0       	rjmp	.+152    	; 0x269a <DIO_voidWriteHighNibbles+0xe6>
    2602:	2c 81       	ldd	r18, Y+4	; 0x04
    2604:	3d 81       	ldd	r19, Y+5	; 0x05
    2606:	22 30       	cpi	r18, 0x02	; 2
    2608:	31 05       	cpc	r19, r1
    260a:	31 f1       	breq	.+76     	; 0x2658 <DIO_voidWriteHighNibbles+0xa4>
    260c:	8c 81       	ldd	r24, Y+4	; 0x04
    260e:	9d 81       	ldd	r25, Y+5	; 0x05
    2610:	83 30       	cpi	r24, 0x03	; 3
    2612:	91 05       	cpc	r25, r1
    2614:	89 f1       	breq	.+98     	; 0x2678 <DIO_voidWriteHighNibbles+0xc4>
    2616:	41 c0       	rjmp	.+130    	; 0x269a <DIO_voidWriteHighNibbles+0xe6>
		{
		case DIO_PORTA :
			PORTA_Register&=0x0f;                   // make sure the high bits = 0000
    2618:	ab e3       	ldi	r26, 0x3B	; 59
    261a:	b0 e0       	ldi	r27, 0x00	; 0
    261c:	eb e3       	ldi	r30, 0x3B	; 59
    261e:	f0 e0       	ldi	r31, 0x00	; 0
    2620:	80 81       	ld	r24, Z
    2622:	8f 70       	andi	r24, 0x0F	; 15
    2624:	8c 93       	st	X, r24
			PORTA_Register|=Copy_u8value;			//Set only the high nibble of the port A by the given value
    2626:	ab e3       	ldi	r26, 0x3B	; 59
    2628:	b0 e0       	ldi	r27, 0x00	; 0
    262a:	eb e3       	ldi	r30, 0x3B	; 59
    262c:	f0 e0       	ldi	r31, 0x00	; 0
    262e:	90 81       	ld	r25, Z
    2630:	8b 81       	ldd	r24, Y+3	; 0x03
    2632:	89 2b       	or	r24, r25
    2634:	8c 93       	st	X, r24
    2636:	31 c0       	rjmp	.+98     	; 0x269a <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTB:
			PORTB_Register&=0x0f;                 //Set only the high nibble of the port B by the given value
    2638:	a8 e3       	ldi	r26, 0x38	; 56
    263a:	b0 e0       	ldi	r27, 0x00	; 0
    263c:	e8 e3       	ldi	r30, 0x38	; 56
    263e:	f0 e0       	ldi	r31, 0x00	; 0
    2640:	80 81       	ld	r24, Z
    2642:	8f 70       	andi	r24, 0x0F	; 15
    2644:	8c 93       	st	X, r24
			PORTB_Register|=Copy_u8value;
    2646:	a8 e3       	ldi	r26, 0x38	; 56
    2648:	b0 e0       	ldi	r27, 0x00	; 0
    264a:	e8 e3       	ldi	r30, 0x38	; 56
    264c:	f0 e0       	ldi	r31, 0x00	; 0
    264e:	90 81       	ld	r25, Z
    2650:	8b 81       	ldd	r24, Y+3	; 0x03
    2652:	89 2b       	or	r24, r25
    2654:	8c 93       	st	X, r24
    2656:	21 c0       	rjmp	.+66     	; 0x269a <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTC :
			PORTC_Register&=0x0f;                 //Set only the high nibble of the port C by the given value
    2658:	a5 e3       	ldi	r26, 0x35	; 53
    265a:	b0 e0       	ldi	r27, 0x00	; 0
    265c:	e5 e3       	ldi	r30, 0x35	; 53
    265e:	f0 e0       	ldi	r31, 0x00	; 0
    2660:	80 81       	ld	r24, Z
    2662:	8f 70       	andi	r24, 0x0F	; 15
    2664:	8c 93       	st	X, r24
			PORTC_Register|=Copy_u8value;
    2666:	a5 e3       	ldi	r26, 0x35	; 53
    2668:	b0 e0       	ldi	r27, 0x00	; 0
    266a:	e5 e3       	ldi	r30, 0x35	; 53
    266c:	f0 e0       	ldi	r31, 0x00	; 0
    266e:	90 81       	ld	r25, Z
    2670:	8b 81       	ldd	r24, Y+3	; 0x03
    2672:	89 2b       	or	r24, r25
    2674:	8c 93       	st	X, r24
    2676:	11 c0       	rjmp	.+34     	; 0x269a <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTD:
			PORTD_Register&=0x0f;                 //Set only the high nibble of the port D by the given value
    2678:	a2 e3       	ldi	r26, 0x32	; 50
    267a:	b0 e0       	ldi	r27, 0x00	; 0
    267c:	e2 e3       	ldi	r30, 0x32	; 50
    267e:	f0 e0       	ldi	r31, 0x00	; 0
    2680:	80 81       	ld	r24, Z
    2682:	8f 70       	andi	r24, 0x0F	; 15
    2684:	8c 93       	st	X, r24
			PORTD_Register|=Copy_u8value;
    2686:	a2 e3       	ldi	r26, 0x32	; 50
    2688:	b0 e0       	ldi	r27, 0x00	; 0
    268a:	e2 e3       	ldi	r30, 0x32	; 50
    268c:	f0 e0       	ldi	r31, 0x00	; 0
    268e:	90 81       	ld	r25, Z
    2690:	8b 81       	ldd	r24, Y+3	; 0x03
    2692:	89 2b       	or	r24, r25
    2694:	8c 93       	st	X, r24
    2696:	01 c0       	rjmp	.+2      	; 0x269a <DIO_voidWriteHighNibbles+0xe6>

		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    2698:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    269a:	89 81       	ldd	r24, Y+1	; 0x01

}
    269c:	0f 90       	pop	r0
    269e:	0f 90       	pop	r0
    26a0:	0f 90       	pop	r0
    26a2:	0f 90       	pop	r0
    26a4:	0f 90       	pop	r0
    26a6:	cf 91       	pop	r28
    26a8:	df 91       	pop	r29
    26aa:	08 95       	ret

000026ac <DIO_enumSetPortDirection>:


DIO_ErrorStatus DIO_enumSetPortDirection   (u8 Copy_u8PORT , u8 Copy_u8Direction )
{
    26ac:	df 93       	push	r29
    26ae:	cf 93       	push	r28
    26b0:	00 d0       	rcall	.+0      	; 0x26b2 <DIO_enumSetPortDirection+0x6>
    26b2:	00 d0       	rcall	.+0      	; 0x26b4 <DIO_enumSetPortDirection+0x8>
    26b4:	0f 92       	push	r0
    26b6:	cd b7       	in	r28, 0x3d	; 61
    26b8:	de b7       	in	r29, 0x3e	; 62
    26ba:	8a 83       	std	Y+2, r24	; 0x02
    26bc:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    26be:	81 e0       	ldi	r24, 0x01	; 1
    26c0:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD) )
    26c2:	8a 81       	ldd	r24, Y+2	; 0x02
    26c4:	84 30       	cpi	r24, 0x04	; 4
    26c6:	a8 f5       	brcc	.+106    	; 0x2732 <DIO_enumSetPortDirection+0x86>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    26c8:	8a 81       	ldd	r24, Y+2	; 0x02
    26ca:	28 2f       	mov	r18, r24
    26cc:	30 e0       	ldi	r19, 0x00	; 0
    26ce:	3d 83       	std	Y+5, r19	; 0x05
    26d0:	2c 83       	std	Y+4, r18	; 0x04
    26d2:	8c 81       	ldd	r24, Y+4	; 0x04
    26d4:	9d 81       	ldd	r25, Y+5	; 0x05
    26d6:	81 30       	cpi	r24, 0x01	; 1
    26d8:	91 05       	cpc	r25, r1
    26da:	d1 f0       	breq	.+52     	; 0x2710 <DIO_enumSetPortDirection+0x64>
    26dc:	2c 81       	ldd	r18, Y+4	; 0x04
    26de:	3d 81       	ldd	r19, Y+5	; 0x05
    26e0:	22 30       	cpi	r18, 0x02	; 2
    26e2:	31 05       	cpc	r19, r1
    26e4:	2c f4       	brge	.+10     	; 0x26f0 <DIO_enumSetPortDirection+0x44>
    26e6:	8c 81       	ldd	r24, Y+4	; 0x04
    26e8:	9d 81       	ldd	r25, Y+5	; 0x05
    26ea:	00 97       	sbiw	r24, 0x00	; 0
    26ec:	61 f0       	breq	.+24     	; 0x2706 <DIO_enumSetPortDirection+0x5a>
    26ee:	1f c0       	rjmp	.+62     	; 0x272e <DIO_enumSetPortDirection+0x82>
    26f0:	2c 81       	ldd	r18, Y+4	; 0x04
    26f2:	3d 81       	ldd	r19, Y+5	; 0x05
    26f4:	22 30       	cpi	r18, 0x02	; 2
    26f6:	31 05       	cpc	r19, r1
    26f8:	81 f0       	breq	.+32     	; 0x271a <DIO_enumSetPortDirection+0x6e>
    26fa:	8c 81       	ldd	r24, Y+4	; 0x04
    26fc:	9d 81       	ldd	r25, Y+5	; 0x05
    26fe:	83 30       	cpi	r24, 0x03	; 3
    2700:	91 05       	cpc	r25, r1
    2702:	81 f0       	breq	.+32     	; 0x2724 <DIO_enumSetPortDirection+0x78>
    2704:	14 c0       	rjmp	.+40     	; 0x272e <DIO_enumSetPortDirection+0x82>
		{
		case     DIO_PORTA: DDRA_Register = Copy_u8Direction; break;
    2706:	ea e3       	ldi	r30, 0x3A	; 58
    2708:	f0 e0       	ldi	r31, 0x00	; 0
    270a:	8b 81       	ldd	r24, Y+3	; 0x03
    270c:	80 83       	st	Z, r24
    270e:	12 c0       	rjmp	.+36     	; 0x2734 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTB: DDRB_Register = Copy_u8Direction; break;
    2710:	e7 e3       	ldi	r30, 0x37	; 55
    2712:	f0 e0       	ldi	r31, 0x00	; 0
    2714:	8b 81       	ldd	r24, Y+3	; 0x03
    2716:	80 83       	st	Z, r24
    2718:	0d c0       	rjmp	.+26     	; 0x2734 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTC: DDRC_Register = Copy_u8Direction; break;
    271a:	e4 e3       	ldi	r30, 0x34	; 52
    271c:	f0 e0       	ldi	r31, 0x00	; 0
    271e:	8b 81       	ldd	r24, Y+3	; 0x03
    2720:	80 83       	st	Z, r24
    2722:	08 c0       	rjmp	.+16     	; 0x2734 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTD: DDRD_Register = Copy_u8Direction; break;
    2724:	e1 e3       	ldi	r30, 0x31	; 49
    2726:	f0 e0       	ldi	r31, 0x00	; 0
    2728:	8b 81       	ldd	r24, Y+3	; 0x03
    272a:	80 83       	st	Z, r24
    272c:	03 c0       	rjmp	.+6      	; 0x2734 <DIO_enumSetPortDirection+0x88>
		default: LOC_enumState =  DIO_NOK;    break;
    272e:	19 82       	std	Y+1, r1	; 0x01
    2730:	01 c0       	rjmp	.+2      	; 0x2734 <DIO_enumSetPortDirection+0x88>
		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    2732:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    2734:	89 81       	ldd	r24, Y+1	; 0x01
}
    2736:	0f 90       	pop	r0
    2738:	0f 90       	pop	r0
    273a:	0f 90       	pop	r0
    273c:	0f 90       	pop	r0
    273e:	0f 90       	pop	r0
    2740:	cf 91       	pop	r28
    2742:	df 91       	pop	r29
    2744:	08 95       	ret

00002746 <DIO_enumSetPortValue>:


DIO_ErrorStatus DIO_enumSetPortValue       (u8 Copy_u8PORT , u8 Copy_u8Value )
{
    2746:	df 93       	push	r29
    2748:	cf 93       	push	r28
    274a:	00 d0       	rcall	.+0      	; 0x274c <DIO_enumSetPortValue+0x6>
    274c:	00 d0       	rcall	.+0      	; 0x274e <DIO_enumSetPortValue+0x8>
    274e:	0f 92       	push	r0
    2750:	cd b7       	in	r28, 0x3d	; 61
    2752:	de b7       	in	r29, 0x3e	; 62
    2754:	8a 83       	std	Y+2, r24	; 0x02
    2756:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    2758:	81 e0       	ldi	r24, 0x01	; 1
    275a:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD) && ( (Copy_u8Value<=255) || (Copy_u8Value==DIO_PORT_LOW) || (Copy_u8Value==DIO_PORT_HIGH) ) )
    275c:	8a 81       	ldd	r24, Y+2	; 0x02
    275e:	84 30       	cpi	r24, 0x04	; 4
    2760:	a8 f5       	brcc	.+106    	; 0x27cc <DIO_enumSetPortValue+0x86>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    2762:	8a 81       	ldd	r24, Y+2	; 0x02
    2764:	28 2f       	mov	r18, r24
    2766:	30 e0       	ldi	r19, 0x00	; 0
    2768:	3d 83       	std	Y+5, r19	; 0x05
    276a:	2c 83       	std	Y+4, r18	; 0x04
    276c:	8c 81       	ldd	r24, Y+4	; 0x04
    276e:	9d 81       	ldd	r25, Y+5	; 0x05
    2770:	81 30       	cpi	r24, 0x01	; 1
    2772:	91 05       	cpc	r25, r1
    2774:	d1 f0       	breq	.+52     	; 0x27aa <DIO_enumSetPortValue+0x64>
    2776:	2c 81       	ldd	r18, Y+4	; 0x04
    2778:	3d 81       	ldd	r19, Y+5	; 0x05
    277a:	22 30       	cpi	r18, 0x02	; 2
    277c:	31 05       	cpc	r19, r1
    277e:	2c f4       	brge	.+10     	; 0x278a <DIO_enumSetPortValue+0x44>
    2780:	8c 81       	ldd	r24, Y+4	; 0x04
    2782:	9d 81       	ldd	r25, Y+5	; 0x05
    2784:	00 97       	sbiw	r24, 0x00	; 0
    2786:	61 f0       	breq	.+24     	; 0x27a0 <DIO_enumSetPortValue+0x5a>
    2788:	1f c0       	rjmp	.+62     	; 0x27c8 <DIO_enumSetPortValue+0x82>
    278a:	2c 81       	ldd	r18, Y+4	; 0x04
    278c:	3d 81       	ldd	r19, Y+5	; 0x05
    278e:	22 30       	cpi	r18, 0x02	; 2
    2790:	31 05       	cpc	r19, r1
    2792:	81 f0       	breq	.+32     	; 0x27b4 <DIO_enumSetPortValue+0x6e>
    2794:	8c 81       	ldd	r24, Y+4	; 0x04
    2796:	9d 81       	ldd	r25, Y+5	; 0x05
    2798:	83 30       	cpi	r24, 0x03	; 3
    279a:	91 05       	cpc	r25, r1
    279c:	81 f0       	breq	.+32     	; 0x27be <DIO_enumSetPortValue+0x78>
    279e:	14 c0       	rjmp	.+40     	; 0x27c8 <DIO_enumSetPortValue+0x82>
		{
		case     DIO_PORTA: PORTA_Register = Copy_u8Value; break;
    27a0:	eb e3       	ldi	r30, 0x3B	; 59
    27a2:	f0 e0       	ldi	r31, 0x00	; 0
    27a4:	8b 81       	ldd	r24, Y+3	; 0x03
    27a6:	80 83       	st	Z, r24
    27a8:	12 c0       	rjmp	.+36     	; 0x27ce <DIO_enumSetPortValue+0x88>
		case     DIO_PORTB: PORTB_Register = Copy_u8Value; break;
    27aa:	e8 e3       	ldi	r30, 0x38	; 56
    27ac:	f0 e0       	ldi	r31, 0x00	; 0
    27ae:	8b 81       	ldd	r24, Y+3	; 0x03
    27b0:	80 83       	st	Z, r24
    27b2:	0d c0       	rjmp	.+26     	; 0x27ce <DIO_enumSetPortValue+0x88>
		case     DIO_PORTC: PORTC_Register = Copy_u8Value; break;
    27b4:	e5 e3       	ldi	r30, 0x35	; 53
    27b6:	f0 e0       	ldi	r31, 0x00	; 0
    27b8:	8b 81       	ldd	r24, Y+3	; 0x03
    27ba:	80 83       	st	Z, r24
    27bc:	08 c0       	rjmp	.+16     	; 0x27ce <DIO_enumSetPortValue+0x88>
		case     DIO_PORTD: PORTD_Register = Copy_u8Value; break;
    27be:	e2 e3       	ldi	r30, 0x32	; 50
    27c0:	f0 e0       	ldi	r31, 0x00	; 0
    27c2:	8b 81       	ldd	r24, Y+3	; 0x03
    27c4:	80 83       	st	Z, r24
    27c6:	03 c0       	rjmp	.+6      	; 0x27ce <DIO_enumSetPortValue+0x88>
		default: LOC_enumState = DIO_NOK;       break;
    27c8:	19 82       	std	Y+1, r1	; 0x01
    27ca:	01 c0       	rjmp	.+2      	; 0x27ce <DIO_enumSetPortValue+0x88>
		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    27cc:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    27ce:	89 81       	ldd	r24, Y+1	; 0x01
}
    27d0:	0f 90       	pop	r0
    27d2:	0f 90       	pop	r0
    27d4:	0f 90       	pop	r0
    27d6:	0f 90       	pop	r0
    27d8:	0f 90       	pop	r0
    27da:	cf 91       	pop	r28
    27dc:	df 91       	pop	r29
    27de:	08 95       	ret

000027e0 <__prologue_saves__>:
    27e0:	2f 92       	push	r2
    27e2:	3f 92       	push	r3
    27e4:	4f 92       	push	r4
    27e6:	5f 92       	push	r5
    27e8:	6f 92       	push	r6
    27ea:	7f 92       	push	r7
    27ec:	8f 92       	push	r8
    27ee:	9f 92       	push	r9
    27f0:	af 92       	push	r10
    27f2:	bf 92       	push	r11
    27f4:	cf 92       	push	r12
    27f6:	df 92       	push	r13
    27f8:	ef 92       	push	r14
    27fa:	ff 92       	push	r15
    27fc:	0f 93       	push	r16
    27fe:	1f 93       	push	r17
    2800:	cf 93       	push	r28
    2802:	df 93       	push	r29
    2804:	cd b7       	in	r28, 0x3d	; 61
    2806:	de b7       	in	r29, 0x3e	; 62
    2808:	ca 1b       	sub	r28, r26
    280a:	db 0b       	sbc	r29, r27
    280c:	0f b6       	in	r0, 0x3f	; 63
    280e:	f8 94       	cli
    2810:	de bf       	out	0x3e, r29	; 62
    2812:	0f be       	out	0x3f, r0	; 63
    2814:	cd bf       	out	0x3d, r28	; 61
    2816:	09 94       	ijmp

00002818 <__epilogue_restores__>:
    2818:	2a 88       	ldd	r2, Y+18	; 0x12
    281a:	39 88       	ldd	r3, Y+17	; 0x11
    281c:	48 88       	ldd	r4, Y+16	; 0x10
    281e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2820:	6e 84       	ldd	r6, Y+14	; 0x0e
    2822:	7d 84       	ldd	r7, Y+13	; 0x0d
    2824:	8c 84       	ldd	r8, Y+12	; 0x0c
    2826:	9b 84       	ldd	r9, Y+11	; 0x0b
    2828:	aa 84       	ldd	r10, Y+10	; 0x0a
    282a:	b9 84       	ldd	r11, Y+9	; 0x09
    282c:	c8 84       	ldd	r12, Y+8	; 0x08
    282e:	df 80       	ldd	r13, Y+7	; 0x07
    2830:	ee 80       	ldd	r14, Y+6	; 0x06
    2832:	fd 80       	ldd	r15, Y+5	; 0x05
    2834:	0c 81       	ldd	r16, Y+4	; 0x04
    2836:	1b 81       	ldd	r17, Y+3	; 0x03
    2838:	aa 81       	ldd	r26, Y+2	; 0x02
    283a:	b9 81       	ldd	r27, Y+1	; 0x01
    283c:	ce 0f       	add	r28, r30
    283e:	d1 1d       	adc	r29, r1
    2840:	0f b6       	in	r0, 0x3f	; 63
    2842:	f8 94       	cli
    2844:	de bf       	out	0x3e, r29	; 62
    2846:	0f be       	out	0x3f, r0	; 63
    2848:	cd bf       	out	0x3d, r28	; 61
    284a:	ed 01       	movw	r28, r26
    284c:	08 95       	ret

0000284e <_exit>:
    284e:	f8 94       	cli

00002850 <__stop_program>:
    2850:	ff cf       	rjmp	.-2      	; 0x2850 <__stop_program>
