Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/SoftWare/Program/Vivado202001/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4206613f26f848c09f7dd2283b577ce1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control32_sim_behav xil_defaultlib.control32_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.control32_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot control32_sim_behav
