// Seed: 1372186773
module module_0 ();
  logic [-1 'h0 : -1 'b0] id_1;
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    input wor id_4
);
  assign id_2 = 1'b0;
  wire id_6;
  parameter id_7 = 1;
  wire id_8, id_9;
  wire id_10;
  module_0 modCall_1 ();
  wire id_11;
  integer id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
