#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a098e22ad0 .scope module, "ALU_Shifter_Test" "ALU_Shifter_Test" 2 9;
 .timescale 0 0;
v000001a098f102c0_0 .var "Rm_input", 31 0;
v000001a098f10c20_0 .var "a_input", 31 0;
v000001a098f10b80_0 .net "alu_output", 31 0, v000001a098e244f0_0;  1 drivers
v000001a098f10900_0 .var "b_input", 31 0;
v000001a098f10360_0 .var "carry_input", 0 0;
v000001a098f10cc0_0 .net "flags_output", 3 0, v000001a098f10680_0;  1 drivers
v000001a098f10f40_0 .var "mode", 32 0;
v000001a098f100e0_0 .var "op", 32 0;
v000001a098f10e00_0 .var "opcode_input", 3 0;
v000001a098f10ea0_0 .net "shifter_carry_output", 0 0, v000001a098f10860_0;  1 drivers
v000001a098f105e0_0 .var "shifter_input", 11 0;
v000001a098f10400_0 .net "shifter_output", 31 0, v000001a098f10ae0_0;  1 drivers
v000001a098f10180_0 .var "type_input", 2 0;
S_000001a098e43d40 .scope module, "alu" "ALU" 2 20, 3 29 0, S_000001a098e22ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /INPUT 4 "opcode_in";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /OUTPUT 4 "flags_out";
P_000001a098e8bcf0 .param/l "N" 0 3 29, +C4<00000000000000000000000000100000>;
v000001a098dd71f0_0 .net "a_in", 31 0, v000001a098f10c20_0;  1 drivers
v000001a098e244f0_0 .var "alu_out", 31 0;
v000001a098ddbf30_0 .net "b_in", 31 0, v000001a098f10900_0;  1 drivers
v000001a098e22620_0 .net "carry_in", 0 0, v000001a098f10360_0;  1 drivers
v000001a098f10680_0 .var "flags_out", 3 0;
v000001a098f10a40_0 .net "opcode_in", 3 0, v000001a098f10e00_0;  1 drivers
E_000001a098e8b4f0 .event anyedge, v000001a098f10a40_0, v000001a098e22620_0, v000001a098ddbf30_0, v000001a098dd71f0_0;
S_000001a098e43ed0 .scope module, "shifter" "Shifter" 2 31, 4 6 0, S_000001a098e22ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Rm_in";
    .port_info 1 /INPUT 12 "shift_in";
    .port_info 2 /INPUT 3 "type_in";
    .port_info 3 /OUTPUT 32 "shifter_out";
    .port_info 4 /OUTPUT 1 "shifter_carry_out";
P_000001a098e8b170 .param/l "N" 0 4 6, +C4<00000000000000000000000000100000>;
v000001a098f10fe0_0 .net "Rm_in", 31 0, v000001a098f102c0_0;  1 drivers
v000001a098f10220_0 .var/i "index", 31 0;
v000001a098f109a0_0 .net "shift_in", 11 0, v000001a098f105e0_0;  1 drivers
v000001a098f10860_0 .var "shifter_carry_out", 0 0;
v000001a098f10ae0_0 .var "shifter_out", 31 0;
v000001a098f107c0_0 .net "type_in", 2 0, v000001a098f10180_0;  1 drivers
E_000001a098e8c7b0 .event anyedge, v000001a098f107c0_0, v000001a098f10fe0_0, v000001a098f109a0_0;
    .scope S_000001a098e43d40;
T_0 ;
    %wait E_000001a098e8b4f0;
    %load/vec4 v000001a098f10a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.0 ;
    %load/vec4 v000001a098dd71f0_0;
    %load/vec4 v000001a098ddbf30_0;
    %and;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.1 ;
    %load/vec4 v000001a098dd71f0_0;
    %load/vec4 v000001a098ddbf30_0;
    %xor;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.2 ;
    %load/vec4 v000001a098dd71f0_0;
    %pad/u 33;
    %load/vec4 v000001a098ddbf30_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098ddbf30_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.22, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098dd71f0_0;
    %load/vec4 v000001a098ddbf30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.26, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.27, 8;
T_0.26 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.27, 8;
 ; End of false expr.
    %blend;
T_0.27;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.3 ;
    %load/vec4 v000001a098ddbf30_0;
    %pad/u 33;
    %load/vec4 v000001a098dd71f0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098ddbf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v000001a098ddbf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.28, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098ddbf30_0;
    %load/vec4 v000001a098dd71f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.32, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.33, 8;
T_0.32 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.33, 8;
 ; End of false expr.
    %blend;
T_0.33;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.4 ;
    %load/vec4 v000001a098dd71f0_0;
    %pad/u 33;
    %load/vec4 v000001a098ddbf30_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098ddbf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.35, 8;
T_0.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.35, 8;
 ; End of false expr.
    %blend;
T_0.35;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.37, 8;
T_0.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.37, 8;
 ; End of false expr.
    %blend;
T_0.37;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.5 ;
    %load/vec4 v000001a098dd71f0_0;
    %pad/u 33;
    %load/vec4 v000001a098ddbf30_0;
    %pad/u 33;
    %add;
    %load/vec4 v000001a098e22620_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098ddbf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.38, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.39, 8;
T_0.38 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.39, 8;
 ; End of false expr.
    %blend;
T_0.39;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.41, 8;
T_0.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.41, 8;
 ; End of false expr.
    %blend;
T_0.41;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.6 ;
    %load/vec4 v000001a098dd71f0_0;
    %pad/u 33;
    %load/vec4 v000001a098ddbf30_0;
    %pad/u 33;
    %sub;
    %load/vec4 v000001a098e22620_0;
    %pad/u 33;
    %inv;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098ddbf30_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.42, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.43, 8;
T_0.42 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.43, 8;
 ; End of false expr.
    %blend;
T_0.43;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.44, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.45, 8;
T_0.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.45, 8;
 ; End of false expr.
    %blend;
T_0.45;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098dd71f0_0;
    %load/vec4 v000001a098ddbf30_0;
    %load/vec4 v000001a098e22620_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.46, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.47, 8;
T_0.46 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.47, 8;
 ; End of false expr.
    %blend;
T_0.47;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.7 ;
    %load/vec4 v000001a098ddbf30_0;
    %pad/u 33;
    %load/vec4 v000001a098dd71f0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v000001a098e22620_0;
    %pad/u 33;
    %inv;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098ddbf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v000001a098ddbf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.48, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.49, 8;
T_0.48 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.49, 8;
 ; End of false expr.
    %blend;
T_0.49;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.51, 8;
T_0.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.51, 8;
 ; End of false expr.
    %blend;
T_0.51;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098ddbf30_0;
    %load/vec4 v000001a098dd71f0_0;
    %load/vec4 v000001a098e22620_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.52, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.53, 8;
T_0.52 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.53, 8;
 ; End of false expr.
    %blend;
T_0.53;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.8 ;
    %load/vec4 v000001a098dd71f0_0;
    %load/vec4 v000001a098ddbf30_0;
    %and;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.55, 8;
T_0.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.55, 8;
 ; End of false expr.
    %blend;
T_0.55;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.9 ;
    %load/vec4 v000001a098dd71f0_0;
    %load/vec4 v000001a098ddbf30_0;
    %xor;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.57, 8;
T_0.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.57, 8;
 ; End of false expr.
    %blend;
T_0.57;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.10 ;
    %load/vec4 v000001a098dd71f0_0;
    %pad/u 33;
    %load/vec4 v000001a098ddbf30_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098ddbf30_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.59, 8;
T_0.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.59, 8;
 ; End of false expr.
    %blend;
T_0.59;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.61, 8;
T_0.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.61, 8;
 ; End of false expr.
    %blend;
T_0.61;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098dd71f0_0;
    %load/vec4 v000001a098ddbf30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.62, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.63, 8;
T_0.62 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.63, 8;
 ; End of false expr.
    %blend;
T_0.63;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.11 ;
    %load/vec4 v000001a098dd71f0_0;
    %pad/u 33;
    %load/vec4 v000001a098ddbf30_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098ddbf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a098dd71f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.64, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.65, 8;
T_0.64 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.65, 8;
 ; End of false expr.
    %blend;
T_0.65;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.66, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.67, 8;
T_0.66 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.67, 8;
 ; End of false expr.
    %blend;
T_0.67;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.12 ;
    %load/vec4 v000001a098dd71f0_0;
    %load/vec4 v000001a098ddbf30_0;
    %or;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.69, 8;
T_0.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.69, 8;
 ; End of false expr.
    %blend;
T_0.69;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.13 ;
    %load/vec4 v000001a098ddbf30_0;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.14 ;
    %load/vec4 v000001a098dd71f0_0;
    %load/vec4 v000001a098ddbf30_0;
    %inv;
    %and;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.15 ;
    %load/vec4 v000001a098ddbf30_0;
    %inv;
    %store/vec4 v000001a098e244f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.74, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.75, 8;
T_0.74 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.75, 8;
 ; End of false expr.
    %blend;
T_0.75;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %load/vec4 v000001a098e244f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10680_0, 4, 1;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a098e43ed0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a098f10220_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000001a098e43ed0;
T_2 ;
    %wait E_000001a098e8c7b0;
    %load/vec4 v000001a098f107c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001a098f109a0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v000001a098f10ae0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001a098f10220_0;
    %load/vec4 v000001a098f109a0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %cmp/u;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v000001a098f10ae0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001a098f10860_0, 0, 1;
    %load/vec4 v000001a098f10ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a098f10ae0_0, 0, 32;
    %load/vec4 v000001a098f10860_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10ae0_0, 4, 1;
    %load/vec4 v000001a098f10220_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a098f10220_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a098f10220_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a098f107c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001a098f109a0_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v000001a098f10fe0_0;
    %pad/u 33;
    %load/vec4 v000001a098f109a0_0;
    %parti/s 5, 7, 4;
    %ix/vec4 4;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v000001a098f10ae0_0, 0, 32;
    %store/vec4 v000001a098f10860_0, 0, 1;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v000001a098f10fe0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001a098f10860_0, 0, 1;
    %load/vec4 v000001a098f10fe0_0;
    %load/vec4 v000001a098f109a0_0;
    %parti/s 5, 7, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001a098f10ae0_0, 0, 32;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v000001a098f10fe0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001a098f10860_0, 0, 1;
    %load/vec4 v000001a098f10fe0_0;
    %load/vec4 v000001a098f109a0_0;
    %parti/s 5, 7, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001a098f10ae0_0, 0, 32;
T_2.11 ;
    %load/vec4 v000001a098f10220_0;
    %load/vec4 v000001a098f109a0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_2.12, 5;
    %load/vec4 v000001a098f10860_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v000001a098f10220_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v000001a098f10ae0_0, 4, 1;
    %load/vec4 v000001a098f10220_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a098f10220_0, 0, 32;
    %jmp T_2.11;
T_2.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a098f10220_0, 0, 32;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001a098f10fe0_0;
    %store/vec4 v000001a098f10ae0_0, 0, 32;
T_2.13 ;
    %load/vec4 v000001a098f10220_0;
    %load/vec4 v000001a098f109a0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_2.14, 5;
    %load/vec4 v000001a098f10ae0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001a098f10860_0, 0, 1;
    %load/vec4 v000001a098f10ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a098f10ae0_0, 0, 32;
    %load/vec4 v000001a098f10860_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a098f10ae0_0, 4, 1;
    %load/vec4 v000001a098f10220_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a098f10220_0, 0, 32;
    %jmp T_2.13;
T_2.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a098f10220_0, 0, 32;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
T_2.4 ;
    %load/vec4 v000001a098f107c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_2.15, 4;
    %load/vec4 v000001a098f109a0_0;
    %pad/u 32;
    %store/vec4 v000001a098f10ae0_0, 0, 32;
T_2.15 ;
    %load/vec4 v000001a098f107c0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_2.17, 4;
    %load/vec4 v000001a098f10fe0_0;
    %store/vec4 v000001a098f10ae0_0, 0, 32;
T_2.17 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a098e22ad0;
T_3 ;
    %vpi_call 2 35 "$display", "\012ALU Test - additions and subtractions *with / without overflow (V Flag) \012" {0 0 0};
    %vpi_call 2 36 "$display", "Operation  InputA\011\011\011    InputB\011\011\011     Output\011\011\011      V C Z N" {0 0 0};
    %pushi/vec4 4279876, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 45 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 4542290, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 54 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 5461314, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 64 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 710104386, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 1617970932, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 3292627828, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 70 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 5395266, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 80 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 710038338, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 1718765301, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 3561067380, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 86 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 4277316, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 96 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 708920388, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 2147508594, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 2150695731, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 102 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 4277315, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 112 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 708920387, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 2147450879, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 2146435071, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 118 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 5456451, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 128 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 710099523, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 1617970932, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 3292627828, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 134 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 5395267, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 143 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 710038339, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 1617970932, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 3292627828, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 149 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 5526356, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 158 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 5522769, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 167 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 4410704, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 176 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 4410702, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 185 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 5198418, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 194 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 5066582, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 203 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 4344131, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 212 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %pushi/vec4 5068366, 0, 33;
    %store/vec4 v000001a098f100e0_0, 0, 33;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001a098f10e00_0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001a098f10c20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001a098f10900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a098f10360_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 221 "$display", "%b %s %b %b %b %b %b %b %b\012\011   %32d %32d %32d", v000001a098f10e00_0, v000001a098f100e0_0, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0, &PV<v000001a098f10cc0_0, 0, 1>, &PV<v000001a098f10cc0_0, 1, 1>, &PV<v000001a098f10cc0_0, 2, 1>, &PV<v000001a098f10cc0_0, 3, 1>, v000001a098f10c20_0, v000001a098f10900_0, v000001a098f10b80_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 226 "$display", "\012Shifter Test\012" {0 0 0};
    %vpi_call 2 227 "$display", "  Mode  Rm Input\011\011\011 Shift Input\011\011\011     Output" {0 0 0};
    %pushi/vec4 3942645767, 0, 32;
    %store/vec4 v000001a098f102c0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a098f10180_0, 0, 3;
    %vpi_call 2 232 "$display", "  Data" {0 0 0};
    %pushi/vec4 903, 0, 12;
    %store/vec4 v000001a098f105e0_0, 0, 12;
    %pushi/vec4 5002060, 0, 33;
    %store/vec4 v000001a098f10f40_0, 0, 33;
    %delay 100, 0;
    %vpi_call 2 237 "$display", "%s   %b %b \011\011\011     %b", v000001a098f10f40_0, v000001a098f102c0_0, v000001a098f105e0_0, v000001a098f10400_0 {0 0 0};
    %pushi/vec4 935, 0, 12;
    %store/vec4 v000001a098f105e0_0, 0, 12;
    %pushi/vec4 5002066, 0, 33;
    %store/vec4 v000001a098f10f40_0, 0, 33;
    %delay 100, 0;
    %vpi_call 2 242 "$display", "%s   %b %b \011\011\011     %b", v000001a098f10f40_0, v000001a098f102c0_0, v000001a098f105e0_0, v000001a098f10400_0 {0 0 0};
    %pushi/vec4 967, 0, 12;
    %store/vec4 v000001a098f105e0_0, 0, 12;
    %pushi/vec4 4281170, 0, 33;
    %store/vec4 v000001a098f10f40_0, 0, 33;
    %delay 100, 0;
    %vpi_call 2 247 "$display", "%s   %b %b \011\011\011     %b", v000001a098f10f40_0, v000001a098f102c0_0, v000001a098f105e0_0, v000001a098f10400_0 {0 0 0};
    %pushi/vec4 999, 0, 12;
    %store/vec4 v000001a098f105e0_0, 0, 12;
    %pushi/vec4 5394258, 0, 33;
    %store/vec4 v000001a098f10f40_0, 0, 33;
    %delay 100, 0;
    %vpi_call 2 252 "$display", "%s   %b %b \011\011\011     %b", v000001a098f10f40_0, v000001a098f102c0_0, v000001a098f105e0_0, v000001a098f10400_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a098f10180_0, 0, 3;
    %pushi/vec4 903, 0, 12;
    %store/vec4 v000001a098f105e0_0, 0, 12;
    %pushi/vec4 4803917, 0, 33;
    %store/vec4 v000001a098f10f40_0, 0, 33;
    %delay 100, 0;
    %vpi_call 2 260 "$display", "%s   %b %b \011\011\011     %b", v000001a098f10f40_0, v000001a098f102c0_0, v000001a098f105e0_0, v000001a098f10400_0 {0 0 0};
    %vpi_call 2 263 "$display", "  L/S" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a098f10180_0, 0, 3;
    %pushi/vec4 1493, 0, 12;
    %store/vec4 v000001a098f105e0_0, 0, 12;
    %pushi/vec4 4803917, 0, 33;
    %store/vec4 v000001a098f10f40_0, 0, 33;
    %delay 100, 0;
    %vpi_call 2 270 "$display", "%s   %b %b \011\011\011     %b", v000001a098f10f40_0, v000001a098f102c0_0, v000001a098f105e0_0, v000001a098f10400_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001a098f10180_0, 0, 3;
    %pushi/vec4 1477, 0, 12;
    %store/vec4 v000001a098f105e0_0, 0, 12;
    %pushi/vec4 5391687, 0, 33;
    %store/vec4 v000001a098f10f40_0, 0, 33;
    %delay 100, 0;
    %vpi_call 2 277 "$display", "%s   %b %b \011\011\011     %b", v000001a098f10f40_0, v000001a098f102c0_0, v000001a098f105e0_0, v000001a098f10400_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "PF1_Mestres_Pinero_Daniel_Test.v";
    "./PF1_Mestres_Pinero_Daniel_ALU.v";
    "./PF1_Mestres_Pinero_Daniel_Shifter.v";
