INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/parser/parser.srcs/sources_1/new/parser_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser_top
INFO: [VRFC 10-311] analyzing module mk_parser
INFO: [VRFC 10-2458] undeclared symbol operation_out_dummy, assumed default net type wire [/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/parser/parser.srcs/sources_1/new/parser_top.sv:110]
INFO: [VRFC 10-311] analyzing module mkAddMessage
INFO: [VRFC 10-311] analyzing module mkCancelMessage
INFO: [VRFC 10-311] analyzing module mkDummyMessage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/parser/parser.srcs/sim_1/new/parser_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser_sim
INFO: [VRFC 10-2458] undeclared symbol read_to_microblaze_out, assumed default net type wire [/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/parser/parser.srcs/sim_1/new/parser_sim.sv:45]
