

================================================================
== Vitis HLS Report for 'nondf_kernel_cov_x1'
================================================================
* Date:           Sun Sep 18 03:39:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2163085|  2163085|  7.210 ms|  7.210 ms|  2163085|  2163085|     none|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_cov_x1_loop_1                             |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_2                            |      192|      192|         3|          -|          -|    64|        no|
        |- nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4  |     4099|     4099|         5|          1|          1|  4096|       yes|
        |- nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6  |     4099|     4099|         5|          1|          1|  4096|       yes|
        |- nondf_kernel_cov_x1_loop_7                             |  2130048|  2130048|     33282|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_8                            |    33280|    33280|       520|          -|          -|    64|        no|
        |  ++ nondf_kernel_cov_x1_loop_9                          |      512|      512|         8|          -|          -|    64|        no|
        |- nondf_kernel_cov_x1_loop_10                            |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_11                           |      192|      192|         3|          -|          -|    64|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 5, States = { 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 17 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 18 
18 --> 19 34 
19 --> 20 18 
20 --> 21 28 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 20 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 19 
34 --> 35 
35 --> 36 34 
36 --> 37 
37 --> 35 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mean_V = alloca i64 1" [./dut.cpp:69]   --->   Operation 38 'alloca' 'mean_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_V = alloca i64 1" [./dut.cpp:70]   --->   Operation 39 'alloca' 'data_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cov_V = alloca i64 1" [./dut.cpp:71]   --->   Operation 40 'alloca' 'cov_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln69 = specmemcore void @_ssdm_op_SpecMemCore, i118 %mean_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:69]   --->   Operation 41 'specmemcore' 'specmemcore_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln70 = specmemcore void @_ssdm_op_SpecMemCore, i128 %data_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:70]   --->   Operation 42 'specmemcore' 'specmemcore_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i119 %cov_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:71]   --->   Operation 43 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln73 = br void" [./dut.cpp:73]   --->   Operation 44 'br' 'br_ln73' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln73, void, i7 0, void" [./dut.cpp:73]   --->   Operation 45 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln73 = add i7 %i, i7 1" [./dut.cpp:73]   --->   Operation 46 'add' 'add_ln73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i7 %i" [./dut.cpp:75]   --->   Operation 47 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln75, i6 0" [./dut.cpp:73]   --->   Operation 48 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.59ns)   --->   "%icmp_ln73 = icmp_eq  i7 %i, i7 64" [./dut.cpp:73]   --->   Operation 49 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split20, void %.preheader2.preheader.preheader" [./dut.cpp:73]   --->   Operation 51 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_146" [./dut.cpp:68]   --->   Operation 52 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln74 = br void" [./dut.cpp:74]   --->   Operation 53 'br' 'br_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln68 = br void %.preheader2.preheader" [./dut.cpp:68]   --->   Operation 54 'br' 'br_ln68' <Predicate = (icmp_ln73)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %add_ln74, void %.split18, i7 0, void %.split20" [./dut.cpp:74]   --->   Operation 55 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln74 = add i7 %j_1, i7 1" [./dut.cpp:74]   --->   Operation 56 'add' 'add_ln74' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %j_1" [./dut.cpp:75]   --->   Operation 57 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.74ns)   --->   "%add_ln75 = add i12 %tmp_cast, i12 %zext_ln75" [./dut.cpp:75]   --->   Operation 58 'add' 'add_ln75' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i12 %add_ln75" [./dut.cpp:75]   --->   Operation 59 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr i128 %data_V, i64 0, i64 %zext_ln75_1" [./dut.cpp:75]   --->   Operation 60 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.59ns)   --->   "%icmp_ln74 = icmp_eq  i7 %j_1, i7 64" [./dut.cpp:74]   --->   Operation 61 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split18, void" [./dut.cpp:74]   --->   Operation 63 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i128 %xout, i64 0, i64 %zext_ln75_1"   --->   Operation 64 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 65 'load' 'xout_load' <Predicate = (!icmp_ln74)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 67 [1/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 67 'load' 'xout_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_145" [./dut.cpp:68]   --->   Operation 68 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln75 = store i128 %xout_load, i12 %data_V_addr" [./dut.cpp:75]   --->   Operation 69 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.21>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 %add_ln79_1, void %ifFalse, i13 0, void %.preheader2.preheader.preheader" [./dut.cpp:79]   --->   Operation 71 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%j = phi i7 %select_ln79_2, void %ifFalse, i7 0, void %.preheader2.preheader.preheader" [./dut.cpp:79]   --->   Operation 72 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln82, void %ifFalse, i7 0, void %.preheader2.preheader.preheader" [./dut.cpp:82]   --->   Operation 73 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%add_i3113 = phi i128 %add_ln691, void %ifFalse, i128 0, void %.preheader2.preheader.preheader"   --->   Operation 74 'phi' 'add_i3113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.75ns)   --->   "%add_ln79_1 = add i13 %indvar_flatten, i13 1" [./dut.cpp:79]   --->   Operation 75 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.64ns)   --->   "%icmp_ln79 = icmp_eq  i13 %indvar_flatten, i13 4096" [./dut.cpp:79]   --->   Operation 76 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.preheader2, void %.preheader1.preheader.preheader" [./dut.cpp:79]   --->   Operation 77 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln79 = add i7 %j, i7 1" [./dut.cpp:79]   --->   Operation 78 'add' 'add_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.59ns)   --->   "%icmp_ln82 = icmp_eq  i7 %i_2, i7 64" [./dut.cpp:82]   --->   Operation 79 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.30ns)   --->   "%select_ln79 = select i1 %icmp_ln82, i7 0, i7 %i_2" [./dut.cpp:79]   --->   Operation 80 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.30ns)   --->   "%select_ln79_2 = select i1 %icmp_ln82, i7 %add_ln79, i7 %j" [./dut.cpp:79]   --->   Operation 81 'select' 'select_ln79_2' <Predicate = (!icmp_ln79)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i7 %select_ln79"   --->   Operation 82 'trunc' 'trunc_ln691' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %select_ln79, i7 1" [./dut.cpp:82]   --->   Operation 83 'add' 'add_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.59ns)   --->   "%icmp_ln82_1 = icmp_eq  i7 %add_ln82, i7 64" [./dut.cpp:82]   --->   Operation 84 'icmp' 'icmp_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %ifFalse, void %ifTrue" [./dut.cpp:82]   --->   Operation 85 'br' 'br_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.97>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i7 %select_ln79_2"   --->   Operation 87 'zext' 'zext_ln691' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0"   --->   Operation 88 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.74ns)   --->   "%add_ln691_2 = add i12 %tmp_3_cast, i12 %zext_ln691"   --->   Operation 89 'add' 'add_ln691_2' <Predicate = (!icmp_ln79)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i12 %add_ln691_2"   --->   Operation 90 'zext' 'zext_ln691_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr i128 %data_V, i64 0, i64 %zext_ln691_1"   --->   Operation 91 'getelementptr' 'data_V_addr_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (1.23ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 92 'load' 'data_V_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 8 <SV = 4> <Delay = 1.23>
ST_8 : Operation 93 [1/2] (1.23ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 93 'load' 'data_V_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 9 <SV = 5> <Delay = 1.49>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln691)   --->   "%select_ln79_1 = select i1 %icmp_ln82, i128 0, i128 %add_i3113" [./dut.cpp:79]   --->   Operation 94 'select' 'select_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (1.49ns) (out node of the LUT)   --->   "%add_ln691 = add i128 %data_V_load, i128 %select_ln79_1"   --->   Operation 95 'add' 'add_ln691' <Predicate = (!icmp_ln79)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.20>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i7 %select_ln79_2" [./dut.cpp:79]   --->   Operation 98 'zext' 'zext_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1340" [./dut.cpp:68]   --->   Operation 99 'specpipeline' 'specpipeline_ln68' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_603" [./dut.cpp:68]   --->   Operation 100 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_ln691, i32 10, i32 127"   --->   Operation 101 'partselect' 'trunc_ln' <Predicate = (icmp_ln82_1)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln79" [./dut.cpp:81]   --->   Operation 102 'getelementptr' 'mean_V_addr' <Predicate = (icmp_ln82_1)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.20ns)   --->   "%store_ln693 = store i118 %trunc_ln, i6 %mean_V_addr"   --->   Operation 103 'store' 'store_ln693' <Predicate = (icmp_ln82_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 104 'br' 'br_ln0' <Predicate = (icmp_ln82_1)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.38>
ST_11 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln68 = br void %.preheader1.preheader" [./dut.cpp:68]   --->   Operation 105 'br' 'br_ln68' <Predicate = true> <Delay = 0.38>

State 12 <SV = 4> <Delay = 1.61>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i13 %add_ln87_1, void %.preheader1, i13 0, void %.preheader1.preheader.preheader" [./dut.cpp:87]   --->   Operation 106 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %select_ln87_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [./dut.cpp:87]   --->   Operation 107 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln88, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [./dut.cpp:88]   --->   Operation 108 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.75ns)   --->   "%add_ln87_1 = add i13 %indvar_flatten8, i13 1" [./dut.cpp:87]   --->   Operation 109 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.64ns)   --->   "%icmp_ln87 = icmp_eq  i13 %indvar_flatten8, i13 4096" [./dut.cpp:87]   --->   Operation 110 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.preheader1, void %.preheader25.preheader" [./dut.cpp:87]   --->   Operation 111 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln87 = add i7 %i_1, i7 1" [./dut.cpp:87]   --->   Operation 112 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.59ns)   --->   "%icmp_ln88 = icmp_eq  i7 %j_2, i7 64" [./dut.cpp:88]   --->   Operation 113 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.30ns)   --->   "%select_ln87 = select i1 %icmp_ln88, i7 0, i7 %j_2" [./dut.cpp:87]   --->   Operation 114 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.30ns)   --->   "%select_ln87_1 = select i1 %icmp_ln88, i7 %add_ln87, i7 %i_1" [./dut.cpp:87]   --->   Operation 115 'select' 'select_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i7 %select_ln87_1"   --->   Operation 116 'trunc' 'trunc_ln692' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln88 = add i7 %select_ln87, i7 1" [./dut.cpp:88]   --->   Operation 117 'add' 'add_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 1.97>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0" [./dut.cpp:88]   --->   Operation 118 'bitconcatenate' 'tmp_4_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i7 %select_ln87" [./dut.cpp:88]   --->   Operation 119 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %select_ln87"   --->   Operation 120 'zext' 'zext_ln692' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.74ns)   --->   "%add_ln692 = add i12 %tmp_4_cast, i12 %zext_ln692"   --->   Operation 121 'add' 'add_ln692' <Predicate = (!icmp_ln87)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i12 %add_ln692"   --->   Operation 122 'zext' 'zext_ln692_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%data_V_addr_2 = getelementptr i128 %data_V, i64 0, i64 %zext_ln692_1"   --->   Operation 123 'getelementptr' 'data_V_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%mean_V_addr_1 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln88"   --->   Operation 124 'getelementptr' 'mean_V_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 125 [2/2] (1.20ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 125 'load' 'mean_V_load' <Predicate = (!icmp_ln87)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_13 : Operation 126 [2/2] (1.23ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 126 'load' 'data_V_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 14 <SV = 6> <Delay = 1.23>
ST_14 : Operation 127 [1/2] (1.20ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 127 'load' 'mean_V_load' <Predicate = (!icmp_ln87)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_14 : Operation 128 [1/2] (1.23ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 128 'load' 'data_V_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 15 <SV = 7> <Delay = 1.49>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%mean_V_load_cast = zext i118 %mean_V_load"   --->   Operation 129 'zext' 'mean_V_load_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.49ns)   --->   "%sub_ln692 = sub i128 %data_V_load_1, i128 %mean_V_load_cast"   --->   Operation 130 'sub' 'sub_ln692' <Predicate = (!icmp_ln87)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 1.23>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6_str"   --->   Operation 131 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1340" [./dut.cpp:68]   --->   Operation 133 'specpipeline' 'specpipeline_ln68' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1442" [./dut.cpp:68]   --->   Operation 134 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln692 = store i128 %sub_ln692, i12 %data_V_addr_2"   --->   Operation 135 'store' 'store_ln692' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 136 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.38>
ST_17 : Operation 137 [1/1] (0.38ns)   --->   "%br_ln94 = br void %.preheader25" [./dut.cpp:94]   --->   Operation 137 'br' 'br_ln94' <Predicate = true> <Delay = 0.38>

State 18 <SV = 6> <Delay = 0.70>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %add_ln91, void, i7 0, void %.preheader25.preheader" [./dut.cpp:91]   --->   Operation 138 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln91 = add i7 %i_3, i7 1" [./dut.cpp:91]   --->   Operation 139 'add' 'add_ln91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i7 %i_3" [./dut.cpp:94]   --->   Operation 140 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i7 %i_3" [./dut.cpp:94]   --->   Operation 141 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln94, i6 0" [./dut.cpp:91]   --->   Operation 142 'bitconcatenate' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.59ns)   --->   "%icmp_ln91 = icmp_eq  i7 %i_3, i7 64" [./dut.cpp:91]   --->   Operation 143 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split8, void %.preheader.preheader" [./dut.cpp:91]   --->   Operation 145 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_696" [./dut.cpp:68]   --->   Operation 146 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.38ns)   --->   "%br_ln92 = br void" [./dut.cpp:92]   --->   Operation 147 'br' 'br_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_18 : Operation 148 [1/1] (0.38ns)   --->   "%br_ln208 = br void %.preheader"   --->   Operation 148 'br' 'br_ln208' <Predicate = (icmp_ln91)> <Delay = 0.38>

State 19 <SV = 7> <Delay = 0.74>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %add_ln92, void, i7 0, void %.split8" [./dut.cpp:92]   --->   Operation 149 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln92 = add i7 %j_3, i7 1" [./dut.cpp:92]   --->   Operation 150 'add' 'add_ln92' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i7 %j_3" [./dut.cpp:94]   --->   Operation 151 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.74ns)   --->   "%add_ln94 = add i12 %tmp_5_cast, i12 %zext_ln94_1" [./dut.cpp:94]   --->   Operation 152 'add' 'add_ln94' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i12 %add_ln94" [./dut.cpp:94]   --->   Operation 153 'zext' 'zext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln94_2" [./dut.cpp:94]   --->   Operation 154 'getelementptr' 'cov_V_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i7 %j_3" [./dut.cpp:98]   --->   Operation 155 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln98, i6 0" [./dut.cpp:98]   --->   Operation 156 'bitconcatenate' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.74ns)   --->   "%add_ln98 = add i12 %tmp_7_cast, i12 %zext_ln94" [./dut.cpp:98]   --->   Operation 157 'add' 'add_ln98' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i12 %add_ln98" [./dut.cpp:98]   --->   Operation 158 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%cov_V_addr_2 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln98" [./dut.cpp:98]   --->   Operation 159 'getelementptr' 'cov_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.59ns)   --->   "%icmp_ln92 = icmp_eq  i7 %j_3, i7 64" [./dut.cpp:92]   --->   Operation 160 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 161 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split6, void" [./dut.cpp:92]   --->   Operation 162 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1484" [./dut.cpp:68]   --->   Operation 163 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.38ns)   --->   "%br_ln95 = br void" [./dut.cpp:95]   --->   Operation 164 'br' 'br_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.38>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader25"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 2.15>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln95, void %.split4, i7 0, void %.split6" [./dut.cpp:95]   --->   Operation 166 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%conv3_i2112 = phi i128 %add_ln691_1, void %.split4, i128 0, void %.split6"   --->   Operation 167 'phi' 'conv3_i2112' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.70ns)   --->   "%add_ln95 = add i7 %k, i7 1" [./dut.cpp:95]   --->   Operation 168 'add' 'add_ln95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %k"   --->   Operation 169 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0"   --->   Operation 170 'bitconcatenate' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.74ns)   --->   "%add_ln215 = add i12 %tmp_10_cast, i12 %zext_ln94"   --->   Operation 171 'add' 'add_ln215' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %add_ln215"   --->   Operation 172 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%data_V_addr_3 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215"   --->   Operation 173 'getelementptr' 'data_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.74ns)   --->   "%add_ln215_1 = add i12 %tmp_10_cast, i12 %zext_ln94_1"   --->   Operation 174 'add' 'add_ln215_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i12 %add_ln215_1"   --->   Operation 175 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%data_V_addr_4 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215_1"   --->   Operation 176 'getelementptr' 'data_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.59ns)   --->   "%icmp_ln95 = icmp_eq  i7 %k, i7 64" [./dut.cpp:95]   --->   Operation 177 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split4, void" [./dut.cpp:95]   --->   Operation 179 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [2/2] (1.23ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 180 'load' 'data_V_load_2' <Predicate = (!icmp_ln95)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_20 : Operation 181 [2/2] (1.23ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 181 'load' 'data_V_load_3' <Predicate = (!icmp_ln95)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln693 = zext i128 %conv3_i2112"   --->   Operation 182 'zext' 'zext_ln693' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 183 [5/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 183 'mul' 'mul_ln693' <Predicate = (icmp_ln95)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 1.23>
ST_21 : Operation 184 [1/2] (1.23ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 184 'load' 'data_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_21 : Operation 185 [1/2] (1.23ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 185 'load' 'data_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 22 <SV = 10> <Delay = 2.15>
ST_22 : Operation 186 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 186 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 2.15>
ST_23 : Operation 187 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 187 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 2.15>
ST_24 : Operation 188 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 188 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 2.15>
ST_25 : Operation 189 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 189 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 2.15>
ST_26 : Operation 190 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 190 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 1.49>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_221" [./dut.cpp:68]   --->   Operation 191 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (1.49ns)   --->   "%add_ln691_1 = add i128 %mul_ln691, i128 %conv3_i2112"   --->   Operation 192 'add' 'add_ln691_1' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 193 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 9> <Delay = 2.15>
ST_28 : Operation 194 [4/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 194 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 10> <Delay = 2.15>
ST_29 : Operation 195 [3/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 195 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 11> <Delay = 2.15>
ST_30 : Operation 196 [2/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 196 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 12> <Delay = 2.15>
ST_31 : Operation 197 [1/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 197 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln693_1 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256"   --->   Operation 198 'partselect' 'trunc_ln693_1' <Predicate = true> <Delay = 0.00>

State 32 <SV = 13> <Delay = 1.23>
ST_32 : Operation 199 [1/1] (1.23ns)   --->   "%store_ln693 = store i119 %trunc_ln693_1, i12 %cov_V_addr"   --->   Operation 199 'store' 'store_ln693' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 33 <SV = 14> <Delay = 1.23>
ST_33 : Operation 200 [1/1] (1.23ns)   --->   "%store_ln98 = store i119 %trunc_ln693_1, i12 %cov_V_addr_2" [./dut.cpp:98]   --->   Operation 200 'store' 'store_ln98' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 201 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 34 <SV = 7> <Delay = 0.70>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "%i_4 = phi i7 %add_ln101, void, i7 0, void %.preheader.preheader" [./dut.cpp:101]   --->   Operation 202 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 203 [1/1] (0.70ns)   --->   "%add_ln101 = add i7 %i_4, i7 1" [./dut.cpp:101]   --->   Operation 203 'add' 'add_ln101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i7 %i_4"   --->   Operation 204 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208, i6 0" [./dut.cpp:101]   --->   Operation 205 'bitconcatenate' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 206 [1/1] (0.59ns)   --->   "%icmp_ln101 = icmp_eq  i7 %i_4, i7 64" [./dut.cpp:101]   --->   Operation 206 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split2, void" [./dut.cpp:101]   --->   Operation 208 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_733" [./dut.cpp:68]   --->   Operation 209 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_34 : Operation 210 [1/1] (0.38ns)   --->   "%br_ln102 = br void" [./dut.cpp:102]   --->   Operation 210 'br' 'br_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.38>
ST_34 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [./dut.cpp:106]   --->   Operation 211 'ret' 'ret_ln106' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 35 <SV = 8> <Delay = 1.97>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%j_4 = phi i7 %add_ln102, void %.split, i7 0, void %.split2" [./dut.cpp:102]   --->   Operation 212 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.70ns)   --->   "%add_ln102 = add i7 %j_4, i7 1" [./dut.cpp:102]   --->   Operation 213 'add' 'add_ln102' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i7 %j_4"   --->   Operation 214 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.74ns)   --->   "%add_ln208 = add i12 %tmp_6_cast, i12 %zext_ln208"   --->   Operation 215 'add' 'add_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i12 %add_ln208"   --->   Operation 216 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%cov_V_addr_1 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_1"   --->   Operation 217 'getelementptr' 'cov_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.59ns)   --->   "%icmp_ln102 = icmp_eq  i7 %j_4, i7 64" [./dut.cpp:102]   --->   Operation 218 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %.split, void" [./dut.cpp:102]   --->   Operation 220 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 221 [2/2] (1.23ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1"   --->   Operation 221 'load' 'cov_V_load' <Predicate = (!icmp_ln102)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_35 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 222 'br' 'br_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 36 <SV = 9> <Delay = 1.23>
ST_36 : Operation 223 [1/2] (1.23ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1"   --->   Operation 223 'load' 'cov_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 37 <SV = 10> <Delay = 1.64>
ST_37 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_147" [./dut.cpp:68]   --->   Operation 224 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 225 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_1" [./dut.cpp:103]   --->   Operation 225 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 226 [1/1] (1.64ns)   --->   "%store_ln103 = store i119 %cov_V_load, i12 %xin_addr" [./dut.cpp:103]   --->   Operation 226 'store' 'store_ln103' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_37 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 227 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:73) with incoming values : ('add_ln73', ./dut.cpp:73) [11]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:73) with incoming values : ('add_ln73', ./dut.cpp:73) [11]  (0 ns)
	'add' operation ('add_ln73', ./dut.cpp:73) [12]  (0.706 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:74) with incoming values : ('add_ln74', ./dut.cpp:74) [22]  (0 ns)
	'add' operation ('add_ln75', ./dut.cpp:75) [25]  (0.745 ns)
	'getelementptr' operation ('xout_addr') [33]  (0 ns)
	'load' operation ('xout_load') on array 'xout' [34]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('xout_load') on array 'xout' [34]  (1.65 ns)

 <State 5>: 1.23ns
The critical path consists of the following:
	'store' operation ('store_ln75', ./dut.cpp:75) of variable 'xout_load' on array 'data.V', ./dut.cpp:70 [35]  (1.23 ns)

 <State 6>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:82) with incoming values : ('add_ln82', ./dut.cpp:82) [44]  (0 ns)
	'icmp' operation ('icmp_ln82', ./dut.cpp:82) [53]  (0.6 ns)
	'select' operation ('select_ln79', ./dut.cpp:79) [54]  (0.308 ns)
	'add' operation ('add_ln82', ./dut.cpp:82) [68]  (0.706 ns)
	'icmp' operation ('icmp_ln82_1', ./dut.cpp:82) [69]  (0.6 ns)

 <State 7>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln691_2') [61]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_1') [63]  (0 ns)
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:70 [66]  (1.23 ns)

 <State 8>: 1.23ns
The critical path consists of the following:
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:70 [66]  (1.23 ns)

 <State 9>: 1.5ns
The critical path consists of the following:
	'select' operation ('select_ln79_1', ./dut.cpp:79) [55]  (0 ns)
	'add' operation ('add_ln691') [67]  (1.5 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('mean_V_addr', ./dut.cpp:81) [73]  (0 ns)
	'store' operation ('store_ln693') of variable 'trunc_ln' on array 'mean.V', ./dut.cpp:69 [74]  (1.2 ns)

 <State 11>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten8', ./dut.cpp:87) with incoming values : ('add_ln87_1', ./dut.cpp:87) [81]  (0.387 ns)

 <State 12>: 1.61ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:88) with incoming values : ('add_ln88', ./dut.cpp:88) [83]  (0 ns)
	'icmp' operation ('icmp_ln88', ./dut.cpp:88) [91]  (0.6 ns)
	'select' operation ('select_ln87', ./dut.cpp:87) [92]  (0.308 ns)
	'add' operation ('add_ln88', ./dut.cpp:88) [109]  (0.706 ns)

 <State 13>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln692') [98]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_2') [100]  (0 ns)
	'load' operation ('data_V_load_1') on array 'data.V', ./dut.cpp:70 [106]  (1.23 ns)

 <State 14>: 1.23ns
The critical path consists of the following:
	'load' operation ('data_V_load_1') on array 'data.V', ./dut.cpp:70 [106]  (1.23 ns)

 <State 15>: 1.5ns
The critical path consists of the following:
	'sub' operation ('sub_ln692') [107]  (1.5 ns)

 <State 16>: 1.23ns
The critical path consists of the following:
	'store' operation ('store_ln692') of variable 'sub_ln692' on array 'data.V', ./dut.cpp:70 [108]  (1.23 ns)

 <State 17>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:91) with incoming values : ('add_ln91', ./dut.cpp:91) [114]  (0.387 ns)

 <State 18>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:91) with incoming values : ('add_ln91', ./dut.cpp:91) [114]  (0 ns)
	'add' operation ('add_ln91', ./dut.cpp:91) [115]  (0.706 ns)

 <State 19>: 0.745ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:92) with incoming values : ('add_ln92', ./dut.cpp:92) [126]  (0 ns)
	'add' operation ('add_ln94', ./dut.cpp:94) [129]  (0.745 ns)

 <State 20>: 2.16ns
The critical path consists of the following:
	'phi' operation ('conv3_i2112') with incoming values : ('add_ln691_1') [145]  (0 ns)
	'mul' operation ('mul_ln693') [167]  (2.16 ns)

 <State 21>: 1.23ns
The critical path consists of the following:
	'load' operation ('data_V_load_2') on array 'data.V', ./dut.cpp:70 [160]  (1.23 ns)

 <State 22>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [162]  (2.16 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [162]  (2.16 ns)

 <State 24>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [162]  (2.16 ns)

 <State 25>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [162]  (2.16 ns)

 <State 26>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [162]  (2.16 ns)

 <State 27>: 1.5ns
The critical path consists of the following:
	'add' operation ('add_ln691_1') [163]  (1.5 ns)

 <State 28>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [167]  (2.16 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [167]  (2.16 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [167]  (2.16 ns)

 <State 31>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [167]  (2.16 ns)

 <State 32>: 1.23ns
The critical path consists of the following:
	'store' operation ('store_ln693') of variable 'trunc_ln693_1' on array 'cov.V', ./dut.cpp:71 [169]  (1.23 ns)

 <State 33>: 1.23ns
The critical path consists of the following:
	'store' operation ('store_ln98', ./dut.cpp:98) of variable 'trunc_ln693_1' on array 'cov.V', ./dut.cpp:71 [170]  (1.23 ns)

 <State 34>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:101) with incoming values : ('add_ln101', ./dut.cpp:101) [177]  (0 ns)
	'add' operation ('add_ln101', ./dut.cpp:101) [178]  (0.706 ns)

 <State 35>: 1.98ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:102) with incoming values : ('add_ln102', ./dut.cpp:102) [188]  (0 ns)
	'add' operation ('add_ln208') [191]  (0.745 ns)
	'getelementptr' operation ('cov_V_addr_1') [193]  (0 ns)
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:71 [199]  (1.23 ns)

 <State 36>: 1.23ns
The critical path consists of the following:
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:71 [199]  (1.23 ns)

 <State 37>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('xin_addr', ./dut.cpp:103) [200]  (0 ns)
	'store' operation ('store_ln103', ./dut.cpp:103) of variable 'cov_V_load' on array 'xin' [201]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
