################################################################################
# Automatically-generated file. Do not edit!
################################################################################

arg1 = $(1)
export PATH=C:\Program Files (x86)\GNU Tools ARM Embedded\7 2017-q4-major\bin\;C:\Program Files (x86)\GNU Tools ARM Embedded\7 2017-q4-major\libexec\gcc\7 2017-q4-major\;D:\ProgramData\Renesas\e2_studio\Utilities;D:/ProgramData/Renesas/e2_studio/eclipse//features/com.renesas.jre.win32.win32.x86_1.8.0.181/jre/bin/client;D:/ProgramData/Renesas/e2_studio/eclipse//features/com.renesas.jre.win32.win32.x86_1.8.0.181/jre/bin;D:/ProgramData/Renesas/e2_studio/eclipse//features/com.renesas.jre.win32.win32.x86_1.8.0.181/jre/lib/i386;C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v10.0\bin;C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v10.0\libnvvp;C:\windows\system32;C:\windows;C:\windows\System32\Wbem;C:\windows\System32\WindowsPowerShell\v1.0\;C:\windows\System32\OpenSSH\;C:\Program Files\NVIDIA Corporation\NVIDIA NvDLISR;C:\Program Files\Intel\WiFi\bin\;C:\Program Files\Common Files\Intel\WirelessCommon\;C:\Windows\system32;C:\Windows;C:\Windows\System32\Wbem;C:\Windows\System32\WindowsPowerShell\v1.0\;C:\Windows\System32\OpenSSH\;C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;D:\ProgramData\intelFPGA\18.1\quartus\bin;C:\ProgramData\Anaconda3\Library\bin\graphviz;D:\Program Files\MATLAB\R2018b\runtime\win64;D:\Program Files\MATLAB\R2018b\bin;D:\Program Files\Git\cmd;D:\Program Files\opencv3.4_install\x64\vc15\bin;D:\Program Files\opencv4.0\x64\vc15\bin;C:\WINDOWS\system32;C:\WINDOWS;C:\WINDOWS\System32\Wbem;C:\WINDOWS\System32\WindowsPowerShell\v1.0\;C:\WINDOWS\System32\OpenSSH\;D:\Program Files\Python\Python35\Scripts\;D:\Program Files\Python\Python35\;C:\Users\10094\AppData\Local\Programs\Python\Launcher\;C:\Program Files (x86)\GNU Tools ARM Embedded\7 2017-q4-major\bin;D:\ProgramData\Anaconda3;D:\ProgramData\Anaconda3\Library\mingw-w64\bin;D:\ProgramData\Anaconda3\Library\usr\bin;D:\ProgramData\Anaconda3\Library\bin;D:\ProgramData\Anaconda3\Scripts;D:\ProgramData\Cadence\SPB_16.6\openaccess\bin\win32\opt;D:\ProgramData\Cadence\SPB_16.6\tools\capture;D:\ProgramData\Cadence\SPB_16.6\tools\pspice;D:\ProgramData\Cadence\SPB_16.6\tools\specctra\bin;D:\ProgramData\Cadence\SPB_16.6\tools\fet\bin;D:\ProgramData\Cadence\SPB_16.6\tools\libutil\bin;D:\ProgramData\Cadence\SPB_16.6\tools\bin;D:\ProgramData\Cadence\SPB_16.6\tools\pcb\bin;C:\Users\10094\AppData\Local\Microsoft\WindowsApps;D:\ProgramData\intelFPGA\18.1\modelsim_ase\win32aloem;C:\Users\10094\AppData\Local\Microsoft\WindowsApps;D:\ProgramData\Renesas\e2_studio\eclipse
export TCINSTALL=C:\Program Files (x86)\GNU Tools ARM Embedded\7 2017-q4-major$(call arg1,\)
export CWD=$(CURDIR)
export TC_VERSION=7.2.1.20170904
export PWD=$(CURDIR)
export GCC_VERSION=7.2.1
