INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/upDatePC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upDatePC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SelectRegDst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectRegDst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Register_Files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_Files
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Instruction_divid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_divid
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/DataSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/ALUSourcrA_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUSourcrA_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sources_1/new/SingleCyleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCyleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/ECOP-18340161-03/ECOP-18340161-03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
