// Seed: 733468384
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input tri0 sample,
    input uwire id_3,
    input supply1 id_4,
    output tri id_5,
    output wor id_6,
    input wire module_0,
    input uwire id_8,
    input tri0 id_9
);
  assign id_5 = 1;
  assign module_1.type_1 = 0;
  assign id_0 = id_3;
  wire id_11, id_12, id_13;
  assign id_6 = 1;
  id_14 :
  assert property (@(posedge 1) id_2)
  else $display(1 == 1'b0, 1 | 1, id_4);
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    output supply0 id_2,
    output wor id_3,
    output wand id_4,
    output wor id_5,
    output wor id_6,
    output tri id_7,
    output wand id_8,
    inout tri1 id_9,
    output tri1 id_10,
    output tri id_11,
    input wire id_12
);
  wire id_14;
  logic [7:0] id_15;
  assign id_15[1'h0] = 1'h0;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_12,
      id_12,
      id_9,
      id_4,
      id_7,
      id_12,
      id_9,
      id_12
  );
  assign id_6 = id_12;
endmodule
