
*** Running vivado
    with args -log BD_syscon_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_syscon_wrapper_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BD_syscon_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.441 ; gain = 0.023 ; free physical = 3573 ; free virtual = 22269
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_syscon_wrapper_0_0
Command: synth_design -top BD_syscon_wrapper_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5387
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'Enables_Reg' is used before its declaration [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:220]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:223]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:224]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:225]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:226]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:295]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1698.836 ; gain = 380.707 ; free physical = 108 ; free virtual = 16911
Synthesis current peak Physical Memory [PSS] (MB): peak = 876.743; parent = 758.015; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2663.562; parent = 1698.836; children = 964.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_syscon_wrapper_0_0' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_syscon_wrapper_0_0/synth/BD_syscon_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'syscon_wrapper' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/syscon_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'swervolf_syscon' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:230]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisplays_Controller' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:297]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDecoder' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:372]
INFO: [Synth 8-226] default block is never used [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:375]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDecoder' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:372]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:400]
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:400]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux__parameterized0' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:400]
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux__parameterized0' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:400]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisplays_Controller' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:297]
INFO: [Synth 8-6155] done synthesizing module 'swervolf_syscon' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:26]
INFO: [Synth 8-6155] done synthesizing module 'syscon_wrapper' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/syscon_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BD_syscon_wrapper_0_0' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_syscon_wrapper_0_0/synth/BD_syscon_wrapper_0_0.v:53]
WARNING: [Synth 8-7129] Port i_wb_adr[1] in module swervolf_syscon is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[0] in module swervolf_syscon is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[31] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[30] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[29] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[28] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[27] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[26] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[25] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[24] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[23] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[22] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[21] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[20] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[19] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[18] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[17] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[16] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[15] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[14] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[13] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[12] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[11] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[10] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[9] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[8] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[7] in module syscon_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[6] in module syscon_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1768.805 ; gain = 450.676 ; free physical = 1460 ; free virtual = 17008
Synthesis current peak Physical Memory [PSS] (MB): peak = 897.830; parent = 780.478; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2733.531; parent = 1768.805; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1786.617 ; gain = 468.488 ; free physical = 1391 ; free virtual = 16957
Synthesis current peak Physical Memory [PSS] (MB): peak = 897.830; parent = 780.478; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2751.344; parent = 1786.617; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1794.621 ; gain = 476.492 ; free physical = 1379 ; free virtual = 16952
Synthesis current peak Physical Memory [PSS] (MB): peak = 897.830; parent = 780.478; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2759.348; parent = 1794.621; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1803.527 ; gain = 485.398 ; free physical = 1177 ; free virtual = 16786
Synthesis current peak Physical Memory [PSS] (MB): peak = 897.830; parent = 780.478; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2768.254; parent = 1803.527; children = 964.727
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	  10 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	  10 Input   32 Bit        Muxes := 4     
	   2 Input   21 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 28    
	  10 Input    1 Bit        Muxes := 10    
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_wb_adr[1] in module swervolf_syscon is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[0] in module swervolf_syscon is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[31] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[30] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[29] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[28] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[27] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[26] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[25] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[24] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[23] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[22] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[21] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[20] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[19] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[18] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[17] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[16] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[15] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[14] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[13] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[12] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[11] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[10] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[9] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[8] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[7] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[6] in module BD_syscon_wrapper_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 274 ; free virtual = 14633
Synthesis current peak Physical Memory [PSS] (MB): peak = 1002.408; parent = 888.893; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.465; parent = 1958.738; children = 964.727
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 236 ; free virtual = 14595
Synthesis current peak Physical Memory [PSS] (MB): peak = 1002.408; parent = 888.893; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.465; parent = 1958.738; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 223 ; free virtual = 14583
Synthesis current peak Physical Memory [PSS] (MB): peak = 1002.408; parent = 888.893; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.465; parent = 1958.738; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 148 ; free virtual = 14252
Synthesis current peak Physical Memory [PSS] (MB): peak = 1002.408; parent = 888.893; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.465; parent = 1958.738; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 140 ; free virtual = 14244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1002.408; parent = 888.893; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.465; parent = 1958.738; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 128 ; free virtual = 14238
Synthesis current peak Physical Memory [PSS] (MB): peak = 1002.408; parent = 888.893; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.465; parent = 1958.738; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 141 ; free virtual = 14251
Synthesis current peak Physical Memory [PSS] (MB): peak = 1002.408; parent = 888.893; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.465; parent = 1958.738; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 137 ; free virtual = 14248
Synthesis current peak Physical Memory [PSS] (MB): peak = 1002.408; parent = 888.893; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.465; parent = 1958.738; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 134 ; free virtual = 14250
Synthesis current peak Physical Memory [PSS] (MB): peak = 1002.408; parent = 888.893; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.465; parent = 1958.738; children = 964.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    37|
|2     |LUT1   |    34|
|3     |LUT2   |     5|
|4     |LUT3   |    25|
|5     |LUT4   |   110|
|6     |LUT5   |    17|
|7     |LUT6   |   113|
|8     |MUXF7  |     6|
|9     |FDCE   |    20|
|10    |FDRE   |   279|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------------------+------+
|      |Instance            |Module                    |Cells |
+------+--------------------+--------------------------+------+
|1     |top                 |                          |   646|
|2     |  inst              |syscon_wrapper            |   646|
|3     |    syscon          |swervolf_syscon           |   640|
|4     |      SegDispl_Ctr  |SevSegDisplays_Controller |    54|
|5     |        counter20   |counter                   |    54|
|6     |          i_counter |delta_counter             |    54|
+------+--------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 120 ; free virtual = 14244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1002.408; parent = 888.893; children = 203.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.465; parent = 1958.738; children = 964.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1958.738 ; gain = 640.609 ; free physical = 141 ; free virtual = 14008
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1958.746 ; gain = 640.609 ; free physical = 126 ; free virtual = 13857
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1965.676 ; gain = 0.000 ; free physical = 838 ; free virtual = 14626
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2084.387 ; gain = 0.000 ; free physical = 675 ; free virtual = 14542
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3b559775
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 2084.387 ; gain = 769.227 ; free physical = 900 ; free virtual = 15011
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_syscon_wrapper_0_0_synth_1/BD_syscon_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2458.375 ; gain = 373.988 ; free physical = 123 ; free virtual = 10292
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP BD_syscon_wrapper_0_0, cache-ID = 476476e9eb6a60ed
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_syscon_wrapper_0_0_synth_1/BD_syscon_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_syscon_wrapper_0_0_utilization_synth.rpt -pb BD_syscon_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 08:45:55 2026...
