INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.srcs/sources_1/new/srl_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.srcs/sim_1/new/srl_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB1/IP_included/Logic/srl_32/srl_32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
