Disable instruction ' add' for test 'add1'
Disable instruction ' add' for test 'add2'
Disable instruction ' add' for test 'add3'
Exception :   overflow: s=2147418112, t=2147418112
Disable instruction ' add' for test 'add4'
Exception :   overflow: s=-2147483648, t=-2147483648
Disable instruction ' add' for test 'add5'
Disable instruction ' add' for test 'add6'
Disable instruction ' add' for test 'add7'
Disable instruction ' addi' for test 'addi1'
Disable instruction ' addi' for test 'addi2'
Disable instruction ' addi' for test 'addi3'
Exception : Overflow.
Disable instruction ' addi' for test 'addi4'
Exception : Overflow.
Disable instruction ' addi' for test 'addi5'
Disable instruction ' addi' for test 'addi6'
Disable instruction ' addiu' for test 'addiu1'
Disable instruction ' addiu' for test 'addiu2'
Disable instruction ' addiu' for test 'addiu3'
Disable instruction ' addu' for test 'addu1'
Disable instruction ' addu' for test 'addu2'
Disable instruction ' addu' for test 'addu3'
Disable instruction ' and' for test 'and1'
Disable instruction ' and' for test 'and2'
Disable instruction ' and' for test 'and3'
Disable instruction ' and' for test 'and4'
Disable instruction ' andi' for test 'andi1'
Disable instruction ' andi' for test 'andi2'
Disable instruction ' andi' for test 'andi3'
Disable instruction ' beq' for test 'beq1'
Disable instruction ' beq' for test 'beq2'
Disable instruction ' beq' for test 'beq3'
Disable instruction ' beq' for test 'beq4'
Disable instruction ' beq' for test 'beq5'
Disable instruction ' beq' for test 'beq6'
Disable instruction ' bgez' for test 'bgez1'
Disable instruction ' bgez' for test 'bgez2'
Disable instruction ' bgez' for test 'bgez3'
Disable instruction ' bgez' for test 'bgez4'
Disable instruction ' bgez' for test 'bgez5'
Disable instruction ' bgez' for test 'bgez6'
Disable instruction ' bgezal' for test 'bgezal1'
Disable instruction ' bgezal' for test 'bgezal2'
Disable instruction ' bgezal' for test 'bgezal3'
Disable instruction ' bgezal' for test 'bgezal4'
Disable instruction ' bgezal' for test 'bgezal5'
Disable instruction ' bgezal' for test 'bgezal6'
Disable instruction ' bgezal' for test 'bgezal7'
Disable instruction ' bgtz' for test 'bgtz1'
Disable instruction ' bgtz' for test 'bgtz2'
Disable instruction ' bgtz' for test 'bgtz3'
Disable instruction ' bgtz' for test 'bgtz4'
Disable instruction ' bgtz' for test 'bgtz5'
Disable instruction ' bgtz' for test 'bgtz6'
Disable instruction ' blez' for test 'blez1'
Disable instruction ' blez' for test 'blez2'
Disable instruction ' blez' for test 'blez3'
Disable instruction ' blez' for test 'blez4'
Disable instruction ' blez' for test 'blez5'
Disable instruction ' blez' for test 'blez6'
Disable instruction ' bltz' for test 'bltz1'
Disable instruction ' bltz' for test 'bltz2'
Disable instruction ' bltz' for test 'bltz3'
Disable instruction ' bltz' for test 'bltz4'
Disable instruction ' bltz' for test 'bltz5'
Disable instruction ' bltz' for test 'bltz6'
Disable instruction ' bltzal' for test 'bltzal1'
Disable instruction ' bltzal' for test 'bltzal2'
Disable instruction ' bltzal' for test 'bltzal3'
Disable instruction ' bltzal' for test 'bltzal4'
Disable instruction ' bltzal' for test 'bltzal5'
Disable instruction ' bltzal' for test 'bltzal6'
Disable instruction ' bltzal' for test 'bltzal7'
Disable instruction ' bne' for test 'bne1'
Disable instruction ' bne' for test 'bne2'
Disable instruction ' bne' for test 'bne3'
Disable instruction ' bne' for test 'bne4'
Disable instruction ' bne' for test 'bne5'
Disable instruction ' bne' for test 'bne6'
Disable instruction ' div' for test 'div1'
Disable instruction ' div' for test 'div2'
Disable instruction ' div' for test 'div3'
Disable instruction ' div' for test 'div4'
Disable instruction ' div' for test 'div5'
Disable instruction ' div' for test 'div6'
Disable instruction ' div' for test 'div7'
Disable instruction ' div' for test 'div8'
Disable instruction ' divu' for test 'divu1'
Disable instruction ' divu' for test 'divu2'
Disable instruction ' divu' for test 'divu3'
Disable instruction ' divu' for test 'divu4'
Disable instruction ' divu' for test 'divu5'
Disable instruction ' divu' for test 'divu6'
Disable instruction ' function' for test 'function'
Disable instruction ' internal' for test 'internal1'
Disable instruction ' internal' for test 'internal2'
Disable instruction ' j' for test 'j1'
Disable instruction ' j' for test 'j2'
Disable instruction ' jal' for test 'jal1'
Disable instruction ' jal' for test 'jal2'
Disable instruction ' jal' for test 'jal3'
Disable instruction ' jalr' for test 'jalr1'
Disable instruction ' jalr' for test 'jalr2'
Disable instruction ' jalr' for test 'jalr3'
Disable instruction ' jalr' for test 'jalr4'
Disable instruction ' jr' for test 'jr1'
Exception : Attempt to access range [INSTR_ADDR+INSTR_LEN,DATA_ADDR).
Disable instruction ' jr' for test 'jr2'
Exception : Attempt to access range [INSTR_ADDR+INSTR_LEN,DATA_ADDR).
Disable instruction ' jr' for test 'jr3'
Exception : Attempt to access range [INSTR_ADDR+INSTR_LEN,DATA_ADDR).
Disable instruction '' for test '12
'
sub-word access to GETC.
Disable instruction ' lb' for test 'lb10'
sub-word access to GETC.
Disable instruction ' lb' for test 'lb11'
Disable instruction ' lb' for test 'lb12'
Disable instruction ' lb' for test 'lb13'
Disable instruction ' lb' for test 'lb1'
Disable instruction ' lb' for test 'lb2'
Disable instruction ' lb' for test 'lb3'
Disable instruction ' lb' for test 'lb4'
Disable instruction ' lb' for test 'lb5'
Exception : Attempt to access range [INSTR_ADDR+INSTR_LEN,DATA_ADDR).
Disable instruction ' lb' for test 'lb6'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction ' lb' for test 'lb7'
sub-word access to PUTC.
Disable instruction '' for test ''
sub-word access to GETC.
Disable instruction ' lb' for test 'lb8'
sub-word access to GETC.
Disable instruction '' for test '48
'
sub-word access to GETC.
Disable instruction ' lb' for test 'lb9'
Disable instruction '' for test '12
'
Disable instruction ' lbu' for test 'lbu10'
Disable instruction ' lbu' for test 'lbu11'
Disable instruction ' lbu' for test 'lbu12'
Disable instruction ' lbu' for test 'lbu13'
Disable instruction ' lbu' for test 'lbu1'
Disable instruction ' lbu' for test 'lbu2'
Exception : Attempt to access range [INSTR_ADDR+INSTR_LEN,DATA_ADDR).
Disable instruction ' lbu' for test 'lbu3'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction ' lbu' for test 'lbu4'
sub-word access to PUTC.
Disable instruction ' lbu' for test 'lbu5'
sub-word access to GETC.
Disable instruction ' lbu' for test 'lbu6'
Disable instruction ' lbu' for test 'lbu7'
sub-word access to GETC.
Disable instruction '' for test ''
Exception : Address is not aligned.
Disable instruction ' lbu' for test 'lbu8'
sub-word access to GETC.
Disable instruction '' for test '48
'
Disable instruction ' lbu' for test 'lbu9'
Disable instruction ' lh' for test 'lh10'
Disable instruction '' for test '232
'
Disable instruction ' lh' for test 'lh11'
Exception : Address is not aligned.
Disable instruction ' lh' for test 'lh12'
Exception : Address is not aligned.
Disable instruction '' for test '1
'
Disable instruction ' lh' for test 'lh13'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction ' lh' for test 'lh1'
Disable instruction ' lh' for test 'lh2'
Disable instruction ' lh' for test 'lh3'
sub-word access to GETC.
Disable instruction ' lh' for test 'lh4'
Exception : Address is not aligned.
Disable instruction ' lh' for test 'lh5'
sub-word access to GETC.
Disable instruction ' lh' for test 'lh6'
Disable instruction ' lh' for test 'lh7'
Disable instruction ' lh' for test 'lh8'
Disable instruction ' lh' for test 'lh9'
Disable instruction ' lhu' for test 'lhu10'
Exception : Address is not aligned.
Disable instruction '' for test '232
'
Exception : Address is not aligned.
Disable instruction ' lhu' for test 'lhu11'
Disable instruction ' lhu' for test 'lhu12'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction '' for test '1
'
Disable instruction ' lhu' for test 'lhu13'
Disable instruction ' lhu' for test 'lhu1'
Disable instruction ' lhu' for test 'lhu2'
Disable instruction ' lhu' for test 'lhu3'
Exception : Address is not aligned.
Disable instruction ' lhu' for test 'lhu4'
Disable instruction ' lhu' for test 'lhu5'
Disable instruction ' lhu' for test 'lhu6'
Disable instruction ' lhu' for test 'lhu7'
Disable instruction ' lhu' for test 'lhu8'
Exception : Address is not aligned.
Disable instruction ' lhu' for test 'lhu9'
Exception : Address is not aligned.
Disable instruction ' lui' for test 'lui1'
Exception : Attempt to access range [0,INSTR_ADDR).
Disable instruction ' lui' for test 'lui2'
Exception : Attempt to access range [0,INSTR_ADDR).
Disable instruction ' lui' for test 'lui3'
Exception : Attempt to access range [0,INSTR_ADDR).
Disable instruction ' lw' for test 'lw10'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction ' lw' for test 'lw11'
Disable instruction ' lw' for test 'lw12'
Disable instruction ' lw' for test 'lw13'
Disable instruction ' lw' for test 'lw14'
Disable instruction ' lw' for test 'lw15'
Exception : Address is not aligned.
Disable instruction ' lw' for test 'lw16'
Disable instruction ' lw' for test 'lw1'
Disable instruction ' lw' for test 'lw2'
Disable instruction ' lw' for test 'lw3'
Disable instruction ' lw' for test 'lw4'
Disable instruction ' lw' for test 'lw5'
Disable instruction '' for test ''
Disable instruction ' lw' for test 'lw6'
Disable instruction ' lw' for test 'lw7'
Disable instruction ' lw' for test 'lw8'
Disable instruction ' lw' for test 'lw9'
Disable instruction ' lwl' for test 'lwl1'
Disable instruction ' lwl' for test 'lwl2'
Disable instruction ' lwl' for test 'lwl3'
Disable instruction ' lwl' for test 'lwl4'
Disable instruction ' lwl' for test 'lwl5'
Disable instruction ' lwl' for test 'lwl6'
Disable instruction ' lwl' for test 'lwl7'
Disable instruction ' lwl' for test 'lwl8'
Disable instruction '' for test ''
Disable instruction ' lwl' for test 'lwl9'
Disable instruction '' for test ''
Disable instruction ' lwr' for test 'lwr10'
Disable instruction ' lwr' for test 'lwr1'
Disable instruction ' lwr' for test 'lwr2'
Disable instruction ' lwr' for test 'lwr3'
Disable instruction ' lwr' for test 'lwr4'
Disable instruction ' lwr' for test 'lwr5'
Disable instruction ' lwr' for test 'lwr6'
Disable instruction ' lwr' for test 'lwr7'
Disable instruction ' lwr' for test 'lwr8'
Disable instruction ' lwr' for test 'lwr9'
Disable instruction ' mfhi' for test 'mfhi1'
Disable instruction ' mfhi' for test 'mfhi2'
Disable instruction ' mfhi' for test 'mfhi3'
Disable instruction ' mflo' for test 'mflo1'
Disable instruction ' mflo' for test 'mflo2'
Disable instruction ' mflo' for test 'mflo3'
Disable instruction ' mthi' for test 'mthi1'
Disable instruction ' mthi' for test 'mthi2'
Disable instruction ' mtlo' for test 'mtlo1'
Disable instruction ' mtlo' for test 'mtlo2'
Disable instruction ' mult' for test 'mult1'
Disable instruction ' mult' for test 'mult2'
Disable instruction ' mult' for test 'mult3'
Disable instruction ' mult' for test 'mult4'
Disable instruction ' mult' for test 'mult5'
Disable instruction ' mult' for test 'mult6'
Disable instruction ' mult' for test 'mult7'
Disable instruction ' multu' for test 'multu1'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction ' multu' for test 'multu2'
Disable instruction ' multu' for test 'multu3'
Disable instruction ' multu' for test 'multu4'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction ' multu' for test 'multu5'
sub-word access to PUTC.
Disable instruction ' or' for test 'or1'
sub-word access to PUTC.
Disable instruction ' or' for test 'or2'
sub-word access to GETC.
Disable instruction ' or' for test 'or3'
sub-word access to GETC.
Disable instruction ' ori' for test 'ori1'
Exception : Attempt to write to instruction memory.
Disable instruction ' ori' for test 'ori2'
Exception : Attempt to access range [0,INSTR_ADDR).
Disable instruction ' ori' for test 'ori3'
Disable instruction ' ori' for test 'ori4'
Disable instruction ' sb' for test 'sb10'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction ' sb' for test 'sb11'
sub-word access to PUTC.
Disable instruction ' sb' for test 'sb1'
Exception : Address is not aligned.
Disable instruction ' sb' for test 'sb2'
sub-word access to PUTC.
Disable instruction ' sb' for test 'sb3'
Exception : Attempt to write to instruction memory.
Disable instruction '' for test ''
Exception : Attempt to access range [0,INSTR_ADDR).
Disable instruction '' for test ''
Exception : Address is not aligned.
Disable instruction '' for test '0
'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction ' sb' for test 'sb6'
Disable instruction '' for test '0
'
Disable instruction ' sb' for test 'sb7'
Disable instruction ' sb' for test 'sb8'
Disable instruction ' sb' for test 'sb9'
Disable instruction ' sh' for test 'sh10'
Disable instruction ' sh' for test 'sh1'
Disable instruction ' sh' for test 'sh2'
Disable instruction '' for test ''
Disable instruction ' sh' for test 'sh4'
Disable instruction '' for test ''
Disable instruction ' sh' for test 'sh6'
Disable instruction ' sh' for test 'sh7'
Disable instruction ' sh' for test 'sh8'
Disable instruction ' sh' for test 'sh9'
Disable instruction ' sll' for test 'sll1'
Disable instruction ' sll' for test 'sll2'
Disable instruction ' sll' for test 'sll3'
Disable instruction ' sll' for test 'sll4'
Disable instruction ' sll' for test 'sll5'
Disable instruction ' sllv' for test 'sllv1'
Disable instruction ' sllv' for test 'sllv2'
Disable instruction ' sllv' for test 'sllv3'
Disable instruction ' sllv' for test 'sllv4'
Disable instruction ' sllv' for test 'sllv5'
Disable instruction ' sllv' for test 'sllv6'
Disable instruction ' slt' for test 'slt1'
Disable instruction ' slt' for test 'slt2'
Disable instruction ' slt' for test 'slt3'
Disable instruction ' slt' for test 'slt4'
Disable instruction ' slt' for test 'slt5'
Disable instruction ' slt' for test 'slt6'
Disable instruction ' slt' for test 'slt7'
Disable instruction ' slti' for test 'slti1'
Disable instruction ' slti' for test 'slti2'
Disable instruction ' slti' for test 'slti3'
Disable instruction ' slti' for test 'slti4'
Disable instruction ' slti' for test 'slti5'
Disable instruction ' slti' for test 'slti6'
Disable instruction ' slti' for test 'slti7'
Disable instruction ' sltiu' for test 'sltiu1'
Disable instruction ' sltiu' for test 'sltiu2'
Disable instruction ' sltiu' for test 'sltiu3'
Disable instruction ' sltiu' for test 'sltiu4'
Disable instruction ' sltu' for test 'sltu1'
Disable instruction ' sltu' for test 'sltu2'
Disable instruction ' sltu' for test 'sltu3'
Disable instruction ' sltu' for test 'sltu4'
Disable instruction ' sra' for test 'sra1'
Disable instruction ' sra' for test 'sra2'
Disable instruction ' sra' for test 'sra3'
Disable instruction ' sra' for test 'sra4'
Disable instruction ' sra' for test 'sra5'
Disable instruction ' sra' for test 'sra6'
Disable instruction ' srav' for test 'srav1'
Disable instruction ' srav' for test 'srav2'
Disable instruction ' srav' for test 'srav3'
Disable instruction ' srav' for test 'srav4'
Exception :     overflow, s=0, t=-2147483648
Disable instruction ' srav' for test 'srav5'
Disable instruction ' srav' for test 'srav6'
Disable instruction ' srav' for test 'srav7'
Disable instruction ' srl' for test 'srl1'
Disable instruction ' srl' for test 'srl2'
Disable instruction ' srl' for test 'srl3'
Disable instruction ' srl' for test 'srl4'
Exception :     overflow, s=-2147483648, t=1
Disable instruction ' srl' for test 'srl5'
Disable instruction ' srlv' for test 'srlv1'
Exception :     overflow, s=-2147483648, t=1
Disable instruction ' srlv' for test 'srlv2'
Disable instruction ' srlv' for test 'srlv3'
Disable instruction ' srlv' for test 'srlv4'
Disable instruction ' srlv' for test 'srlv5'
Disable instruction ' srlv' for test 'srlv6'
Disable instruction ' sub' for test 'sub10'
Disable instruction ' sub' for test 'sub11'
Disable instruction ' sub' for test 'sub1'
Disable instruction ' sub' for test 'sub2'
Disable instruction ' sub' for test 'sub3'
Disable instruction ' sub' for test 'sub4'
Disable instruction ' sub' for test 'sub5'
Exception : Attempt to access range [0,INSTR_ADDR).
Disable instruction ' sub' for test 'sub6'
Disable instruction ' sub' for test 'sub7'
Exception : Attempt to access range [INSTR_ADDR+INSTR_LEN,DATA_ADDR).
Disable instruction ' sub' for test 'sub8'
Disable instruction ' sub' for test 'sub9'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction ' subu' for test 'subu10'
Disable instruction ' subu' for test 'subu1'
Disable instruction ' subu' for test 'subu2'
Disable instruction ' subu' for test 'subu3'
Exception : Address is not aligned.
Disable instruction ' subu' for test 'subu4'
Exception : Attempt to access range [DATA_ADDR+DATA_LEN,GETC_ADDR).
Disable instruction ' subu' for test 'subu5'
Disable instruction ' subu' for test 'subu6'
Exception : Address is not aligned.
Disable instruction ' subu' for test 'subu7'
Disable instruction ' subu' for test 'subu8'
Exception : Address is not aligned.
Disable instruction ' subu' for test 'subu9'
Disable instruction ' sw' for test 'sw10'
Disable instruction ' sw' for test 'sw11'
Disable instruction ' sw' for test 'sw12'
Disable instruction ' sw' for test 'sw13'
Disable instruction ' sw' for test 'sw14'
Disable instruction ' sw' for test 'sw1'
