// Seed: 1637356831
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output id_12;
  output id_11;
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  inout id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_12;
  initial begin
    id_4 <= 1 - 1;
  end
endmodule
