Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 20:05:18 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_24/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.069        0.000                      0                 1121        0.007        0.000                      0                 1121        2.147        0.000                       0                  1102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.422}        4.844           206.441         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.069        0.000                      0                 1121        0.007        0.000                      0                 1121        2.147        0.000                       0                  1102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 genblk1[109].reg_in/reg_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.422ns period=4.844ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.422ns period=4.844ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.844ns  (vclock rise@4.844ns - vclock rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.910ns (41.703%)  route 2.670ns (58.297%))
  Logic Levels:           20  (CARRY8=11 LUT2=8 LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 6.597 - 4.844 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.199ns (routing 0.171ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.155ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, routed)        1.199     2.145    genblk1[109].reg_in/clk_IBUF_BUFG
    SLICE_X121Y489       FDRE                                         r  genblk1[109].reg_in/reg_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y489       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.223 r  genblk1[109].reg_in/reg_out_reg[5]/Q
                         net (fo=6, routed)           0.253     2.476    genblk1[109].reg_in/x_reg[109][5]
    SLICE_X121Y489       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     2.527 r  genblk1[109].reg_in/z__0_carry_i_10__10/O
                         net (fo=1, routed)           0.025     2.552    conv/mul54/reg_out[1]_i_394[3]
    SLICE_X121Y489       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     2.701 r  conv/mul54/z__0_carry/O[4]
                         net (fo=1, routed)           0.312     3.013    conv/add000065/reg_out[21]_i_231_0[4]
    SLICE_X122Y488       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.049 r  conv/add000065/reg_out[1]_i_390/O
                         net (fo=1, routed)           0.010     3.059    conv/add000065/reg_out[1]_i_390_n_0
    SLICE_X122Y488       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.174 r  conv/add000065/reg_out_reg[1]_i_269/CO[7]
                         net (fo=1, routed)           0.026     3.200    conv/add000065/reg_out_reg[1]_i_269_n_0
    SLICE_X122Y489       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.256 r  conv/add000065/reg_out_reg[21]_i_271/O[0]
                         net (fo=1, routed)           0.186     3.442    conv/add000065/reg_out_reg[21]_i_271_n_15
    SLICE_X122Y486       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.590 r  conv/add000065/reg_out[21]_i_231/O
                         net (fo=1, routed)           0.009     3.599    conv/add000065/reg_out[21]_i_231_n_0
    SLICE_X122Y486       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.220     3.819 r  conv/add000065/reg_out_reg[21]_i_181/O[6]
                         net (fo=1, routed)           0.280     4.099    conv/add000065/reg_out_reg[21]_i_181_n_9
    SLICE_X120Y486       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.198 r  conv/add000065/reg_out[16]_i_83/O
                         net (fo=1, routed)           0.010     4.208    conv/add000065/reg_out[16]_i_83_n_0
    SLICE_X120Y486       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.323 r  conv/add000065/reg_out_reg[16]_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.349    conv/add000065/reg_out_reg[16]_i_74_n_0
    SLICE_X120Y487       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.405 r  conv/add000065/reg_out_reg[21]_i_72/O[0]
                         net (fo=2, routed)           0.223     4.628    conv/add000065/reg_out_reg[21]_i_72_n_15
    SLICE_X119Y484       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.681 r  conv/add000065/reg_out[16]_i_75/O
                         net (fo=1, routed)           0.015     4.696    conv/add000065/reg_out[16]_i_75_n_0
    SLICE_X119Y484       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.813 r  conv/add000065/reg_out_reg[16]_i_57/CO[7]
                         net (fo=1, routed)           0.026     4.839    conv/add000065/reg_out_reg[16]_i_57_n_0
    SLICE_X119Y485       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.915 r  conv/add000065/reg_out_reg[21]_i_57/O[1]
                         net (fo=1, routed)           0.313     5.228    conv/add000065/reg_out_reg[21]_i_57_n_14
    SLICE_X118Y482       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     5.279 r  conv/add000065/reg_out[21]_i_30/O
                         net (fo=1, routed)           0.009     5.288    conv/add000065/reg_out[21]_i_30_n_0
    SLICE_X118Y482       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     5.341 r  conv/add000065/reg_out_reg[21]_i_20/O[1]
                         net (fo=1, routed)           0.265     5.606    conv/add000065/reg_out_reg[21]_i_20_n_14
    SLICE_X117Y479       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.658 r  conv/add000065/reg_out[21]_i_13/O
                         net (fo=1, routed)           0.016     5.674    conv/add000065/reg_out[21]_i_13_n_0
    SLICE_X117Y479       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     5.791 r  conv/add000065/reg_out_reg[21]_i_3/O[2]
                         net (fo=3, routed)           0.232     6.023    conv/add000065/reg_out_reg[21]_i_3_n_13
    SLICE_X118Y479       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     6.058 r  conv/add000065/reg_out[21]_i_7/O
                         net (fo=1, routed)           0.010     6.068    conv/add000065/reg_out[21]_i_7_n_0
    SLICE_X118Y479       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     6.264 r  conv/add000065/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.172     6.436    reg_out/a[20]
    SLICE_X117Y480       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     6.473 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.252     6.725    reg_out/reg_out[21]_i_1_n_0
    SLICE_X118Y479       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.844     4.844 r  
    AP13                                              0.000     4.844 r  clk (IN)
                         net (fo=0)                   0.000     4.844    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.189 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.189    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.189 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.476    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.500 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, routed)        1.097     6.597    reg_out/clk_IBUF_BUFG
    SLICE_X118Y479       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.307     6.903    
                         clock uncertainty           -0.035     6.868    
    SLICE_X118Y479       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     6.794    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.794    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  0.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 demux/genblk1[49].z_reg[49][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.422ns period=4.844ns})
  Destination:            genblk1[49].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.422ns period=4.844ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.060ns (29.126%)  route 0.146ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.035ns (routing 0.155ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.171ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, routed)        1.035     1.691    demux/clk_IBUF_BUFG
    SLICE_X113Y483       FDRE                                         r  demux/genblk1[49].z_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y483       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.751 r  demux/genblk1[49].z_reg[49][5]/Q
                         net (fo=1, routed)           0.146     1.897    genblk1[49].reg_in/D[5]
    SLICE_X113Y478       FDRE                                         r  genblk1[49].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, routed)        1.188     2.134    genblk1[49].reg_in/clk_IBUF_BUFG
    SLICE_X113Y478       FDRE                                         r  genblk1[49].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.307     1.828    
    SLICE_X113Y478       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.890    genblk1[49].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.422 }
Period(ns):         4.844
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.844       3.554      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.422       2.147      SLICE_X114Y497  demux/genblk1[47].z_reg[47][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.422       2.147      SLICE_X112Y480  demux/genblk1[28].z_reg[28][0]/C



