==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.82 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.46 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 9 (fir.cpp:22:0)
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 4
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.5 seconds; current allocated memory: 255.005 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.006 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.915 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.604 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_25_1' in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:28:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:28:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:28:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:28:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:28:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:28:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:28:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 302.856 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:31:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:28:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 316.912 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_25_1' (loop 'VITIS_LOOP_25_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln28', fir.cpp:28) of variable 'phi_ln28', fir.cpp:28 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:28) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_25_1' (loop 'VITIS_LOOP_25_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_3_write_ln28', fir.cpp:28) of variable 'select_ln28_7', fir.cpp:28 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:28) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_25_1' (loop 'VITIS_LOOP_25_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_3_write_ln28', fir.cpp:28) of variable 'select_ln28_7', fir.cpp:28 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:28) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_25_1' (loop 'VITIS_LOOP_25_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_5_write_ln28', fir.cpp:28) of variable 'select_ln28_15', fir.cpp:28 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:28) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_25_1' (loop 'VITIS_LOOP_25_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_11_write_ln28', fir.cpp:28) of variable 'select_ln28_39', fir.cpp:28 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:28) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_25_1' (loop 'VITIS_LOOP_25_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_15_write_ln28', fir.cpp:28) of variable 'select_ln28_55', fir.cpp:28 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:28) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 61, loop 'VITIS_LOOP_25_1'
WARNING: [HLS 200-871] Estimated clock period (7.436ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_25_1' consists of the following:	'load' operation ('shift_reg_8_load_1', fir.cpp:28) on array 'shift_reg_8' [171]  (2.32 ns)
	'select' operation ('select_ln28', fir.cpp:28) [181]  (0 ns)
	'select' operation ('select_ln28_1', fir.cpp:28) [183]  (0.698 ns)
	'select' operation ('select_ln28_2', fir.cpp:28) [185]  (0 ns)
	'select' operation ('select_ln28_3', fir.cpp:28) [187]  (0.698 ns)
	'select' operation ('select_ln28_4', fir.cpp:28) [189]  (0 ns)
	'select' operation ('select_ln28_5', fir.cpp:28) [191]  (0.698 ns)
	'select' operation ('select_ln28_6', fir.cpp:28) [193]  (0 ns)
	'select' operation ('select_ln28_7', fir.cpp:28) [195]  (0.698 ns)
	'store' operation ('shift_reg_7_addr_3_write_ln28', fir.cpp:28) of variable 'select_ln28_7', fir.cpp:28 on array 'shift_reg_7' [213]  (2.32 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:23:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:23:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.94 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.62 seconds; current allocated memory: 253.033 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 9 (fir.cpp:22:0)
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 4
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.49 seconds; current allocated memory: 255.041 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.042 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.981 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.660 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:33) in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:30:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:30:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:30:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:30:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:30:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:30:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:30:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:36:9) to (fir.cpp:33:5) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:36:9) to (fir.cpp:33:5) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:36:9) to (fir.cpp:33:5) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:36:9) to (fir.cpp:33:5) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:36:9) to (fir.cpp:33:5) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:36:9) to (fir.cpp:33:5) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:36:9) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 303.402 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:30:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 328.729 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln30', fir.cpp:30) of variable 'phi_ln30', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_3_write_ln30', fir.cpp:30) of variable 'select_ln30_7', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_3_write_ln30', fir.cpp:30) of variable 'select_ln30_7', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_5_write_ln30', fir.cpp:30) of variable 'select_ln30_15', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_11_write_ln30', fir.cpp:30) of variable 'select_ln30_39', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_15_write_ln30', fir.cpp:30) of variable 'select_ln30_55', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 52, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (9.3ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_8_load_1', fir.cpp:30) on array 'shift_reg_8' [144]  (3.25 ns)
	'select' operation ('select_ln30', fir.cpp:30) [154]  (0 ns)
	'select' operation ('select_ln30_1', fir.cpp:30) [156]  (0.698 ns)
	'select' operation ('select_ln30_2', fir.cpp:30) [158]  (0 ns)
	'select' operation ('select_ln30_3', fir.cpp:30) [160]  (0.698 ns)
	'select' operation ('select_ln30_4', fir.cpp:30) [162]  (0 ns)
	'select' operation ('select_ln30_5', fir.cpp:30) [164]  (0.698 ns)
	'select' operation ('select_ln30_6', fir.cpp:30) [166]  (0 ns)
	'select' operation ('select_ln30_7', fir.cpp:30) [168]  (0.698 ns)
	'store' operation ('shift_reg_7_addr_3_write_ln30', fir.cpp:30) of variable 'select_ln30_7', fir.cpp:30 on array 'shift_reg_7' [186]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 336.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 348.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_8_load_9', fir.cpp:36) on array 'shift_reg_8' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_8'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_8_load_10', fir.cpp:36) on array 'shift_reg_8' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg_8'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_8_load_12', fir.cpp:36) on array 'shift_reg_8' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 17, loop 'MAC'
WARNING: [HLS 200-871] Estimated clock period (16.06ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_MAC' consists of the following:	'urem' operation ('urem_ln36_1', fir.cpp:36) [115]  (4.21 ns)
	'icmp' operation ('icmp_ln36_6', fir.cpp:36) [145]  (1.3 ns)
	'or' operation ('or_ln36', fir.cpp:36) [148]  (0.978 ns)
	'or' operation ('or_ln36_4', fir.cpp:36) [156]  (0.978 ns)
	'select' operation ('select_ln36_6', fir.cpp:36) [159]  (0.698 ns)
	'select' operation ('select_ln36_7', fir.cpp:36) [161]  (0.978 ns)
	'mul' operation ('mul_ln36_1', fir.cpp:36) [181]  (6.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 351.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 354.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 354.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 354.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_TDL' pipeline 'TDL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_35ns_67_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_33s_5ns_4_37_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_5ns_4_11_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 359.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_5ns_4_11_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.09 seconds; current allocated memory: 376.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:23:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:23:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.32 seconds; current allocated memory: 253.033 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 17 (fir.cpp:22:0)
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 8
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.19 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.49 seconds; current allocated memory: 255.041 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.042 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.658 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:33) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 17.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 310.717 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:30:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.54 seconds; current allocated memory: 406.361 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln30', fir.cpp:30) of variable 'phi_ln30', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_3_write_ln30', fir.cpp:30) of variable 'phi_ln30_1', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_3_write_ln30', fir.cpp:30) of variable 'phi_ln30_1', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_5_write_ln30', fir.cpp:30) of variable 'phi_ln30_2', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_19_write_ln30', fir.cpp:30) of variable 'phi_ln30_9', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_27_write_ln30', fir.cpp:30) of variable 'phi_ln30_13', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_31_write_ln30', fir.cpp:30) of variable 'phi_ln30_15', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:30) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 68, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (9.26ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_15_load', fir.cpp:30) on array 'shift_reg_15' [74]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln30', fir.cpp:30) with incoming values : ('shift_reg_15_load', fir.cpp:30) ('shift_reg_14_load', fir.cpp:30) ('shift_reg_13_load', fir.cpp:30) ('shift_reg_12_load', fir.cpp:30) ('shift_reg_11_load', fir.cpp:30) ('shift_reg_10_load', fir.cpp:30) ('shift_reg_9_load', fir.cpp:30) ('shift_reg_8_load', fir.cpp:30) ('shift_reg_7_load', fir.cpp:30) ('shift_reg_6_load', fir.cpp:30) ('shift_reg_5_load', fir.cpp:30) ('shift_reg_4_load', fir.cpp:30) ('shift_reg_3_load', fir.cpp:30) ('shift_reg_2_load', fir.cpp:30) ('shift_reg_1_load', fir.cpp:30) ('shift_reg_0_load', fir.cpp:30) ('shift_reg_16_load', fir.cpp:30) [125]  (2.75 ns)
	'phi' operation ('phi_ln30', fir.cpp:30) with incoming values : ('shift_reg_15_load', fir.cpp:30) ('shift_reg_14_load', fir.cpp:30) ('shift_reg_13_load', fir.cpp:30) ('shift_reg_12_load', fir.cpp:30) ('shift_reg_11_load', fir.cpp:30) ('shift_reg_10_load', fir.cpp:30) ('shift_reg_9_load', fir.cpp:30) ('shift_reg_8_load', fir.cpp:30) ('shift_reg_7_load', fir.cpp:30) ('shift_reg_6_load', fir.cpp:30) ('shift_reg_5_load', fir.cpp:30) ('shift_reg_4_load', fir.cpp:30) ('shift_reg_3_load', fir.cpp:30) ('shift_reg_2_load', fir.cpp:30) ('shift_reg_1_load', fir.cpp:30) ('shift_reg_0_load', fir.cpp:30) ('shift_reg_16_load', fir.cpp:30) [125]  (0 ns)
	'store' operation ('shift_reg_15_addr_1_write_ln30', fir.cpp:30) of variable 'phi_ln30', fir.cpp:30 on array 'shift_reg_15' [151]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:20:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:21:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:25:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:20:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:21:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:25:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.38 seconds; current allocated memory: 253.067 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'acc'. (fir.cpp:36:40)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.13 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.42 seconds; current allocated memory: 255.060 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.061 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 262.015 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.679 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:36) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 303.967 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:44:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 331.056 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln33', fir.cpp:33) of variable 'tmp_2', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln33', fir.cpp:33) of variable 'tmp_2', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln33', fir.cpp:33) of variable 'tmp_2', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_2_write_ln33', fir.cpp:33) of variable 'tmp_3', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_9_write_ln33', fir.cpp:33) of variable 'tmp_s', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_13_write_ln33', fir.cpp:33) of variable 'tmp_13', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_15_write_ln33', fir.cpp:33) of variable 'tmp_15', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 32, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (8.8118ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0' [35]  (3.25 ns)
	'mux' operation ('tmp_1', fir.cpp:33) [50]  (2.3 ns)
	'store' operation ('shift_reg_5_addr_write_ln33', fir.cpp:33) of variable 'tmp_1', fir.cpp:33 on array 'shift_reg_5' [66]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.59 seconds; current allocated memory: 337.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 340.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'c_3' (II = 1)..
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_18', fir.cpp:40) on array 'shift_reg_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_20', fir.cpp:40) on array 'shift_reg_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_22', fir.cpp:40) on array 'shift_reg_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_28', fir.cpp:40) on array 'shift_reg_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'MAC'
WARNING: [HLS 200-871] Estimated clock period (13.604ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_MAC' consists of the following:	'mul' operation ('mul_ln40_14', fir.cpp:40) [722]  (6.91 ns)
	'add' operation ('add_ln40_14', fir.cpp:40) [723]  (2.55 ns)
	'add' operation ('add_ln40_15', fir.cpp:40) [766]  (2.55 ns)
	'store' operation ('acc_1_0_write_ln40', fir.cpp:40) of variable 'add_ln40_15', fir.cpp:40 on local variable 'acc_1_0' [768]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.93 seconds; current allocated memory: 343.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 347.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 347.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 347.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_833_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 351.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_87_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 370.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 384.812 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_3' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_0' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_1' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_2' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 387.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:20:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:21:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:25:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:20:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:21:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:25:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.74 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.38 seconds; current allocated memory: 253.067 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'acc'. (fir.cpp:36:40)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.19 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.49 seconds; current allocated memory: 255.060 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.061 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.680 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:36) in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 301.998 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:44:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 320.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln33', fir.cpp:33) of variable 'tmp_2', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln33', fir.cpp:33) of variable 'tmp_2', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln33', fir.cpp:33) of variable 'tmp_2', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_2_write_ln33', fir.cpp:33) of variable 'tmp_3', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_3_write_ln33', fir.cpp:33) of variable 'tmp_4', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (8.8118ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0' [35]  (3.25 ns)
	'mux' operation ('tmp_1', fir.cpp:33) [50]  (2.3 ns)
	'store' operation ('shift_reg_3_addr_write_ln33', fir.cpp:33) of variable 'tmp_1', fir.cpp:33 on array 'shift_reg_3' [72]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 321.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 322.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:23:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:23:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.37 seconds; current allocated memory: 253.033 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'acc'. (fir.cpp:34:40)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 2
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.17 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.44 seconds; current allocated memory: 255.041 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.042 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.655 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:34) in function 'fir' partially with a factor of 4.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'shift_reg'  in dimension 1: conflict with resource constraint assignment.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:34:20) to (fir.cpp:34:5) in function 'fir'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:34:5) in function 'fir'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:34:5) in function 'fir'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'fir'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 301.437 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:42:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:31:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 318.088 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_load_1', fir.cpp:31) on array 'shift_reg' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_load_3', fir.cpp:31) on array 'shift_reg' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_addr_2_write_ln31', fir.cpp:31) of variable 'shift_reg_load_2', fir.cpp:31 on array 'shift_reg' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_addr_4_write_ln31', fir.cpp:31) of variable 'shift_reg_load_3', fir.cpp:31 on array 'shift_reg' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5, loop 'TDL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 318.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_load_4', fir.cpp:38) on array 'shift_reg' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'MAC'
WARNING: [HLS 200-871] Estimated clock period (10.449ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_MAC' consists of the following:	'load' operation ('c_0_load_1') on array 'c_0' [48]  (2.32 ns)
	'select' operation ('select_ln225_1') [50]  (1.22 ns)
	'mul' operation ('mul_ln38_1', fir.cpp:38) [52]  (6.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 319.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:23:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:23:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.36 seconds; current allocated memory: 253.033 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.13 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.46 seconds; current allocated memory: 255.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.025 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.939 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.630 MB.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'shift_reg'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 301.215 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:42:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:31:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.345 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'TDL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 317.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 317.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_TDL' pipeline 'TDL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_MAC' pipeline 'MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 319.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 320.466 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5541] unknown HLS pragma ignored: fir.cpp:23:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.33 seconds; current allocated memory: 253.014 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.78 seconds; current allocated memory: 255.033 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.038 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.634 MB.
INFO: [HLS 200-489] Unrolling loop 'TDL' in function 'fir' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'MAC' (fir.cpp:35) in function 'fir' completely with a factor of 127.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...160 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 302.438 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 302.456 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 304.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 306.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_77' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.87 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.48 seconds; current allocated memory: 253.013 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.24 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.58 seconds; current allocated memory: 255.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.937 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.603 MB.
INFO: [HLS 200-489] Unrolling loop 'TDL' in function 'fir' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'MAC' (fir.cpp:34) in function 'fir' completely with a factor of 127.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...160 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 302.443 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 302.442 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 304.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 306.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_76' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.95 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.68 seconds; current allocated memory: 253.013 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.8 seconds; current allocated memory: 255.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.002 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.939 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.599 MB.
INFO: [HLS 200-489] Unrolling loop 'TDL' in function 'fir' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'MAC' (fir.cpp:35) in function 'fir' completely with a factor of 127.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...160 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 302.435 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 302.451 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 304.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 306.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_77' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.38 seconds; current allocated memory: 253.013 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.1 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.43 seconds; current allocated memory: 255.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 255.002 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 261.937 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 270.599 MB.
INFO: [HLS 200-489] Unrolling loop 'TDL' in function 'fir' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'MAC' (fir.cpp:33) in function 'fir' completely with a factor of 127.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...160 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 302.438 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 302.444 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 304.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 306.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_76' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.17 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.71 seconds; current allocated memory: 253.013 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.26 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.57 seconds; current allocated memory: 255.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.002 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.937 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.596 MB.
INFO: [HLS 200-489] Unrolling loop 'TDL' in function 'fir' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'MAC' (fir.cpp:33) in function 'fir' completely with a factor of 127.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.7' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...160 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 302.379 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 302.383 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 304.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 306.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_4' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.39 seconds; current allocated memory: 253.013 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.56 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.9 seconds; current allocated memory: 255.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.937 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 270.597 MB.
INFO: [HLS 200-489] Unrolling loop 'TDL' in function 'fir' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'MAC' (fir.cpp:33) in function 'fir' completely with a factor of 127.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_reg.7' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...160 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 302.384 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 302.386 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 304.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 306.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_0_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_0_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_0_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_0_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_0_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5_10' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.26 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.07 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.03 seconds. CPU system time: 0.32 seconds. Elapsed time: 5.35 seconds; current allocated memory: 255.015 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.971 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 270.633 MB.
INFO: [XFORM 203-510] Pipelining loop 'TDL' in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAC' (fir.cpp:34) in function 'fir' automatically.
INFO: [XFORM 203-501] Unrolling loop 'TDL' in function 'fir' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:34) in function 'fir' partially with a factor of 64.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'shift_reg'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 306.250 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:32:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:30:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.12 seconds; current allocated memory: 357.931 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_load_1', fir.cpp:30) on array 'shift_reg' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_load_3', fir.cpp:30) on array 'shift_reg' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_load_5', fir.cpp:30) on array 'shift_reg' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_load_7', fir.cpp:30) on array 'shift_reg' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_addr_36_write_ln30', fir.cpp:30) of variable 'shift_reg_load_37', fir.cpp:30 on array 'shift_reg' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_addr_50_write_ln30', fir.cpp:30) of variable 'shift_reg_load_51', fir.cpp:30 on array 'shift_reg' due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_addr_58_write_ln30', fir.cpp:30) of variable 'shift_reg_load_59', fir.cpp:30 on array 'shift_reg' due to limited memory ports (II = 90). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_addr_62_write_ln30', fir.cpp:30) of variable 'shift_reg_load_63', fir.cpp:30 on array 'shift_reg' due to limited memory ports (II = 94). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 94, Depth = 94, loop 'TDL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.33 seconds; current allocated memory: 362.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 365.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('acc_1_0_write_ln36', fir.cpp:36) of variable 'add_ln36_63', fir.cpp:36 on local variable 'acc_1_0' and 'load' operation ('acc_1_0_load', fir.cpp:36) on local variable 'acc_1_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('acc_1_0_write_ln36', fir.cpp:36) of variable 'add_ln36_63', fir.cpp:36 on local variable 'acc_1_0' and 'load' operation ('acc_1_0_load', fir.cpp:36) on local variable 'acc_1_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('acc_1_0_write_ln36', fir.cpp:36) of variable 'add_ln36_63', fir.cpp:36 on local variable 'acc_1_0' and 'load' operation ('acc_1_0_load', fir.cpp:36) on local variable 'acc_1_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.37 seconds; current allocated memory: 252.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.47 seconds; current allocated memory: 254.963 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.897 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.567 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_30_1' in function 'fir' partially with a factor of 16.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'c'  in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'shift_reg'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 301.729 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:36:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 310.333 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_1', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_3', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_5', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_7', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_12_write_ln33', fir.cpp:33) of variable 'shift_reg_load_13', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_14_write_ln33', fir.cpp:33) of variable 'shift_reg_load_15', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_14_write_ln33', fir.cpp:33) of variable 'shift_reg_load_15', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 22). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 22, Depth = 22, loop 'VITIS_LOOP_30_1'
WARNING: [HLS 200-871] Estimated clock period (10.166ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_30_1' consists of the following:	'load' operation ('shift_reg_load', fir.cpp:33) on array 'shift_reg' [38]  (3.25 ns)
	'mul' operation ('mul_ln34', fir.cpp:34) [45]  (6.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 311.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 313.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 313.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 313.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.34 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.13 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.48 seconds; current allocated memory: 255.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.017 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.632 MB.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'c'  in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'shift_reg'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 301.192 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:38:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:32:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.342 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 317.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 317.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 317.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_34_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 319.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 320.482 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_34_2_c' using block ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.74 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.37 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.19 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.47 seconds; current allocated memory: 255.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.017 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.976 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.637 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_30_1' in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_35_2' (fir.cpp:35) in function 'fir' partially with a factor of 8.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'c'  in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'shift_reg'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 301.541 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 318.720 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_1', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_3', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_5', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_7', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_3_write_ln33', fir.cpp:33) of variable 'shift_reg_load_4', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_6_write_ln33', fir.cpp:33) of variable 'shift_reg_load_7', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_6_write_ln33', fir.cpp:33) of variable 'shift_reg_load_7', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 10, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 319.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 319.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('shift_reg_load_1', fir.cpp:38) on array 'shift_reg' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('shift_reg_load_3', fir.cpp:38) on array 'shift_reg' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('shift_reg_load_5', fir.cpp:38) on array 'shift_reg' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_35_2'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.33 seconds; current allocated memory: 252.967 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.26 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.54 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.002 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.944 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.622 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_30_1' in function 'fir' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_35_2' (fir.cpp:35) in function 'fir' partially with a factor of 32.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'c'  in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'shift_reg'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 303.469 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 327.811 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_1', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_3', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_5', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_7', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_20_write_ln33', fir.cpp:33) of variable 'shift_reg_load_21', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_28_write_ln33', fir.cpp:33) of variable 'shift_reg_load_29', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_30_write_ln33', fir.cpp:33) of variable 'shift_reg_load_31', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 45). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_30_write_ln33', fir.cpp:33) of variable 'shift_reg_load_31', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 46). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 46, Depth = 46, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 329.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 331.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('shift_reg_load_1', fir.cpp:38) on array 'shift_reg' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('shift_reg_load_3', fir.cpp:38) on array 'shift_reg' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.76 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.34 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.39 seconds; current allocated memory: 255.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.017 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.976 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.640 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_30_1' in function 'fir' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_35_2' (fir.cpp:35) in function 'fir' partially with a factor of 2.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'c'  in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'shift_reg'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 301.279 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 317.554 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_load_1', fir.cpp:33) on array 'shift_reg' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_addr_1_write_ln33', fir.cpp:33) of variable 'shift_reg_load', fir.cpp:33 on array 'shift_reg' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 318.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 318.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 318.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 319.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 320.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.35 seconds; current allocated memory: 252.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.19 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.5 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.944 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.622 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_30_1' in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_35_2' (fir.cpp:35) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 303.998 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 332.929 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_9_write_ln33', fir.cpp:33) of variable 'tmp_s', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_8', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_9_write_ln33', fir.cpp:33) of variable 'tmp_s', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_8', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_0_load_2', fir.cpp:33) on array 'shift_reg_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_0_load_6', fir.cpp:33) on array 'shift_reg_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_6_addr_14_write_ln33', fir.cpp:33) of variable 'tmp_13', fir.cpp:33 on array 'shift_reg_6' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'shift_reg_6'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_6_addr_16_write_ln33', fir.cpp:33) of variable 'tmp_15', fir.cpp:33 on array 'shift_reg_6' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'shift_reg_6'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_5_addr_16_write_ln33', fir.cpp:33) of variable 'tmp_15', fir.cpp:33 on array 'shift_reg_5' due to limited memory ports (II = 22). Please consider using a memory core with more ports or partitioning the array 'shift_reg_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 23, loop 'VITIS_LOOP_30_1'
WARNING: [HLS 200-871] Estimated clock period (8.8118ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_30_1' consists of the following:	'load' operation ('shift_reg_0_load', fir.cpp:33) on array 'shift_reg_0' [37]  (3.25 ns)
	'mux' operation ('tmp_1', fir.cpp:33) [52]  (2.3 ns)
	'store' operation ('shift_reg_6_addr_write_ln33', fir.cpp:33) of variable 'tmp_1', fir.cpp:33 on array 'shift_reg_6' [65]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.34 seconds; current allocated memory: 252.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.02 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.35 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.614 MB.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 301.426 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 318.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 318.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 319.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 319.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 319.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 319.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 320.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_833_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 320.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_87_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 322.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 324.843 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.672 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.29 seconds; current allocated memory: 252.967 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.56 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.9 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.003 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.623 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_30_1' in function 'fir' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_35_2' (fir.cpp:35) in function 'fir' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 16.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[8 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[8 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 301.966 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 321.259 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_14_load_1', fir.cpp:33) on array 'shift_reg_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 322.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 323.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 324.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 326.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 326.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 326.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1633_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 328.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_167_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 333.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.672 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.32 seconds; current allocated memory: 252.967 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.07 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.37 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.003 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.623 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_30_1' in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_35_2' (fir.cpp:35) in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 16.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[8 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[8 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[8 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[8 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 302.655 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 325.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:33) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_14_load_3', fir.cpp:33) on array 'shift_reg_14' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_14_addr_write_ln33', fir.cpp:33) of variable 'tmp_1', fir.cpp:33 on array 'shift_reg_14' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_14_addr_1_write_ln33', fir.cpp:33) of variable 'tmp_2', fir.cpp:33 on array 'shift_reg_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_14_addr_2_write_ln33', fir.cpp:33) of variable 'tmp_3', fir.cpp:33 on array 'shift_reg_14' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 328.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 330.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'c_14' (II = 1)..
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 332.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 338.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 338.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.98 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.56 seconds; current allocated memory: 252.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.17 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.48 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.944 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.622 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_30_1' in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_35_2' (fir.cpp:35) in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 301.626 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.411 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:33) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'load' operation ('shift_reg_2_load_3', fir.cpp:33) on array 'shift_reg_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_2_addr_write_ln33', fir.cpp:33) of variable 'tmp_1', fir.cpp:33 on array 'shift_reg_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_2_addr_1_write_ln33', fir.cpp:33) of variable 'tmp_2', fir.cpp:33 on array 'shift_reg_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_2_addr_2_write_ln33', fir.cpp:33) of variable 'tmp_3', fir.cpp:33 on array 'shift_reg_2' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 320.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 320.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'c_3' (II = 1)..
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 321.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 322.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 322.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.51 seconds; current allocated memory: 252.997 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.36 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.65 seconds; current allocated memory: 255.032 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.033 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.951 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 270.642 MB.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 301.548 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 318.682 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 319.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 320.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 320.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 320.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 321.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 321.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1633_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 322.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_167_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 324.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 327.347 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_35_2_c' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.47 seconds; current allocated memory: 252.967 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.98 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.3 seconds; current allocated memory: 254.964 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.892 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.564 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' in function 'fir' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_30_1' in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 303.193 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 316.066 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_5_write_ln33', fir.cpp:33) of variable 'tmp_6', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_4', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_5_write_ln33', fir.cpp:33) of variable 'tmp_6', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_4', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_5_write_ln33', fir.cpp:33) of variable 'tmp_6', fir.cpp:33 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_4', fir.cpp:33) on array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_14_addr_2_write_ln33', fir.cpp:33) of variable 'tmp_3', fir.cpp:33 on array 'shift_reg_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_14_addr_3_write_ln33', fir.cpp:33) of variable 'tmp_4', fir.cpp:33 on array 'shift_reg_14' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_13_addr_7_write_ln33', fir.cpp:33) of variable 'tmp_7', fir.cpp:33 on array 'shift_reg_13' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'shift_reg_13'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to schedule 'store' operation ('shift_reg_14_addr_7_write_ln33', fir.cpp:33) of variable 'tmp_7', fir.cpp:33 on array 'shift_reg_14' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 12, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.15 seconds; current allocated memory: 326.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 340.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 340.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 340.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1633_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.27 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir.cpp:38:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.01 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.36 seconds; current allocated memory: 256.411 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.415 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.676 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:31) in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 16.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 300.165 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:43:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:34:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 316.717 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_7_write_ln34', fir.cpp:34) of variable 'phi_ln34', fir.cpp:34 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_7', fir.cpp:34) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_7_write_ln34', fir.cpp:34) of variable 'phi_ln34', fir.cpp:34 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_7', fir.cpp:34) on array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_15_addr_write_ln34', fir.cpp:34) of variable 'tmp_1', fir.cpp:34 on array 'shift_reg_15' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_15'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_0_addr_write_ln34', fir.cpp:34) of variable 'tmp_1', fir.cpp:34 on array 'shift_reg_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_14_load_6', fir.cpp:34) on array 'shift_reg_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_13_addr_4_write_ln34', fir.cpp:34) of variable 'tmp_4', fir.cpp:34 on array 'shift_reg_13' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'shift_reg_13'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_13_addr_6_write_ln34', fir.cpp:34) of variable 'tmp_6', fir.cpp:34 on array 'shift_reg_13' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'shift_reg_13'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_14_addr_6_write_ln34', fir.cpp:34) of variable 'tmp_6', fir.cpp:34 on array 'shift_reg_14' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 11, Depth = 11, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (8.572ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_0_load_1', fir.cpp:34) on array 'shift_reg_0' [68]  (3.25 ns)
	'mux' operation ('tmp', fir.cpp:34) [84]  (2.06 ns)
	'store' operation ('shift_reg_5_addr_1_write_ln34', fir.cpp:34) of variable 'tmp', fir.cpp:34 on array 'shift_reg_5' [132]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.37 seconds; current allocated memory: 339.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 343.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 344.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.26 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.88 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir.cpp:31:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 8
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.06 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.41 seconds; current allocated memory: 258.115 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.116 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 264.204 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 271.193 MB.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:28) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 302.159 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.15' (fir.cpp:34:15)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:43:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 316.343 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:41) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_3', fir.cpp:41) on array 'shift_reg_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_5', fir.cpp:41) on array 'shift_reg_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 8, loop 'MAC'
WARNING: [HLS 200-871] Estimated clock period (27.108ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_MAC' consists of the following:	'add' operation ('add_ln41_6', fir.cpp:41) [495]  (2.55 ns)
	'add' operation ('add_ln41_7', fir.cpp:41) [556]  (2.55 ns)
	'add' operation ('add_ln41_8', fir.cpp:41) [584]  (2.55 ns)
	'add' operation ('add_ln41_9', fir.cpp:41) [612]  (2.55 ns)
	'add' operation ('add_ln41_10', fir.cpp:41) [640]  (2.55 ns)
	'add' operation ('add_ln41_11', fir.cpp:41) [668]  (2.55 ns)
	'add' operation ('add_ln41_12', fir.cpp:41) [696]  (2.55 ns)
	'add' operation ('add_ln41_13', fir.cpp:41) [724]  (2.55 ns)
	'add' operation ('add_ln41_14', fir.cpp:41) [752]  (2.55 ns)
	'add' operation ('add_ln41_15', fir.cpp:41) [780]  (2.55 ns)
	'store' operation ('acc_0_write_ln41', fir.cpp:41) of variable 'add_ln41_15', fir.cpp:41 on local variable 'acc_0' [783]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 319.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 323.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 324.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 325.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1664_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_5_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 331.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.29 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.17 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.47 seconds; current allocated memory: 255.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.002 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.677 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 267.766 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:31) in function 'fir' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:28) in function 'fir' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 296.135 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:43:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:34:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 314.221 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_14_load_1', fir.cpp:34) on array 'shift_reg_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'TDL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 315.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 316.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 317.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 317.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 318.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 318.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_TDL' pipeline 'TDL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1664_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 319.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1664_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 323.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.33 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.32 seconds; current allocated memory: 254.999 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 260.677 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 267.765 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:31) in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:28) in function 'fir' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 297.761 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:43:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:34:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 322.396 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_7_write_ln34', fir.cpp:34) of variable 'phi_ln34', fir.cpp:34 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_7', fir.cpp:34) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_7_write_ln34', fir.cpp:34) of variable 'phi_ln34', fir.cpp:34 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_7', fir.cpp:34) on array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_15_addr_write_ln34', fir.cpp:34) of variable 'tmp_2', fir.cpp:34 on array 'shift_reg_15' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_15'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_0_addr_write_ln34', fir.cpp:34) of variable 'tmp_2', fir.cpp:34 on array 'shift_reg_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_14_load_6', fir.cpp:34) on array 'shift_reg_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_13_addr_4_write_ln34', fir.cpp:34) of variable 'tmp_5', fir.cpp:34 on array 'shift_reg_13' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'shift_reg_13'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_13_addr_6_write_ln34', fir.cpp:34) of variable 'tmp_7', fir.cpp:34 on array 'shift_reg_13' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'shift_reg_13'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_14_addr_6_write_ln34', fir.cpp:34) of variable 'tmp_7', fir.cpp:34 on array 'shift_reg_14' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 11, Depth = 11, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (8.572ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_0_load_1', fir.cpp:34) on array 'shift_reg_0' [68]  (3.25 ns)
	'mux' operation ('tmp_1', fir.cpp:34) [84]  (2.06 ns)
	'store' operation ('shift_reg_3_addr_1_write_ln34', fir.cpp:34) of variable 'tmp_1', fir.cpp:34 on array 'shift_reg_3' [138]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.34 seconds; current allocated memory: 345.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 349.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 349.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.91 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.57 seconds; current allocated memory: 252.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 8
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.59 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.93 seconds; current allocated memory: 254.963 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.968 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.896 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.569 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_27_1' in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i7.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 303.434 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:30:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 321.103 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_9_write_ln30', fir.cpp:30) of variable 'tmp_s', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_8', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_9_write_ln30', fir.cpp:30) of variable 'tmp_s', fir.cpp:30 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load_8', fir.cpp:30) on array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to schedule 'load' operation ('shift_reg_6_load_2', fir.cpp:30) on array 'shift_reg_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_6'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to schedule 'load' operation ('shift_reg_0_load_5', fir.cpp:30) on array 'shift_reg_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to schedule 'load' operation ('shift_reg_0_load_7', fir.cpp:30) on array 'shift_reg_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to schedule 'store' operation ('shift_reg_5_addr_13_write_ln30', fir.cpp:30) of variable 'tmp_12', fir.cpp:30 on array 'shift_reg_5' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'shift_reg_5'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to schedule 'store' operation ('shift_reg_6_addr_16_write_ln30', fir.cpp:30) of variable 'tmp', fir.cpp:30 on array 'shift_reg_6' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'shift_reg_6'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to schedule 'store' operation ('shift_reg_5_addr_16_write_ln30', fir.cpp:30) of variable 'tmp', fir.cpp:30 on array 'shift_reg_5' due to limited memory ports (II = 22). Please consider using a memory core with more ports or partitioning the array 'shift_reg_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 23, loop 'VITIS_LOOP_27_1'
WARNING: [HLS 200-871] Estimated clock period (12.879ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_27_1' consists of the following:	'load' operation ('c_7_load', aesl_mux_load.8[16 x i5]P0A.i7.i64:23) on array 'c_7' [120]  (2.32 ns)
	'select' operation ('select_ln25_3', aesl_mux_load.8[16 x i5]P0A.i7.i64:25) [148]  (1.22 ns)
	'select' operation ('select_ln25_5', aesl_mux_load.8[16 x i5]P0A.i7.i64:25) [151]  (1.22 ns)
	'select' operation ('select_ln25_6', aesl_mux_load.8[16 x i5]P0A.i7.i64:25) [152]  (1.22 ns)
	'mul' operation ('mul_ln31', fir.cpp:31) [154]  (6.91 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.81 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.42 seconds; current allocated memory: 252.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 2
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.38 seconds; current allocated memory: 254.964 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.968 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 270.567 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_27_1' in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:27:22) in function 'fir'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:27:22) in function 'fir'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (fir.cpp:27:22) in function 'fir'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'fir'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 301.774 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:30:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 309.720 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:30) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to schedule 'load' operation ('shift_reg_6_load_3', fir.cpp:30) on array 'shift_reg_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg_6'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to schedule 'store' operation ('shift_reg_6_addr_2_write_ln30', fir.cpp:30) of variable 'tmp_3', fir.cpp:30 on array 'shift_reg_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_6'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to schedule 'store' operation ('shift_reg_5_addr_2_write_ln30', fir.cpp:30) of variable 'tmp_3', fir.cpp:30 on array 'shift_reg_5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, loop 'VITIS_LOOP_27_1'
WARNING: [HLS 200-871] Estimated clock period (11.052ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_27_1' consists of the following:	'mul' operation ('mul_ln31_3', fir.cpp:31) [302]  (6.91 ns)
	'add' operation ('add_ln31_3', fir.cpp:31) [303]  (2.55 ns)
	'store' operation ('acc_1_0_write_ln31', fir.cpp:31) of variable 'add_ln31_3', fir.cpp:31 on local variable 'acc_1_0' [305]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 311.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 312.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 312.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 313.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_833_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 315.144 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:23:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:24:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:29:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:23:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:24:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: fir.cpp:29:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.2 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.85 seconds; current allocated memory: 253.067 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'acc'. (fir.cpp:46:28)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.62 seconds; current allocated memory: 255.076 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.077 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.751 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 267.842 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:33) in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:31) in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 297.170 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:43:15)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.1' (fir.cpp:41:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 317.639 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln41', fir.cpp:41) of variable 'tmp_2', fir.cpp:41 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:41) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln41', fir.cpp:41) of variable 'tmp_2', fir.cpp:41 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:41) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln41', fir.cpp:41) of variable 'tmp_2', fir.cpp:41 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:41) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_2_write_ln41', fir.cpp:41) of variable 'tmp_3', fir.cpp:41 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:41) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_5_write_ln41', fir.cpp:41) of variable 'tmp_6', fir.cpp:41 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:41) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_7_write_ln41', fir.cpp:41) of variable 'tmp_8', fir.cpp:41 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:41) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 16, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (8.8118ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_7_load', fir.cpp:41) on array 'shift_reg_7' [43]  (3.25 ns)
	'mux' operation ('tmp_1', fir.cpp:41) [51]  (2.3 ns)
	'store' operation ('shift_reg_1_addr_1_write_ln41', fir.cpp:41) of variable 'tmp_1', fir.cpp:41 on array 'shift_reg_1' [79]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 319.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 321.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.33 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir.cpp:35:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.15 seconds. CPU system time: 0.29 seconds. Elapsed time: 5.46 seconds; current allocated memory: 256.411 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.415 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.672 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:28) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 300.083 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:39:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:31:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 312.657 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:31) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_0_load_3', fir.cpp:31) on array 'shift_reg_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_0_load_5', fir.cpp:31) on array 'shift_reg_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_0_load_7', fir.cpp:31) on array 'shift_reg_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_2_addr_12_write_ln31', fir.cpp:31) of variable 'tmp_11', fir.cpp:31 on array 'shift_reg_2' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_2_addr_14_write_ln31', fir.cpp:31) of variable 'tmp_13', fir.cpp:31 on array 'shift_reg_2' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_1_addr_14_write_ln31', fir.cpp:31) of variable 'tmp_13', fir.cpp:31 on array 'shift_reg_1' due to limited memory ports (II = 22). Please consider using a memory core with more ports or partitioning the array 'shift_reg_1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 23, loop 'TDL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.85 seconds; current allocated memory: 318.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 329.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 330.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 332.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 335.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.35 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir.cpp:35:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.02 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.38 seconds; current allocated memory: 256.411 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.416 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.044 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.673 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:28) in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 298.536 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:39:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:31:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 307.968 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:31) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_2_load_3', fir.cpp:31) on array 'shift_reg_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_2_addr_1_write_ln31', fir.cpp:31) of variable 'tmp', fir.cpp:31 on array 'shift_reg_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_2_addr_write_ln31', fir.cpp:31) of variable 'tmp_1', fir.cpp:31 on array 'shift_reg_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_2_addr_2_write_ln31', fir.cpp:31) of variable 'tmp_2', fir.cpp:31 on array 'shift_reg_2' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'TDL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 308.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 309.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 310.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 311.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 312.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 317.622 MB.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.25 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir.cpp:28:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 2
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.94 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.29 seconds; current allocated memory: 258.115 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.116 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 264.204 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 271.193 MB.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:25) in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:25:8) to (fir.cpp:35:5) in function 'fir'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:38:9) to (fir.cpp:35:5) in function 'fir'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:38:9) to (fir.cpp:35:5) in function 'fir'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:38:9) in function 'fir'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 299.733 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.3' (fir.cpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 308.561 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:38) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 309.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 310.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 311.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 312.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 313.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 317.426 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_1' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 323.752 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 330.231 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.86 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.49 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir.cpp:28:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 4
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.91 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.27 seconds; current allocated memory: 258.114 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.115 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 264.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 271.195 MB.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:25) in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 299.982 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.3' (fir.cpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:40:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 309.989 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:38) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_3', fir.cpp:38) on array 'shift_reg_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_5', fir.cpp:38) on array 'shift_reg_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'MAC'
WARNING: [HLS 200-871] Estimated clock period (13.604ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_MAC' consists of the following:	'mul' operation ('mul_ln38_6', fir.cpp:38) [255]  (6.91 ns)
	'add' operation ('add_ln38_6', fir.cpp:38) [256]  (2.55 ns)
	'add' operation ('add_ln38_7', fir.cpp:38) [288]  (2.55 ns)
	'store' operation ('acc_0_write_ln38', fir.cpp:38) of variable 'add_ln38_7', fir.cpp:38 on local variable 'acc_0' [291]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 311.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 312.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 313.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 314.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_5_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 317.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 323.909 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_1' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.94 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.51 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir.cpp:36:5) in function 'fir' completely with a factor of 128 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.17 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.49 seconds; current allocated memory: 256.411 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.415 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.050 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.668 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:28) in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 298.524 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:31:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 307.945 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:31) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'load' operation ('shift_reg_2_load_3', fir.cpp:31) on array 'shift_reg_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_2_addr_1_write_ln31', fir.cpp:31) of variable 'tmp', fir.cpp:31 on array 'shift_reg_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_2_addr_write_ln31', fir.cpp:31) of variable 'tmp_1', fir.cpp:31 on array 'shift_reg_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to schedule 'store' operation ('shift_reg_2_addr_2_write_ln31', fir.cpp:31) of variable 'tmp_2', fir.cpp:31 on array 'shift_reg_2' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'TDL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 308.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 309.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 310.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 311.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 312.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 317.602 MB.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.672 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.28 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir.cpp:36:5) in function 'fir' partially with a factor of 4 (fir.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir.cpp:28:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 2
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.3 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.65 seconds; current allocated memory: 258.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.251 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 264.360 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 271.345 MB.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:25:8) in function 'fir'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 299.861 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.3' (fir.cpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 308.478 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:39) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 7, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 309.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 309.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 310.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 311.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_MAC' pipeline 'MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 312.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 316.339 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_0' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 322.448 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 328.965 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.12 seconds. CPU system time: 0.82 seconds. Elapsed time: 15.18 seconds; current allocated memory: 328.951 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.33 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir.cpp:36:5) in function 'fir' partially with a factor of 4 (fir.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir.cpp:28:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 2
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.27 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.64 seconds; current allocated memory: 258.249 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 264.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 271.345 MB.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:25:8) in function 'fir'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 299.927 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.7' (fir.cpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 308.798 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:39) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 7, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 309.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 310.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 311.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 312.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_MAC' pipeline 'MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 313.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 317.533 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_0' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 323.786 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 330.349 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.21 seconds. CPU system time: 0.84 seconds. Elapsed time: 14.36 seconds; current allocated memory: 330.337 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.07 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.75 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir.cpp:28:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 3
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.21 seconds. CPU system time: 0.3 seconds. Elapsed time: 6.51 seconds; current allocated memory: 258.130 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.131 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 264.185 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 271.203 MB.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir.cpp:25) in function 'fir' partially with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:39:9) to (fir.cpp:36:5) in function 'fir'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:39:9) in function 'fir'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 299.678 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.7' (fir.cpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 308.603 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:39) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 18, loop 'MAC'
WARNING: [HLS 200-871] Estimated clock period (9.244ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_MAC' consists of the following:	'load' operation ('acc_0_load', fir.cpp:39) on local variable 'acc_0' [79]  (0 ns)
	'add' operation ('add_ln39', fir.cpp:39) [82]  (2.55 ns)
	'add' operation ('add_ln39_1', fir.cpp:39) [124]  (2.55 ns)
	'add' operation ('add_ln39_2', fir.cpp:39) [164]  (2.55 ns)
	'store' operation ('acc_0_write_ln39', fir.cpp:39) of variable 'add_ln39_2', fir.cpp:39 on local variable 'acc_0' [167]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 309.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 310.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 311.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 312.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_66ns_72_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 313.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 317.873 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_1' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.36 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir.cpp:36:5) in function 'fir' partially with a factor of 4 (fir.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir.cpp:28:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'c' on dimension 1 with factor 2
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.97 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.32 seconds; current allocated memory: 258.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.251 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 264.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 271.346 MB.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:25:8) in function 'fir'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 300.071 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.15' (fir.cpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 309.272 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_MAC' (loop 'MAC'): Unable to schedule 'load' operation ('shift_reg_0_load_1', fir.cpp:39) on array 'shift_reg_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 7, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 310.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 311.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 312.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 313.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_MAC' pipeline 'MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1664_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 315.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 320.591 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c_0' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 327.038 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 333.689 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.16 seconds. CPU system time: 0.91 seconds. Elapsed time: 14.29 seconds; current allocated memory: 333.674 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.31 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir.cpp:36:5) in function 'fir' partially with a factor of 4 (fir.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir.cpp:28:5) in function 'fir' completely with a factor of 127 (fir.cpp:17:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.04 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.38 seconds; current allocated memory: 258.218 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 264.325 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 271.315 MB.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 12.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 300.220 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.11' (fir.cpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:33:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 310.034 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 76, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 311.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 313.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 314.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 315.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_MAC' pipeline 'MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fir_Pipeline_MAC' is 5237 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_5ns_64_68_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_8_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 318.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 324.497 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_c' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_11_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 330.916 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 337.390 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.92 seconds. CPU system time: 0.88 seconds. Elapsed time: 15.09 seconds; current allocated memory: 337.377 MB.
INFO: [HLS 200-112] Total CPU user time: 18.07 seconds. Total CPU system time: 1.43 seconds. Total elapsed time: 17.35 seconds; peak allocated memory: 337.390 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.42 seconds; current allocated memory: 252.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.1 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.43 seconds; current allocated memory: 254.963 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 267.701 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_29_1' (fir.cpp:27) in function 'fir' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 16.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i64.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[16 x i5]P0A.i64.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 296.003 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:35:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:32:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 304.611 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'load' operation ('shift_reg_14_load_1', fir.cpp:32) on array 'shift_reg_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 7, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 306.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 307.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 308.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1664_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 310.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 316.230 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_29_1_c_7' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_29_1_c_0' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_29_1_c_1' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_29_1_c_2' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_29_1_shift_reg_1_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 318.841 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 325.869 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.31 seconds. CPU system time: 0.85 seconds. Elapsed time: 12.46 seconds; current allocated memory: 325.855 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.43 seconds; current allocated memory: 252.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.12 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.46 seconds; current allocated memory: 254.963 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 260.601 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 267.702 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_29_1' (fir.cpp:27) in function 'fir' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i64.i64' into 'fir' ().
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[32 x i5]P0A.i64.i64' into 'fir' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 295.692 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:35:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:32:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.939 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
WARNING: [HLS 200-885] The II Violation in module 'fir_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'load' operation ('shift_reg_2_load_1', fir.cpp:32) on array 'shift_reg_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'shift_reg_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 7, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 303.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 304.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 304.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 304.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 305.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 308.533 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_29_1_c_3' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_29_1_c_0' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_29_1_c_1' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_29_1_shift_reg_1_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 311.110 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 317.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.34 seconds. CPU system time: 0.92 seconds. Elapsed time: 11.49 seconds; current allocated memory: 317.911 MB.
INFO: [HLS 200-112] Total CPU user time: 14.6 seconds. Total CPU system time: 1.52 seconds. Total elapsed time: 13.91 seconds; peak allocated memory: 317.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
