<html>
<style>a{color: #3366BB;}</style>
<body>
	<p>This is a Python port of the Frequency Planning Tool created by Xilinx for their Zynq Ultrscale+ RFSoC line of devices.</p>
	<p>The original tool, and more information about the RFSoC can be found <a href=https://www.xilinx.com/products/silicon-devices/soc/rfsoc.html>here</a>.</p>
	<p>Currently, this version of the tool only supports Gen1 devices</p>
	<p>You can report any bugs or issues to <a href="mailto:joshua.goldsmith@strath.ac.uk">joshua.goldsmith@strath.ac.uk</a>.</p>
</body>
</html>
