{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603208558012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603208558012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 09:42:37 2020 " "Processing started: Tue Oct 20 09:42:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603208558012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208558012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_demo -c lab2_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_demo -c lab2_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208558012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603208559349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603208559349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "../mux_2_to_1.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux_2_to_1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208569547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208569547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab1/hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../../lab1/hex2seg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/hex2seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208569589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208569589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/alu.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208569620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208569620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_2D_memory " "Found entity 1: regfile_2D_memory" {  } { { "../regfile_2D_memory.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208569635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208569635 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../mux.v " "Entity \"mux\" obtained from \"../mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../mux.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1603208569651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../mux.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208569651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208569651 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(54) " "Verilog HDL warning at fsm.v(54): extended using \"x\" or \"z\"" {  } { { "../fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/fsm.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603208569667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/fsm.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208569667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208569667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_demo " "Found entity 1: lab2_demo" {  } { { "lab2_demo.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208569682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208569682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab1/alu_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/alu_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_demo " "Found entity 1: alu_demo" {  } { { "../../lab1/alu_demo.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu_demo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208569698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208569698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2_demo " "Elaborating entity \"lab2_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603208569776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fib " "Elaborating entity \"FSM\" for hierarchy \"FSM:fib\"" {  } { { "lab2_demo.v" "fib" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208569792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_2D_memory regfile_2D_memory:registers " "Elaborating entity \"regfile_2D_memory\" for hierarchy \"regfile_2D_memory:registers\"" {  } { { "lab2_demo.v" "registers" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208569807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxSrc " "Elaborating entity \"mux\" for hierarchy \"mux:muxSrc\"" {  } { { "lab2_demo.v" "muxSrc" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208569884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:immBoiii " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:immBoiii\"" {  } { { "lab2_demo.v" "immBoiii" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208569900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:awhooo " "Elaborating entity \"alu\" for hierarchy \"alu:awhooo\"" {  } { { "lab2_demo.v" "awhooo" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208569916 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "srcMux\[4\] " "Net \"srcMux\[4\]\" is missing source, defaulting to GND" {  } { { "lab2_demo.v" "srcMux\[4\]" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603208570009 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dstMux\[4\] " "Net \"dstMux\[4\]\" is missing source, defaulting to GND" {  } { { "lab2_demo.v" "dstMux\[4\]" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603208570009 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603208570009 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603208570705 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Flags\[0\] GND " "Pin \"Flags\[0\]\" is stuck at GND" {  } { { "lab2_demo.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208570783 "|lab2_demo|Flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flags\[1\] GND " "Pin \"Flags\[1\]\" is stuck at GND" {  } { { "lab2_demo.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208570783 "|lab2_demo|Flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flags\[3\] GND " "Pin \"Flags\[3\]\" is stuck at GND" {  } { { "lab2_demo.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603208570783 "|lab2_demo|Flags[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603208570783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603208570861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/output_files/lab2_demo.map.smsg " "Generated suppressed messages file C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/output_files/lab2_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208571185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603208571372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208571372 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cont " "No output dependent on input pin \"cont\"" {  } { { "lab2_demo.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603208571481 "|lab2_demo|cont"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603208571481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603208571497 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603208571497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "428 " "Implemented 428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603208571497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603208571497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603208571544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 09:42:51 2020 " "Processing ended: Tue Oct 20 09:42:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603208571544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603208571544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603208571544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208571544 ""}
