# ğŸ§  30 Days of Verilog

Welcome to **30 Days of Verilog**, a hands-on journey to learn Verilog HDL step by step â€” from basics to project-level design!

## ğŸ¯ Goals
- Learn Verilog syntax and structure
- Understand simulation and testbenches
- Build simple to complex digital designs
- Practice with daily examples and challenges

## ğŸ—“ï¸ Daily Progress
| Day | Topic | Description |
|-----|--------|-------------|
| 1 | Verilog Basics | Hello World & module structure |
| 2 | Data Types | Wires, regs, and vectors |
| 3 | Operators | Arithmetic, logical, relational |
| 4 | Conditional Statements | if, case |
| 5 | Loops | for, repeat, while |
| ... | ... | ... |
| 30 | Final Project | Mini CPU / Traffic Light Controller |

## ğŸ§ª Tools Used
- Simulator:  Vivado
- Waveform Viewer: GTKWave
- Editor:  Vivado IDE

## ğŸ¤ Contributing
Feel free to fork and enhance this repository!

## ğŸ“„ License
MIT License
