Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 17 17:44:40 2024
| Host         : P2-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WrapperUser_timing_summary_routed.rpt -pb WrapperUser_timing_summary_routed.pb -rpx WrapperUser_timing_summary_routed.rpx -warn_on_violation
| Design       : WrapperUser
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 72          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  13          
SYNTH-13   Warning           combinational multiplier                    4           
TIMING-16  Warning           Large setup violation                       142         
TIMING-18  Warning           Missing input or output delay               31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (189)
5. checking no_input_delay (3)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/p1/read_data_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (189)
--------------------------------------------------
 There are 189 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.294    -1524.800                    142                  457        0.117        0.000                      0                  457        3.750        0.000                       0                   203  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.294    -1524.800                    142                  457        0.117        0.000                      0                  457        3.750        0.000                       0                   203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          142  Failing Endpoints,  Worst Slack      -11.294ns,  Total Violation    -1524.800ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.294ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.609ns  (logic 14.110ns (68.464%)  route 6.499ns (31.536%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.848     5.450    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.322 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.387    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.812 f  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=3, routed)           1.463    10.275    vga/ImageData/colorAddr[7]
    SLICE_X61Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.399 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=14, routed)          0.669    11.068    vga/ASCII/address1
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.192 r  vga/ASCII/address1_i_22/O
                         net (fo=1, routed)           0.566    11.758    vga/Display/address1_12
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    11.882 r  vga/Display/address1_i_4/O
                         net (fo=1, routed)           0.552    12.435    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[0])
                                                      5.070    17.505 r  vga/address1/P[0]
                         net (fo=1, routed)           1.195    18.700    vga/address1_n_105
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[0]_PCOUT[47])
                                                      2.016    20.716 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.718    vga/address_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.431 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.433    vga/address__0_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    23.951 f  vga/address__1/P[15]
                         net (fo=12, routed)          1.177    25.128    vga/Sprites/P[15]
    SLICE_X64Y94         LUT4 (Prop_lut4_I2_O)        0.124    25.252 r  vga/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.808    26.059    vga/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y17         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.635    15.057    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y17         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism              0.187    15.244    
                         clock uncertainty           -0.035    15.209    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.766    vga/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -26.059    
  -------------------------------------------------------------------
                         slack                                -11.294    

Slack (VIOLATED) :        -11.194ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.469ns  (logic 13.986ns (68.326%)  route 6.483ns (31.674%))
  Logic Levels:           8  (DSP48E1=4 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.744     5.346    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.218 r  vga/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.283    vga/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.708 f  vga/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=3, routed)           1.645    10.353    vga/ImageData/colorAddr[5]
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=14, routed)          0.669    11.146    vga/ASCII/address1
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.270 r  vga/ASCII/address1_i_22/O
                         net (fo=1, routed)           0.566    11.836    vga/Display/address1_12
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    11.960 r  vga/Display/address1_i_4/O
                         net (fo=1, routed)           0.552    12.513    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[0])
                                                      5.070    17.583 r  vga/address1/P[0]
                         net (fo=1, routed)           1.195    18.778    vga/address1_n_105
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[0]_PCOUT[47])
                                                      2.016    20.794 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.796    vga/address_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.509 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.511    vga/address__0_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    24.029 r  vga/address__1/P[3]
                         net (fo=8, routed)           1.787    25.816    vga/Sprites/P[3]
    RAMB36_X2Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.621    15.043    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.180    15.223    
                         clock uncertainty           -0.035    15.188    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.622    vga/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -25.816    
  -------------------------------------------------------------------
                         slack                                -11.194    

Slack (VIOLATED) :        -11.182ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 14.110ns (68.841%)  route 6.386ns (31.159%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.744     5.346    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.218 r  vga/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.283    vga/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.708 f  vga/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=3, routed)           1.645    10.353    vga/ImageData/colorAddr[5]
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=14, routed)          0.669    11.146    vga/ASCII/address1
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.270 r  vga/ASCII/address1_i_22/O
                         net (fo=1, routed)           0.566    11.836    vga/Display/address1_12
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    11.960 r  vga/Display/address1_i_4/O
                         net (fo=1, routed)           0.552    12.513    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[0])
                                                      5.070    17.583 r  vga/address1/P[0]
                         net (fo=1, routed)           1.195    18.778    vga/address1_n_105
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[0]_PCOUT[47])
                                                      2.016    20.794 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.796    vga/address_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.509 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.511    vga/address__0_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    24.029 f  vga/address__1/P[15]
                         net (fo=12, routed)          1.046    25.075    vga/Sprites/P[15]
    SLICE_X61Y95         LUT4 (Prop_lut4_I2_O)        0.124    25.199 r  vga/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.644    25.843    vga/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X1Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.537    14.959    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism              0.180    15.139    
                         clock uncertainty           -0.035    15.104    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.661    vga/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -25.843    
  -------------------------------------------------------------------
                         slack                                -11.182    

Slack (VIOLATED) :        -11.177ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.576ns  (logic 14.110ns (68.576%)  route 6.466ns (31.424%))
  Logic Levels:           9  (DSP48E1=4 LUT2=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.744     5.346    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.218 r  vga/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.283    vga/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.708 f  vga/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=3, routed)           1.645    10.353    vga/ImageData/colorAddr[5]
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=14, routed)          0.669    11.146    vga/ASCII/address1
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.270 r  vga/ASCII/address1_i_22/O
                         net (fo=1, routed)           0.566    11.836    vga/Display/address1_12
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    11.960 r  vga/Display/address1_i_4/O
                         net (fo=1, routed)           0.552    12.513    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[0])
                                                      5.070    17.583 r  vga/address1/P[0]
                         net (fo=1, routed)           1.195    18.778    vga/address1_n_105
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[0]_PCOUT[47])
                                                      2.016    20.794 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.796    vga/address_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.509 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.511    vga/address__0_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    24.029 f  vga/address__1/P[16]
                         net (fo=9, routed)           0.711    24.740    vga/Sprites/P[16]
    SLICE_X59Y95         LUT2 (Prop_lut2_I1_O)        0.124    24.864 r  vga/Sprites/MemoryArray_reg_4_i_1/O
                         net (fo=2, routed)           1.058    25.922    vga/Sprites/MemoryArray_reg_4_i_1_n_0
    RAMB36_X2Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.621    15.043    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.180    15.223    
                         clock uncertainty           -0.035    15.188    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.745    vga/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -25.922    
  -------------------------------------------------------------------
                         slack                                -11.177    

Slack (VIOLATED) :        -11.164ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.440ns  (logic 13.986ns (68.426%)  route 6.454ns (31.574%))
  Logic Levels:           8  (DSP48E1=4 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.744     5.346    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.218 r  vga/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.283    vga/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.708 f  vga/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=3, routed)           1.645    10.353    vga/ImageData/colorAddr[5]
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=14, routed)          0.669    11.146    vga/ASCII/address1
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.270 r  vga/ASCII/address1_i_22/O
                         net (fo=1, routed)           0.566    11.836    vga/Display/address1_12
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    11.960 r  vga/Display/address1_i_4/O
                         net (fo=1, routed)           0.552    12.513    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[0])
                                                      5.070    17.583 r  vga/address1/P[0]
                         net (fo=1, routed)           1.195    18.778    vga/address1_n_105
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[0]_PCOUT[47])
                                                      2.016    20.794 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.796    vga/address_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.509 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.511    vga/address__0_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    24.029 r  vga/address__1/P[7]
                         net (fo=8, routed)           1.757    25.786    vga/Sprites/P[7]
    RAMB36_X2Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.621    15.043    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.180    15.223    
                         clock uncertainty           -0.035    15.188    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.622    vga/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -25.786    
  -------------------------------------------------------------------
                         slack                                -11.164    

Slack (VIOLATED) :        -11.162ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.476ns  (logic 14.110ns (68.910%)  route 6.366ns (31.090%))
  Logic Levels:           9  (DSP48E1=4 LUT2=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.744     5.346    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.218 r  vga/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.283    vga/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.708 f  vga/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=3, routed)           1.645    10.353    vga/ImageData/colorAddr[5]
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=14, routed)          0.669    11.146    vga/ASCII/address1
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.270 r  vga/ASCII/address1_i_22/O
                         net (fo=1, routed)           0.566    11.836    vga/Display/address1_12
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    11.960 r  vga/Display/address1_i_4/O
                         net (fo=1, routed)           0.552    12.513    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[0])
                                                      5.070    17.583 r  vga/address1/P[0]
                         net (fo=1, routed)           1.195    18.778    vga/address1_n_105
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[0]_PCOUT[47])
                                                      2.016    20.794 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.796    vga/address_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.509 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.511    vga/address__0_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.029 f  vga/address__1/P[17]
                         net (fo=9, routed)           0.818    24.846    vga/Sprites/P[17]
    SLICE_X61Y94         LUT2 (Prop_lut2_I0_O)        0.124    24.970 r  vga/Sprites/MemoryArray_reg_0_i_1/O
                         net (fo=2, routed)           0.852    25.822    vga/Sprites/MemoryArray_reg_0_i_1_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.536    14.958    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.660    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -25.822    
  -------------------------------------------------------------------
                         slack                                -11.162    

Slack (VIOLATED) :        -11.146ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_5/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.422ns  (logic 13.986ns (68.485%)  route 6.436ns (31.515%))
  Logic Levels:           8  (DSP48E1=4 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.744     5.346    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.218 r  vga/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.283    vga/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.708 f  vga/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=3, routed)           1.645    10.353    vga/ImageData/colorAddr[5]
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=14, routed)          0.669    11.146    vga/ASCII/address1
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.270 r  vga/ASCII/address1_i_22/O
                         net (fo=1, routed)           0.566    11.836    vga/Display/address1_12
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    11.960 r  vga/Display/address1_i_4/O
                         net (fo=1, routed)           0.552    12.513    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[0])
                                                      5.070    17.583 r  vga/address1/P[0]
                         net (fo=1, routed)           1.195    18.778    vga/address1_n_105
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[0]_PCOUT[47])
                                                      2.016    20.794 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.796    vga/address_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.509 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.511    vga/address__0_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.029 r  vga/address__1/P[6]
                         net (fo=8, routed)           1.740    25.768    vga/Sprites/P[6]
    RAMB36_X2Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_5/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.621    15.043    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.180    15.223    
                         clock uncertainty           -0.035    15.188    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.622    vga/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -25.768    
  -------------------------------------------------------------------
                         slack                                -11.146    

Slack (VIOLATED) :        -11.082ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.273ns  (logic 13.986ns (68.987%)  route 6.287ns (31.013%))
  Logic Levels:           8  (DSP48E1=4 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.744     5.346    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.218 r  vga/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.283    vga/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.708 f  vga/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=3, routed)           1.645    10.353    vga/ImageData/colorAddr[5]
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=14, routed)          0.669    11.146    vga/ASCII/address1
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.270 r  vga/ASCII/address1_i_22/O
                         net (fo=1, routed)           0.566    11.836    vga/Display/address1_12
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    11.960 r  vga/Display/address1_i_4/O
                         net (fo=1, routed)           0.552    12.513    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[0])
                                                      5.070    17.583 r  vga/address1/P[0]
                         net (fo=1, routed)           1.195    18.778    vga/address1_n_105
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[0]_PCOUT[47])
                                                      2.016    20.794 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.796    vga/address_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.509 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.511    vga/address__0_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    24.029 r  vga/address__1/P[5]
                         net (fo=8, routed)           1.591    25.619    vga/Sprites/P[5]
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.536    14.958    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.537    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -25.619    
  -------------------------------------------------------------------
                         slack                                -11.082    

Slack (VIOLATED) :        -11.058ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_5/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.334ns  (logic 13.986ns (68.780%)  route 6.348ns (31.220%))
  Logic Levels:           8  (DSP48E1=4 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.744     5.346    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.218 r  vga/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.283    vga/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.708 f  vga/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=3, routed)           1.645    10.353    vga/ImageData/colorAddr[5]
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=14, routed)          0.669    11.146    vga/ASCII/address1
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.270 r  vga/ASCII/address1_i_22/O
                         net (fo=1, routed)           0.566    11.836    vga/Display/address1_12
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    11.960 r  vga/Display/address1_i_4/O
                         net (fo=1, routed)           0.552    12.513    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[0])
                                                      5.070    17.583 r  vga/address1/P[0]
                         net (fo=1, routed)           1.195    18.778    vga/address1_n_105
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[0]_PCOUT[47])
                                                      2.016    20.794 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.796    vga/address_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.509 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.511    vga/address__0_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    24.029 r  vga/address__1/P[5]
                         net (fo=8, routed)           1.652    25.680    vga/Sprites/P[5]
    RAMB36_X2Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_5/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.621    15.043    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.180    15.223    
                         clock uncertainty           -0.035    15.188    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.622    vga/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -25.680    
  -------------------------------------------------------------------
                         slack                                -11.058    

Slack (VIOLATED) :        -11.057ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.248ns  (logic 13.986ns (69.074%)  route 6.262ns (30.926%))
  Logic Levels:           8  (DSP48E1=4 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.744     5.346    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.218 r  vga/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.283    vga/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.708 f  vga/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=3, routed)           1.645    10.353    vga/ImageData/colorAddr[5]
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=14, routed)          0.669    11.146    vga/ASCII/address1
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.270 r  vga/ASCII/address1_i_22/O
                         net (fo=1, routed)           0.566    11.836    vga/Display/address1_12
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    11.960 r  vga/Display/address1_i_4/O
                         net (fo=1, routed)           0.552    12.513    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[0])
                                                      5.070    17.583 r  vga/address1/P[0]
                         net (fo=1, routed)           1.195    18.778    vga/address1_n_105
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[0]_PCOUT[47])
                                                      2.016    20.794 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.796    vga/address_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.509 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.511    vga/address__0_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    24.029 r  vga/address__1/P[3]
                         net (fo=8, routed)           1.565    25.594    vga/Sprites/P[3]
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.536    14.958    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.537    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -25.594    
  -------------------------------------------------------------------
                         slack                                -11.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/volume2_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.227%)  route 0.311ns (68.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.552     1.471    vga/clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  vga/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga/ascii_reg[5]/Q
                         net (fo=10, routed)          0.311     1.923    vga/ascii[5]
    SLICE_X57Y72         FDSE                                         r  vga/volume2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.822     1.987    vga/clk_IBUF_BUFG
    SLICE_X57Y72         FDSE                                         r  vga/volume2_reg[5]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X57Y72         FDSE (Hold_fdse_C_D)         0.070     1.806    vga/volume2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga/ASCII/dataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.018%)  route 0.304ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.553     1.472    vga/ASCII/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  vga/ASCII/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  vga/ASCII/dataOut_reg[6]/Q
                         net (fo=7, routed)           0.304     1.941    vga/asc[6]
    SLICE_X53Y76         FDRE                                         r  vga/ascii_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.819     1.984    vga/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  vga/ascii_reg[6]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.078     1.811    vga/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/price1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.552     1.471    vga/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  vga/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga/ascii_reg[1]/Q
                         net (fo=9, routed)           0.120     1.732    vga/ascii[1]
    SLICE_X53Y77         FDRE                                         r  vga/price1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.821     1.986    vga/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  vga/price1_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.070     1.556    vga/price1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/p1/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.567     1.486    vga/p1/clk_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  vga/p1/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  vga/p1/frame_reg[1]/Q
                         net (fo=2, routed)           0.124     1.751    vga/p1/CONV_INTEGER[0]
    SLICE_X31Y85         FDRE                                         r  vga/p1/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.837     2.002    vga/p1/clk_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  vga/p1/rx_data_reg[0]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.070     1.571    vga/p1/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga/ASCII/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.524%)  route 0.340ns (67.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.557     1.476    vga/ASCII/clk_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  vga/ASCII/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga/ASCII/dataOut_reg[1]/Q
                         net (fo=12, routed)          0.340     1.981    vga/asc[1]
    SLICE_X53Y76         FDRE                                         r  vga/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.819     1.984    vga/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  vga/ascii_reg[1]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.066     1.799    vga/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga/p1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.207%)  route 0.085ns (28.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.571     1.490    vga/p1/clk_IBUF_BUFG
    SLICE_X14Y86         FDCE                                         r  vga/p1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  vga/p1/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.085     1.739    vga/p1/FSM_onehot_state_reg_n_0_[2]
    SLICE_X15Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  vga/p1/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.784    vga/p1/ps2_clk_h_inv_i_1_n_0
    SLICE_X15Y86         FDRE                                         r  vga/p1/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.841     2.006    vga/p1/clk_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  vga/p1/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.502     1.503    
    SLICE_X15Y86         FDRE (Hold_fdre_C_D)         0.092     1.595    vga/p1/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga/ASCII/dataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.140%)  route 0.363ns (68.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.554     1.473    vga/ASCII/clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  vga/ASCII/dataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  vga/ASCII/dataOut_reg[4]/Q
                         net (fo=11, routed)          0.363     2.000    vga/asc[4]
    SLICE_X53Y76         FDRE                                         r  vga/ascii_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.819     1.984    vga/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  vga/ascii_reg[4]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.076     1.809    vga/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga/p1/frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.567     1.486    vga/p1/clk_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  vga/p1/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  vga/p1/frame_reg[3]/Q
                         net (fo=3, routed)           0.135     1.763    vga/p1/CONV_INTEGER[2]
    SLICE_X31Y85         FDRE                                         r  vga/p1/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.837     2.002    vga/p1/clk_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  vga/p1/rx_data_reg[2]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.070     1.571    vga/p1/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga/ASCII/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.553     1.472    vga/ASCII/clk_IBUF_BUFG
    SLICE_X46Y74         FDRE                                         r  vga/ASCII/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  vga/ASCII/dataOut_reg[0]/Q
                         net (fo=11, routed)          0.361     1.997    vga/asc[0]
    SLICE_X53Y76         FDRE                                         r  vga/ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.819     1.984    vga/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  vga/ascii_reg[0]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.070     1.803    vga/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga/p1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/ps2_data_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.571     1.490    vga/p1/clk_IBUF_BUFG
    SLICE_X14Y86         FDPE                                         r  vga/p1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDPE (Prop_fdpe_C_Q)         0.164     1.654 r  vga/p1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.095     1.749    vga/p1/reset_bit_count
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  vga/p1/ps2_data_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.794    vga/p1/ps2_data_h_inv_i_1_n_0
    SLICE_X15Y86         FDRE                                         r  vga/p1/ps2_data_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.841     2.006    vga/p1/clk_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  vga/p1/ps2_data_h_reg_inv/C
                         clock pessimism             -0.502     1.503    
    SLICE_X15Y86         FDRE (Hold_fdre_C_D)         0.092     1.595    vga/p1/ps2_data_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  vga/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13  vga/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  vga/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  vga/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  vga/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  vga/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  vga/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y70  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y70  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y74  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y70  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y70  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK



