{"Source Block": ["zipcpu/rtl/core/memops.v@244:279@HdlStmIf", "\t\tdefault: o_result <= i_wb_data;\n\t\tendcase\n\tend\n\n\tgenerate\n\tif (IMPLEMENT_LOCK != 0)\n\tbegin\n\t\treg\tlock_gbl, lock_lcl;\n\n\t\tinitial\tlock_gbl = 1'b0;\n\t\tinitial\tlock_lcl = 1'b0;\n\n\t\talways @(posedge i_clk)\n\t\tbegin\n\t\t\tif ((i_reset)||((i_wb_err)&&\n\t\t\t\t\t((r_wb_cyc_gbl)||(r_wb_cyc_lcl))))\n\t\t\tbegin\n\t\t\t\tlock_gbl <= 1'b0;\n\t\t\t\tlock_lcl <= 1'b0;\n\t\t\tend else begin\n\t\t\t\tlock_gbl <= (i_lock)&&((r_wb_cyc_gbl)||(lock_gbl));\n\t\t\t\tlock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_lcl));\n\t\t\tend\n\t\tend\n\n\t\tassign\to_wb_cyc_gbl = (r_wb_cyc_gbl)||(lock_gbl);\n\t\tassign\to_wb_cyc_lcl = (r_wb_cyc_lcl)||(lock_lcl);\n\tend else begin\n\t\tassign\to_wb_cyc_gbl = (r_wb_cyc_gbl);\n\t\tassign\to_wb_cyc_lcl = (r_wb_cyc_lcl);\n\tend endgenerate\n\n\n\t// Make verilator happy\n\t// verilator lint_off UNUSED\n\twire\tunused;\n"], "Clone Blocks": [["zipcpu/rtl/core/pipemem.v@257:289", "\n\tassign\to_pipe_stalled = (cyc)\n\t\t\t&&((i_wb_stall)||((!o_wb_stb_lcl)&&(!o_wb_stb_gbl)));\n\n\tgenerate\n\tif (IMPLEMENT_LOCK != 0)\n\tbegin\n\t\treg\tlock_gbl, lock_lcl;\n\n\t\tinitial\tlock_gbl = 1'b0;\n\t\tinitial\tlock_lcl = 1'b0;\n\t\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(cyc))\n\t\t\t||((i_pipe_stb)&&(misaligned)))\n\t\tbegin\n\t\t\tlock_gbl <= 1'b0;\n\t\t\tlock_lcl <= 1'b0;\n\t\tend else begin\n\t\t\tlock_gbl <= (i_lock)&&((r_wb_cyc_gbl)||(lock_gbl));\n\t\t\tlock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_lcl));\n\t\tend\n\n\t\tassign\to_wb_cyc_gbl = (r_wb_cyc_gbl)||(lock_gbl);\n\t\tassign\to_wb_cyc_lcl = (r_wb_cyc_lcl)||(lock_lcl);\n\tend else begin\n\t\tassign\to_wb_cyc_gbl = (r_wb_cyc_gbl);\n\t\tassign\to_wb_cyc_lcl = (r_wb_cyc_lcl);\n\tend endgenerate\n\n\t// Make verilator happy\n\t// verilator lint_off UNUSED\n\twire\tunused;\n\tassign\tunused = i_lock;\n"]], "Diff Content": {"Delete": [[258, "\t\t\tif ((i_reset)||((i_wb_err)&&\n"], [259, "\t\t\t\t\t((r_wb_cyc_gbl)||(r_wb_cyc_lcl))))\n"], [260, "\t\t\tbegin\n"], [261, "\t\t\t\tlock_gbl <= 1'b0;\n"], [262, "\t\t\t\tlock_lcl <= 1'b0;\n"], [263, "\t\t\tend else begin\n"], [264, "\t\t\t\tlock_gbl <= (i_lock)&&((r_wb_cyc_gbl)||(lock_gbl));\n"], [265, "\t\t\t\tlock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_lcl));\n"], [266, "\t\t\tend\n"]], "Add": [[256, "\t\tif (i_reset)\n"], [266, "\t\t\tlock_gbl <= 1'b0;\n"], [266, "\t\t\tlock_lcl <= 1'b0;\n"], [266, "\t\tend else if (((i_wb_err)&&((r_wb_cyc_gbl)||(r_wb_cyc_lcl)))\n"], [266, "\t\t\t\t||((i_stb)&&(misaligned)))\n"], [266, "\t\tbegin\n"], [266, "\t\t\tlock_gbl <= 1'b0;\n"], [266, "\t\t\tlock_lcl <= 1'b0;\n"], [266, "\t\tend else begin\n"], [266, "\t\t\tlock_gbl <= (i_lock)&&((r_wb_cyc_gbl)||(lock_gbl));\n"], [266, "\t\t\tlock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_lcl));\n"]]}}