<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BRAM_build.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MATRIX_MUL_IP_CORE_REAL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MATRIX_MUL_IP_CORE_REAL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MATRIX_MUL_IP_CORE_REAL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MATRIX_MUL_IP_CORE_REAL.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MATRIX_MUL_IP_CORE_REAL.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MATRIX_MUL_IP_CORE_REAL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MATRIX_MUL_IP_CORE_REAL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MATRIX_MUL_IP_CORE_REAL.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MATRIX_MUL_IP_CORE_REAL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1438249755" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5170993849165928282" xil_pn:start_ts="1438249755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438249755" xil_pn:in_ck="7538843092014066021" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3945295201571704209" xil_pn:start_ts="1438249755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/BRAM18x1k.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BRAM18x1k.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DSP_INPUT_C.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DSP_INPUT_C.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1438248752" xil_pn:in_ck="6476163058593153603" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1438248752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438249755" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9222575471997396952" xil_pn:start_ts="1438249755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438249755" xil_pn:in_ck="6476163058593153603" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7782322491054787537" xil_pn:start_ts="1438249755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438249755" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3140896227672003335" xil_pn:start_ts="1438249755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438249820" xil_pn:in_ck="7429832841664218166" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5954931521205584752" xil_pn:start_ts="1438249755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_REAL.lso"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_REAL.ngc"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_REAL.ngr"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_REAL.prj"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_REAL.stx"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_REAL.syr"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_REAL.xst"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_REAL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
