$date
	Fri Sep  6 18:00:52 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu1_test $end
$var wire 1 ! out $end
$var wire 1 " cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 3 % control [2:0] $end
$scope module AluOne $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 & carryin $end
$var wire 3 ' control [2:0] $end
$var wire 1 ( sum $end
$var wire 1 ) out2 $end
$var wire 1 * out1 $end
$var wire 1 ! out $end
$var wire 1 " carryout $end
$var wire 1 + c_out $end
$scope module adder1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 , b_new $end
$var wire 1 & cin $end
$var wire 1 - control $end
$var wire 1 + cout $end
$var wire 1 . out1 $end
$var wire 1 / out2 $end
$var wire 1 0 out3 $end
$var wire 1 1 partial_out $end
$var wire 1 2 partial_s $end
$var wire 1 ( sum $end
$upscope $end
$scope module logic1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 3 and1 $end
$var wire 2 4 control [1:0] $end
$var wire 1 5 nor1 $end
$var wire 1 6 or1 $end
$var wire 1 7 xor1 $end
$var wire 1 ) out $end
$scope module m1 $end
$var wire 1 3 A $end
$var wire 1 6 B $end
$var wire 1 5 C $end
$var wire 1 7 D $end
$var wire 2 8 control [1:0] $end
$var wire 1 9 w2 $end
$var wire 1 : w1 $end
$var wire 1 ) out $end
$scope module m1 $end
$var wire 1 3 A $end
$var wire 1 6 B $end
$var wire 1 ; control $end
$var wire 1 < not_control $end
$var wire 1 : out $end
$var wire 1 = wA $end
$var wire 1 > wB $end
$upscope $end
$scope module m2 $end
$var wire 1 5 A $end
$var wire 1 7 B $end
$var wire 1 ? control $end
$var wire 1 @ not_control $end
$var wire 1 9 out $end
$var wire 1 A wA $end
$var wire 1 B wB $end
$upscope $end
$scope module m3 $end
$var wire 1 : A $end
$var wire 1 9 B $end
$var wire 1 C control $end
$var wire 1 D not_control $end
$var wire 1 ) out $end
$var wire 1 E wA $end
$var wire 1 F wB $end
$upscope $end
$upscope $end
$upscope $end
$scope module m21 $end
$var wire 1 G A $end
$var wire 1 ( B $end
$var wire 1 H control $end
$var wire 1 I not_control $end
$var wire 1 * out $end
$var wire 1 J wA $end
$var wire 1 K wB $end
$upscope $end
$scope module m22 $end
$var wire 1 * A $end
$var wire 1 ) B $end
$var wire 1 L control $end
$var wire 1 M not_control $end
$var wire 1 ! out $end
$var wire 1 N wA $end
$var wire 1 O wB $end
$upscope $end
$scope module m4 $end
$var wire 1 P A $end
$var wire 1 Q B $end
$var wire 1 + C $end
$var wire 1 + D $end
$var wire 2 R control [1:0] $end
$var wire 1 S w2 $end
$var wire 1 T w1 $end
$var wire 1 " out $end
$scope module m1 $end
$var wire 1 P A $end
$var wire 1 Q B $end
$var wire 1 U control $end
$var wire 1 V not_control $end
$var wire 1 T out $end
$var wire 1 W wA $end
$var wire 1 X wB $end
$upscope $end
$scope module m2 $end
$var wire 1 + A $end
$var wire 1 + B $end
$var wire 1 Y control $end
$var wire 1 Z not_control $end
$var wire 1 S out $end
$var wire 1 [ wA $end
$var wire 1 \ wB $end
$upscope $end
$scope module m3 $end
$var wire 1 T A $end
$var wire 1 S B $end
$var wire 1 ] control $end
$var wire 1 ^ not_control $end
$var wire 1 " out $end
$var wire 1 _ wA $end
$var wire 1 ` wB $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0`
0_
1^
0]
0\
0[
1Z
0Y
0X
0W
1V
0U
0T
0S
b0 R
0Q
0P
0O
0N
1M
0L
0K
0J
1I
0H
0G
0F
0E
1D
0C
0B
1A
1@
0?
0>
0=
1<
0;
0:
19
b0 8
07
06
15
b0 4
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
1(
b0 '
1&
b0 %
0$
0#
0"
0!
$end
#1
1S
1[
09
0(
1+
0A
12
10
17
16
05
1#
#2
1S
1[
11
1+
1/
00
1,
0#
1$
#3
1)
1E
1:
1(
1=
02
1.
10
07
13
1#
#4
0)
0E
0[
0:
09
0<
0@
0V
0Z
1\
0(
0=
0A
1;
1?
1U
1Y
12
0.
00
03
06
15
1-
b1 4
b1 8
b1 R
0#
0$
b1 %
b1 '
#5
1)
1E
19
1:
1(
1B
1>
02
1.
10
17
16
05
1#
#6
0S
0\
0+
01
0/
0.
00
0,
0#
1$
#7
1S
1\
09
0(
1+
0B
12
10
07
13
1#
#8
1!
1F
1N
19
1)
1*
1A
0E
0S
0"
1K
0:
1<
1@
0D
1V
1Z
0\
0^
0`
1(
0+
0>
0;
0?
1C
0I
0U
0Y
1]
02
00
03
06
15
0-
b10 4
b10 8
1H
b10 R
0#
0$
b10 %
b10 '
#9
0!
1"
0N
1`
0)
0*
1S
0F
0K
1[
09
0(
1+
0A
12
10
17
16
05
1#
#10
1"
1`
1S
1[
11
1+
1/
00
1,
0#
1$
#11
1!
1N
1*
1K
1:
1(
1=
02
1.
10
07
13
1#
#12
0!
0N
0)
0*
0F
0[
0K
0:
09
0<
0@
0V
0Z
1\
0(
0=
0A
1;
1?
1U
1Y
12
0.
00
03
06
15
1-
b11 4
b11 8
b11 R
0#
0$
b11 %
b11 '
#13
1!
1N
1)
1*
1F
1K
19
1:
1(
1B
1>
02
1.
10
17
16
05
1#
#14
0"
0`
0S
0\
0+
01
0/
0.
00
0,
0#
1$
#15
0!
1"
0N
1`
0)
0*
1S
0F
0K
1\
09
0(
1+
0B
12
10
07
13
1#
#16
19
1A
0S
0"
0:
1<
1@
1D
1V
1Z
0\
1^
0`
1(
0+
0>
0;
0?
0C
1I
0M
0U
0Y
0]
02
00
03
06
15
0-
b0 4
b0 8
0H
1L
b0 R
0#
0$
b100 %
b100 '
#17
1S
1[
09
0(
1+
0A
12
10
17
16
05
1#
#18
1S
1[
11
1+
1/
00
1,
0#
1$
#19
1!
1O
1)
1E
1:
1(
1=
02
1.
10
07
13
1#
#20
0!
0O
0)
0E
0[
0:
09
0<
0@
0V
0Z
1\
0(
0=
0A
1;
1?
1U
1Y
12
0.
00
03
06
15
1-
b1 4
b1 8
b1 R
0#
0$
b101 %
b101 '
#21
1!
1O
1)
1E
19
1:
1(
1B
1>
02
1.
10
17
16
05
1#
#22
0S
0\
0+
01
0/
0.
00
0,
0#
1$
#23
1S
1\
09
0(
1+
0B
12
10
07
13
1#
#24
1!
1F
1O
19
1)
1*
1A
0E
0S
0"
1K
0:
1<
1@
0D
1V
1Z
0\
0^
0`
1(
0+
0>
0;
0?
1C
0I
0U
0Y
1]
02
00
03
06
15
0-
b10 4
b10 8
1H
b10 R
0#
0$
b110 %
b110 '
#25
0!
1"
0O
1`
0)
0*
1S
0F
0K
1[
09
0(
1+
0A
12
10
17
16
05
1#
#26
1"
1`
1S
1[
11
1+
1/
00
1,
0#
1$
#27
1*
1K
1:
1(
1=
02
1.
10
07
13
1#
#28
0!
0O
0)
0*
0F
0[
0K
0:
09
0<
0@
0V
0Z
1\
0(
0=
0A
1;
1?
1U
1Y
12
0.
00
03
06
15
1-
b11 4
b11 8
b11 R
0#
0$
b111 %
b111 '
#29
1!
1O
1)
1*
1F
1K
19
1:
1(
1B
1>
02
1.
10
17
16
05
1#
#30
0"
0`
0S
0\
0+
01
0/
0.
00
0,
0#
1$
#31
0!
1"
0O
1`
0)
0*
1S
0F
0K
1\
09
0(
1+
0B
12
10
07
13
1#
