Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: locker_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "locker_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "locker_top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : locker_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "DigitLocker.v" in library work
Module <locker_sub> compiled
Module <locker_top> compiled
No errors in compilation
Analysis of file <"locker_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <locker_top> in library <work>.

Analyzing hierarchy for module <locker_sub> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <locker_top>.
Module <locker_top> is correct for synthesis.
 
Analyzing module <locker_sub> in library <work>.
Module <locker_sub> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <locker_sub>.
    Related source file is "DigitLocker.v".
    Found 32x7-bit ROM for signal <a_to_g>.
    Summary:
	inferred   1 ROM(s).
Unit <locker_sub> synthesized.


Synthesizing Unit <locker_top>.
    Related source file is "DigitLocker.v".
WARNING:Xst:646 - Signal <sw1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sw0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <judge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 17-bit up counter for signal <clk_cnt>.
    Found 5-bit register for signal <display_0>.
    Found 5-bit register for signal <display_1>.
    Found 5-bit register for signal <display_2>.
    Found 5-bit register for signal <display_3>.
    Found 5-bit register for signal <flag>.
    Found 8-bit comparator equal for signal <flag$cmp_eq0000> created at line 151.
    Found 5-bit 4-to-1 multiplexer for signal <num>.
    Found 8-bit register for signal <password>.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <locker_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 6
 5-bit register                                        : 5
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <display_3_1> (without init value) has a constant value of 0 in block <locker_top>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <display_3_1> (without init value) has a constant value of 0 in block <locker_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <display_0_4> in Unit <locker_top> is equivalent to the following FF/Latch, which will be removed : <display_1_4> 
INFO:Xst:2261 - The FF/Latch <display_2_4> in Unit <locker_top> is equivalent to the following FF/Latch, which will be removed : <display_3_4> 
INFO:Xst:2261 - The FF/Latch <display_2_0> in Unit <locker_top> is equivalent to the following FF/Latch, which will be removed : <display_2_3> 
INFO:Xst:2261 - The FF/Latch <display_3_0> in Unit <locker_top> is equivalent to the following FF/Latch, which will be removed : <display_3_2> 

Optimizing unit <locker_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block locker_top, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : locker_top.ngr
Top Level Output File Name         : locker_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 198
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 32
#      LUT2                        : 31
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 16
#      LUT3_L                      : 1
#      LUT4                        : 40
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 32
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 45
#      FD                          : 4
#      FDE                         : 8
#      FDR                         : 2
#      FDRE                        : 21
#      FDS                         : 9
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 12
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       71  out of    960     7%  
 Number of Slice Flip Flops:             45  out of   1920     2%  
 Number of 4 input LUTs:                132  out of   1920     6%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of     83    38%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.126ns (Maximum Frequency: 195.086MHz)
   Minimum input arrival time before clock: 6.021ns
   Maximum output required time after clock: 9.370ns
   Maximum combinational path delay: 8.764ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.126ns (frequency: 195.086MHz)
  Total number of paths / destination ports: 292 / 38
-------------------------------------------------------------------------
Delay:               5.126ns (Levels of Logic = 4)
  Source:            password_3 (FF)
  Destination:       display_0_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: password_3 to display_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.387  password_3 (password_3)
     LUT4:I2->O            2   0.612   0.449  flag_cmp_eq0000853 (flag_cmp_eq0000853)
     LUT4:I1->O            9   0.612   0.700  flag_cmp_eq00008136 (flag_cmp_eq0000)
     LUT4_D:I3->O          1   0.612   0.360  display_0_mux0000<3>1 (N11)
     LUT4:I3->O            1   0.612   0.000  display_0_mux0000<3>2 (display_0_mux0000<3>)
     FD:D                      0.268          display_0_1
    ----------------------------------------
    Total                      5.126ns (3.230ns logic, 1.896ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 326 / 90
-------------------------------------------------------------------------
Offset:              6.021ns (Levels of Logic = 5)
  Source:            switch<3> (PAD)
  Destination:       display_0_1 (FF)
  Destination Clock: clk rising

  Data Path: switch<3> to display_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.690  switch_3_IBUF (switch_3_IBUF)
     LUT4:I0->O            2   0.612   0.449  flag_cmp_eq0000853 (flag_cmp_eq0000853)
     LUT4:I1->O            9   0.612   0.700  flag_cmp_eq00008136 (flag_cmp_eq0000)
     LUT4_D:I3->O          1   0.612   0.360  display_0_mux0000<3>1 (N11)
     LUT4:I3->O            1   0.612   0.000  display_0_mux0000<3>2 (display_0_mux0000<3>)
     FD:D                      0.268          display_0_1
    ----------------------------------------
    Total                      6.021ns (3.822ns logic, 2.199ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 693 / 19
-------------------------------------------------------------------------
Offset:              9.370ns (Levels of Logic = 20)
  Source:            clk_cnt_1 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      clk rising

  Data Path: clk_cnt_1 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.514   0.532  clk_cnt_1 (clk_cnt_1)
     LUT1:I0->O            1   0.612   0.000  Madd__old_clk_cnt_3_cy<1>_rt (Madd__old_clk_cnt_3_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd__old_clk_cnt_3_cy<1> (Madd__old_clk_cnt_3_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<2> (Madd__old_clk_cnt_3_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<3> (Madd__old_clk_cnt_3_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<4> (Madd__old_clk_cnt_3_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<5> (Madd__old_clk_cnt_3_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<6> (Madd__old_clk_cnt_3_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<7> (Madd__old_clk_cnt_3_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<8> (Madd__old_clk_cnt_3_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<9> (Madd__old_clk_cnt_3_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<10> (Madd__old_clk_cnt_3_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<11> (Madd__old_clk_cnt_3_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<12> (Madd__old_clk_cnt_3_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<13> (Madd__old_clk_cnt_3_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_clk_cnt_3_cy<14> (Madd__old_clk_cnt_3_cy<14>)
     MUXCY:CI->O           0   0.051   0.000  Madd__old_clk_cnt_3_cy<15> (Madd__old_clk_cnt_3_cy<15>)
     XORCY:CI->O           1   0.699   0.426  Madd__old_clk_cnt_3_xor<16> (_old_clk_cnt_3<16>)
     LUT4:I1->O            8   0.612   0.712  LED<0>1 (N01)
     LUT2:I1->O            1   0.612   0.357  LED<7>1 (LED_7_OBUF)
     OBUF:I->O                 3.169          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      9.370ns (7.343ns logic, 2.027ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Delay:               8.764ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       LED<7> (PAD)

  Data Path: reset to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.106   1.224  reset_IBUF (reset_IBUF)
     LUT3:I0->O            1   0.612   0.360  LED<0>1_SW0 (N33)
     LUT4:I3->O            8   0.612   0.712  LED<0>1 (N01)
     LUT2:I1->O            1   0.612   0.357  LED<7>1 (LED_7_OBUF)
     OBUF:I->O                 3.169          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      8.764ns (6.111ns logic, 2.653ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.65 secs
 
--> 

Total memory usage is 258424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    8 (   0 filtered)

