Analysis & Synthesis report for M6502_VGA
Sun May 02 15:00:22 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |M6502_VGA|sd_controller:sd1|return_state
 10. State Machine - |M6502_VGA|sd_controller:sd1|state
 11. State Machine - |M6502_VGA|SBCTextDisplayRGB:VDU|dispState
 12. State Machine - |M6502_VGA|SBCTextDisplayRGB:VDU|escState
 13. State Machine - |M6502_VGA|bufferedUART:UART|txState
 14. State Machine - |M6502_VGA|bufferedUART:UART|rxState
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_du81:auto_generated
 21. Source assignments for InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated
 22. Source assignments for InternalRam8K:SRAM2|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated
 23. Source assignments for SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated
 24. Source assignments for SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated
 25. Source assignments for SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated
 26. Source assignments for bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 27. Parameter Settings for User Entity Instance: M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: InternalRam32K:SRAM1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: InternalRam8K:SRAM2|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:VDU
 31. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: sd_controller:sd1
 35. Parameter Settings for User Entity Instance: OutLatch:memMapper
 36. Parameter Settings for Inferred Entity Instance: bufferedUART:UART|altsyncram:rxBuffer_rtl_0
 37. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:VDU|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:VDU|lpm_divide:Mod1
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "sd_controller:sd1"
 41. Port Connectivity Checks: "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam"
 42. Port Connectivity Checks: "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 43. Port Connectivity Checks: "SBCTextDisplayRGB:VDU"
 44. Port Connectivity Checks: "bufferedUART:UART"
 45. Port Connectivity Checks: "T65:CPU|T65_ALU:alu"
 46. Port Connectivity Checks: "T65:CPU"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 02 15:00:21 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; M6502_VGA                                   ;
; Top-level Entity Name              ; M6502_VGA                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,083                                       ;
;     Total combinational functions  ; 2,889                                       ;
;     Dedicated logic registers      ; 870                                         ;
; Total registers                    ; 870                                         ;
; Total pins                         ; 89                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 442,496                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; M6502_VGA          ; M6502_VGA          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                   ; Library ;
+------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd                                              ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd  ;         ;
; ../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam8K.vhd                                              ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam8K.vhd  ;         ;
; ../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd                                             ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd                                             ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd                                                     ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd         ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd                                                    ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd        ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd                                                   ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd       ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd                                                   ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd       ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd                                              ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd  ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/M6502/T65_Pack.vhd                                                      ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_Pack.vhd          ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd                                                     ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd         ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/M6502/T65_ALU.vhd                                                       ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_ALU.vhd           ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd                                                           ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd               ;         ;
; ../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd                                                             ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd                 ;         ;
; ../../MultiComp (VHDL Template)/Components/UART/Toggle_On_FN_Key.vhd                                                   ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Toggle_On_FN_Key.vhd       ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd                                              ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd  ;         ;
; ../../MultiComp (VHDL Template)/Components/ROMs/6502/M6502_BASIC_ROM.vhd                                               ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/M6502_BASIC_ROM.vhd   ;         ;
; ../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                                                       ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd           ;         ;
; M6502_VGA.vhd                                                                                                          ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd                   ;         ;
; altsyncram.tdf                                                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;         ;
; stratix_ram_block.inc                                                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;         ;
; lpm_mux.inc                                                                                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;         ;
; lpm_decode.inc                                                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;         ;
; aglobal201.inc                                                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                          ;         ;
; a_rdenreg.inc                                                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;         ;
; altrom.inc                                                                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                              ;         ;
; altram.inc                                                                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                              ;         ;
; altdpram.inc                                                                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                            ;         ;
; db/altsyncram_du81.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_du81.tdf          ;         ;
; db/altsyncram_r3q3.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_r3q3.tdf          ;         ;
; db/decode_msa.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/decode_msa.tdf               ;         ;
; db/decode_f8a.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/decode_f8a.tdf               ;         ;
; db/mux_6nb.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/mux_6nb.tdf                  ;         ;
; db/altsyncram_a8g1.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_a8g1.tdf          ;         ;
; db/altsyncram_6fv3.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_6fv3.tdf          ;         ;
; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansfontbold.hex ; yes             ; Auto-Found Memory Initialization File  ; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansfontbold.hex         ;         ;
; db/altsyncram_shh2.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_shh2.tdf          ;         ;
; db/altsyncram_3ce1.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_3ce1.tdf          ;         ;
; lpm_divide.tdf                                                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                          ;         ;
; abs_divider.inc                                                                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                         ;         ;
; sign_div_unsign.inc                                                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                     ;         ;
; db/lpm_divide_icm.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/lpm_divide_icm.tdf           ;         ;
; db/sign_div_unsign_7nh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/sign_div_unsign_7nh.tdf      ;         ;
; db/alt_u_div_2af.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/alt_u_div_2af.tdf            ;         ;
; db/add_sub_7pc.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/add_sub_7pc.tdf              ;         ;
; db/add_sub_8pc.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/add_sub_8pc.tdf              ;         ;
+------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,083          ;
;                                             ;                ;
; Total combinational functions               ; 2889           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1469           ;
;     -- 3 input functions                    ; 695            ;
;     -- <=2 input functions                  ; 725            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2369           ;
;     -- arithmetic mode                      ; 520            ;
;                                             ;                ;
; Total registers                             ; 870            ;
;     -- Dedicated logic registers            ; 870            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 89             ;
; Total memory bits                           ; 442496         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; i_clk_50~input ;
; Maximum fan-out                             ; 730            ;
; Total fan-out                               ; 13899          ;
; Average fan-out                             ; 3.45           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name         ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |M6502_VGA                                    ; 2889 (133)          ; 870 (23)                  ; 442496      ; 0            ; 0       ; 0         ; 89   ; 0            ; |M6502_VGA                                                                                                                            ; M6502_VGA           ; work         ;
;    |InternalRam32K:SRAM1|                     ; 23 (0)              ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|InternalRam32K:SRAM1                                                                                                       ; InternalRam32K      ; work         ;
;       |altsyncram:altsyncram_component|       ; 23 (0)              ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|InternalRam32K:SRAM1|altsyncram:altsyncram_component                                                                       ; altsyncram          ; work         ;
;          |altsyncram_r3q3:auto_generated|     ; 23 (0)              ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated                                        ; altsyncram_r3q3     ; work         ;
;             |decode_f8a:rden_decode|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|decode_f8a:rden_decode                 ; decode_f8a          ; work         ;
;             |decode_msa:decode3|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|decode_msa:decode3                     ; decode_msa          ; work         ;
;             |mux_6nb:mux2|                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|mux_6nb:mux2                           ; mux_6nb             ; work         ;
;    |InternalRam8K:SRAM2|                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|InternalRam8K:SRAM2                                                                                                        ; InternalRam8K       ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|InternalRam8K:SRAM2|altsyncram:altsyncram_component                                                                        ; altsyncram          ; work         ;
;          |altsyncram_a8g1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|InternalRam8K:SRAM2|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated                                         ; altsyncram_a8g1     ; work         ;
;    |M6502_BASIC_ROM:ROM|                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|M6502_BASIC_ROM:ROM                                                                                                        ; M6502_BASIC_ROM     ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component                                                                        ; altsyncram          ; work         ;
;          |altsyncram_du81:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_du81:auto_generated                                         ; altsyncram_du81     ; work         ;
;    |OutLatch:memMapper|                       ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|OutLatch:memMapper                                                                                                         ; OutLatch            ; work         ;
;    |SBCTextDisplayRGB:VDU|                    ; 1379 (1222)         ; 385 (385)                 ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU                                                                                                      ; SBCTextDisplayRGB   ; work         ;
;       |DisplayRam2K:\GEN_2KATTRAM:dispAttRam| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam                                                                ; DisplayRam2K        ; work         ;
;          |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;             |altsyncram_shh2:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated ; altsyncram_shh2     ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                  ; DisplayRam2K        ; work         ;
;          |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                  ; altsyncram          ; work         ;
;             |altsyncram_shh2:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated   ; altsyncram_shh2     ; work         ;
;       |SansBoldRom:\GEN_EXT_SCHARS:fontRom|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom                                                                  ; SansBoldRom         ; work         ;
;          |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component                                  ; altsyncram          ; work         ;
;             |altsyncram_6fv3:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated   ; altsyncram_6fv3     ; work         ;
;       |lpm_divide:Mod0|                       ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|lpm_divide:Mod0                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|      ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                        ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|     ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|        ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider      ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod1|                       ; 68 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|lpm_divide:Mod1                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|      ; 68 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                        ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|     ; 68 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|        ; 68 (68)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|SBCTextDisplayRGB:VDU|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider      ; alt_u_div_2af       ; work         ;
;    |T65:CPU|                                  ; 794 (398)           ; 126 (126)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|T65:CPU                                                                                                                    ; T65                 ; work         ;
;       |T65_ALU:alu|                           ; 163 (163)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|T65:CPU|T65_ALU:alu                                                                                                        ; T65_ALU             ; work         ;
;       |T65_MCode:mcode|                       ; 233 (233)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|T65:CPU|T65_MCode:mcode                                                                                                    ; T65_MCode           ; work         ;
;    |Toggle_On_FN_Key:FNKey1Toggle|            ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|Toggle_On_FN_Key:FNKey1Toggle                                                                                              ; Toggle_On_FN_Key    ; work         ;
;    |Toggle_On_FN_Key:FNKey2Toggle|            ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|Toggle_On_FN_Key:FNKey2Toggle                                                                                              ; Toggle_On_FN_Key    ; work         ;
;    |bufferedUART:UART|                        ; 156 (156)           ; 94 (94)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|bufferedUART:UART                                                                                                          ; bufferedUART        ; work         ;
;       |altsyncram:rxBuffer_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                                                ; altsyncram          ; work         ;
;          |altsyncram_3ce1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                 ; altsyncram_3ce1     ; work         ;
;    |sd_controller:sd1|                        ; 402 (402)           ; 224 (224)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6502_VGA|sd_controller:sd1                                                                                                          ; sd_controller       ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------+
; Name                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------+
; InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                                                    ;
; InternalRam8K:SRAM2|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None                                                                    ;
; M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_du81:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536  ; ../../ROMS/6502/BASIC.HEX                                               ;
; SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                                    ;
; SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                                    ;
; SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384  ; ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX ;
; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6502_VGA|sd_controller:sd1|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.write_block_wait ; return_state.write_block_byte ; return_state.write_block_data ; return_state.write_block_init ; return_state.write_block_cmd ; return_state.receive_byte ; return_state.receive_byte_wait ; return_state.receive_ocr_wait ; return_state.send_regreq ; return_state.send_cmd ; return_state.read_block_data ; return_state.read_block_wait ; return_state.read_block_cmd ; return_state.idle ; return_state.cardsel ; return_state.cmd58 ; return_state.poll_cmd ; return_state.acmd41 ; return_state.cmd55 ; return_state.cmd8 ; return_state.cmd0 ; return_state.init ; return_state.rst ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; return_state.rst               ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ;
; return_state.init              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 1                 ; 1                ;
; return_state.cmd0              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 1                 ; 0                 ; 1                ;
; return_state.cmd8              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 1                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd55             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 1                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.acmd41            ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 1                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.poll_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 1                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd58             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 1                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cardsel           ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 1                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.idle              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 1                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_cmd    ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 1                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_wait   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 1                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_data   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 1                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 1                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_regreq       ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 1                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_ocr_wait  ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 1                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte_wait ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 1                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte      ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 1                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_cmd   ; 0                             ; 0                             ; 0                             ; 0                             ; 1                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_init  ; 0                             ; 0                             ; 0                             ; 1                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_data  ; 0                             ; 0                             ; 1                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_byte  ; 0                             ; 1                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_wait  ; 1                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6502_VGA|sd_controller:sd1|state                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; Name                    ; state.write_block_wait ; state.write_block_byte ; state.write_block_data ; state.write_block_init ; state.write_block_cmd ; state.receive_byte ; state.receive_byte_wait ; state.receive_ocr_wait ; state.send_regreq ; state.send_cmd ; state.read_block_data ; state.read_block_wait ; state.read_block_cmd ; state.idle ; state.cardsel ; state.cmd58 ; state.poll_cmd ; state.acmd41 ; state.cmd55 ; state.cmd8 ; state.cmd0 ; state.init ; state.rst ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; state.rst               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 0         ;
; state.init              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 1          ; 1         ;
; state.cmd0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 1          ; 0          ; 1         ;
; state.cmd8              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 1          ; 0          ; 0          ; 1         ;
; state.cmd55             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 1           ; 0          ; 0          ; 0          ; 1         ;
; state.acmd41            ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 1            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.poll_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 1              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cmd58             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 1           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cardsel           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 1             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.idle              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 1          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_cmd    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 1                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_wait   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 1                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_data   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 1                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 1              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_regreq       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 1                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_ocr_wait  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 1                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte_wait ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 1                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_cmd   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_init  ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_data  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_byte  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_wait  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6502_VGA|SBCTextDisplayRGB:VDU|dispState                                                                                                                                                                                                                                                                             ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6502_VGA|SBCTextDisplayRGB:VDU|escState                                                                                           ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |M6502_VGA|bufferedUART:UART|txState               ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |M6502_VGA|bufferedUART:UART|rxState               ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+--------------------------------------------------+----------------------------------------------------+
; Register name                                    ; Reason for Removal                                 ;
+--------------------------------------------------+----------------------------------------------------+
; T65:CPU|SO_n_o                                   ; Lost fanout                                        ;
; T65:CPU|NMI_n_o                                  ; Stuck at VCC due to stuck port data_in             ;
; T65:CPU|IRQ_n_o                                  ; Stuck at VCC due to stuck port data_in             ;
; T65:CPU|Mode_r[0,1]                              ; Stuck at GND due to stuck port data_in             ;
; T65:CPU|NMIAct                                   ; Stuck at GND due to stuck port data_in             ;
; T65:CPU|IRQCycle                                 ; Stuck at GND due to stuck port data_in             ;
; T65:CPU|NMICycle                                 ; Stuck at GND due to stuck port data_in             ;
; T65:CPU|P[5]                                     ; Merged with T65:CPU|P[4]                           ;
; SBCTextDisplayRGB:VDU|startAddr[1..3]            ; Merged with SBCTextDisplayRGB:VDU|startAddr[0]     ;
; SBCTextDisplayRGB:VDU|ps2WriteByte[5..7]         ; Merged with SBCTextDisplayRGB:VDU|ps2WriteByte[3]  ;
; SBCTextDisplayRGB:VDU|ps2WriteByte2[4..7]        ; Merged with SBCTextDisplayRGB:VDU|ps2WriteByte2[3] ;
; SBCTextDisplayRGB:VDU|pixelClockCount[1..3]      ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:VDU|escState.none              ; Lost fanout                                        ;
; SBCTextDisplayRGB:VDU|escState.processingParams  ; Lost fanout                                        ;
; sd_controller:sd1|return_state.cmd58             ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.init              ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.read_block_cmd    ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.receive_byte      ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.receive_byte_wait ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.receive_ocr_wait  ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.send_cmd          ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.send_regreq       ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.write_block_byte  ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.write_block_cmd   ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.write_block_data  ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.cmd0              ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:VDU|startAddr[0]               ; Stuck at GND due to stuck port data_in             ;
; T65:CPU|S[8..15]                                 ; Lost fanout                                        ;
; SBCTextDisplayRGB:VDU|kbReadPointer[3]           ; Stuck at GND due to stuck port data_in             ;
; sd_controller:sd1|cmd_out[0]                     ; Stuck at VCC due to stuck port data_in             ;
; SBCTextDisplayRGB:VDU|kbInPointer[3]             ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 48           ;                                                    ;
+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                          ;
+-----------------+---------------------------+----------------------------------------+
; Register name   ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------+---------------------------+----------------------------------------+
; T65:CPU|NMI_n_o ; Stuck at VCC              ; T65:CPU|NMIAct                         ;
;                 ; due to stuck port data_in ;                                        ;
; T65:CPU|IRQ_n_o ; Stuck at VCC              ; T65:CPU|IRQCycle                       ;
;                 ; due to stuck port data_in ;                                        ;
+-----------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 870   ;
; Number of registers using Synchronous Clear  ; 184   ;
; Number of registers using Synchronous Load   ; 107   ;
; Number of registers using Asynchronous Clear ; 198   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 694   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; T65:CPU|MCycle[0]                       ; 39      ;
; T65:CPU|R_W_n_i                         ; 16      ;
; sd_controller:sd1|sdCS                  ; 2       ;
; sd_controller:sd1|cmd_mode              ; 2       ;
; T65:CPU|ALU_Op_r[3]                     ; 32      ;
; T65:CPU|ALU_Op_r[2]                     ; 18      ;
; T65:CPU|RstCycle                        ; 4       ;
; sd_controller:sd1|init_busy             ; 4       ;
; SBCTextDisplayRGB:VDU|dispAttWRData[0]  ; 4       ;
; SBCTextDisplayRGB:VDU|cursorOn          ; 1       ;
; SBCTextDisplayRGB:VDU|dispAttWRData[1]  ; 4       ;
; SBCTextDisplayRGB:VDU|dispAttWRData[2]  ; 4       ;
; sd_controller:sd1|led_on_count[7]       ; 2       ;
; sd_controller:sd1|led_on_count[6]       ; 2       ;
; sd_controller:sd1|led_on_count[3]       ; 2       ;
; SBCTextDisplayRGB:VDU|dispAttWRData[3]  ; 12      ;
; sd_controller:sd1|response_mode         ; 3       ;
; SBCTextDisplayRGB:VDU|ps2ClkOut         ; 3       ;
; SBCTextDisplayRGB:VDU|ps2DataOut        ; 3       ;
; SBCTextDisplayRGB:VDU|ps2ClkFiltered    ; 13      ;
; SBCTextDisplayRGB:VDU|n_kbWR            ; 22      ;
; SBCTextDisplayRGB:VDU|ps2PrevClk        ; 11      ;
; SBCTextDisplayRGB:VDU|ps2Caps           ; 4       ;
; bufferedUART:UART|rxdFiltered           ; 5       ;
; SBCTextDisplayRGB:VDU|attBold           ; 5       ;
; SBCTextDisplayRGB:VDU|ps2WriteByte[4]   ; 2       ;
; SBCTextDisplayRGB:VDU|ps2WriteByte[3]   ; 3       ;
; SBCTextDisplayRGB:VDU|ps2WriteByte[2]   ; 2       ;
; SBCTextDisplayRGB:VDU|ps2WriteByte[1]   ; 2       ;
; SBCTextDisplayRGB:VDU|ps2WriteByte[0]   ; 2       ;
; SBCTextDisplayRGB:VDU|ps2WriteByte2[3]  ; 3       ;
; SBCTextDisplayRGB:VDU|ps2WriteByte2[2]  ; 2       ;
; SBCTextDisplayRGB:VDU|ps2WriteByte2[1]  ; 2       ;
; SBCTextDisplayRGB:VDU|ps2WriteByte2[0]  ; 2       ;
; Total number of inverted registers = 34 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M6502_VGA|T65:CPU|S[8]                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|charVert[4]                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|param4[3]                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|charHoriz[0]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|pixelCount[1]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|ps2Byte[7]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |M6502_VGA|bufferedUART:UART|dataOut[5]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |M6502_VGA|bufferedUART:UART|dataOut[3]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M6502_VGA|T65:CPU|DL[7]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|ps2ConvertedByte[2]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|pixelClockCount[3]          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|param1[6]                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|param2[4]                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|param3[1]                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6502_VGA|T65:CPU|S[3]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6502_VGA|T65:CPU|PC[2]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|ps2ClkCount[0]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6502_VGA|T65:CPU|BAH[2]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|kbInPointer[1]              ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|kbWatchdogTimer[15]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|charScanLine[3]             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |M6502_VGA|bufferedUART:UART|rxClockCount[3]                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|ps2WriteClkCount[3]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6502_VGA|T65:CPU|AD[3]                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |M6502_VGA|T65:CPU|BAL[2]                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6502_VGA|T65:CPU|BAL[0]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |M6502_VGA|bufferedUART:UART|rxBitCount[2]                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M6502_VGA|T65:CPU|PC[10]                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |M6502_VGA|sd_controller:sd1|cmd_out[54]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|dispCharWRData[0]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |M6502_VGA|bufferedUART:UART|txBitCount[2]                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |M6502_VGA|bufferedUART:UART|txBuffer[3]                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |M6502_VGA|bufferedUART:UART|txClockCount[1]                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|videoR1                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |M6502_VGA|sd_controller:sd1|cmd_out[5]                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |M6502_VGA|sd_controller:sd1|recv_data[2]                    ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |M6502_VGA|sd_controller:sd1|cmd_out[25]                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |M6502_VGA|sd_controller:sd1|cmd_out[13]                     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|kbWriteTimer[16]            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|startAddr[5]                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |M6502_VGA|sd_controller:sd1|\fsm:byte_counter[2]            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|videoR0                     ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |M6502_VGA|sd_controller:sd1|data_sig[1]                     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |M6502_VGA|sd_controller:sd1|\fsm:byte_counter[1]            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|paramCount[0]               ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|cursorHorizRestore[3]       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|cursorVertRestore[4]        ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |M6502_VGA|sd_controller:sd1|\fsm:bit_counter[7]             ;
; 35:1               ; 7 bits    ; 161 LEs       ; 77 LEs               ; 84 LEs                 ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|cursorHoriz[0]              ;
; 41:1               ; 2 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|cursorVert[3]               ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |M6502_VGA|SBCTextDisplayRGB:VDU|ps2WriteByte[2]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |M6502_VGA|T65:CPU|T65_MCode:mcode|Mux118                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |M6502_VGA|T65:CPU|T65_MCode:mcode|Mux124                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |M6502_VGA|SBCTextDisplayRGB:VDU|paramCount                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |M6502_VGA|SBCTextDisplayRGB:VDU|dispState                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |M6502_VGA|T65:CPU|Mux83                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |M6502_VGA|T65:CPU|Mux49                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |M6502_VGA|SBCTextDisplayRGB:VDU|escState.waitForLeftBracket ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |M6502_VGA|SBCTextDisplayRGB:VDU|escState.none               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |M6502_VGA|bufferedUART:UART|txState.stopBit                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |M6502_VGA|bufferedUART:UART|rxState.idle                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |M6502_VGA|T65:CPU|T65_ALU:alu|Mux7                          ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; No         ; |M6502_VGA|SBCTextDisplayRGB:VDU|dispState                   ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |M6502_VGA|T65:CPU|T65_ALU:alu|Mux6                          ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |M6502_VGA|T65:CPU|T65_ALU:alu|Mux1                          ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |M6502_VGA|w_cpuDataIn[0]                                    ;
; 11:1               ; 16 bits   ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |M6502_VGA|sd_controller:sd1|return_state.receive_byte       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |M6502_VGA|w_cpuDataIn[7]                                    ;
; 16:1               ; 9 bits    ; 90 LEs        ; 27 LEs               ; 63 LEs                 ; No         ; |M6502_VGA|sd_controller:sd1|state.write_block_init          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; No         ; |M6502_VGA|sd_controller:sd1|state.receive_byte              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_du81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam8K:SRAM2|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------+
; Parameter Name                     ; Value                     ; Type                            ;
+------------------------------------+---------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                         ;
; OPERATION_MODE                     ; ROM                       ; Untyped                         ;
; WIDTH_A                            ; 8                         ; Signed Integer                  ;
; WIDTHAD_A                          ; 13                        ; Signed Integer                  ;
; NUMWORDS_A                         ; 8192                      ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                         ;
; WIDTH_B                            ; 1                         ; Untyped                         ;
; WIDTHAD_B                          ; 1                         ; Untyped                         ;
; NUMWORDS_B                         ; 1                         ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                         ;
; BYTE_SIZE                          ; 8                         ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                         ;
; INIT_FILE                          ; ../../ROMS/6502/BASIC.HEX ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_du81           ; Untyped                         ;
+------------------------------------+---------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam32K:SRAM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_r3q3      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam8K:SRAM2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_a8g1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:VDU ;
+----------------------+----------+----------------------------------+
; Parameter Name       ; Value    ; Type                             ;
+----------------------+----------+----------------------------------+
; extended_charset     ; 1        ; Signed Integer                   ;
; colour_atts_enabled  ; 1        ; Signed Integer                   ;
; vert_chars           ; 25       ; Signed Integer                   ;
; horiz_chars          ; 80       ; Signed Integer                   ;
; clocks_per_scanline  ; 1600     ; Signed Integer                   ;
; display_top_scanline ; 75       ; Signed Integer                   ;
; display_left_clock   ; 298      ; Signed Integer                   ;
; vert_scanlines       ; 525      ; Signed Integer                   ;
; vsync_scanlines      ; 2        ; Signed Integer                   ;
; hsync_clocks         ; 192      ; Signed Integer                   ;
; vert_pixel_scanlines ; 2        ; Signed Integer                   ;
; clocks_per_pixel     ; 2        ; Signed Integer                   ;
; h_sync_active        ; '0'      ; Enumerated                       ;
; v_sync_active        ; '0'      ; Enumerated                       ;
; default_att          ; 00001111 ; Unsigned Binary                  ;
; ansi_default_att     ; 00001111 ; Unsigned Binary                  ;
; sans_serif_font      ; 1        ; Signed Integer                   ;
+----------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                                                   ; Type                    ;
+------------------------------------+-------------------------------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                       ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                                      ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                     ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                                                      ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                     ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                                                       ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                                                     ; Untyped                 ;
; WIDTH_A                            ; 8                                                                       ; Signed Integer          ;
; WIDTHAD_A                          ; 11                                                                      ; Signed Integer          ;
; NUMWORDS_A                         ; 2048                                                                    ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                            ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                                                    ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                                                    ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                                    ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                                                    ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                                                    ; Untyped                 ;
; WIDTH_B                            ; 1                                                                       ; Signed Integer          ;
; WIDTHAD_B                          ; 1                                                                       ; Signed Integer          ;
; NUMWORDS_B                         ; 0                                                                       ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1                                                                  ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                  ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                  ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                                                  ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                            ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                                                  ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                                                    ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                                    ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                                                    ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                                                    ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                                    ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                                                    ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                                                       ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                                                                       ; Signed Integer          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                    ; Untyped                 ;
; BYTE_SIZE                          ; 8                                                                       ; Signed Integer          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                    ; Untyped                 ;
; INIT_FILE                          ; ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                  ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                                                       ; Signed Integer          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                  ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                  ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                  ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                  ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                         ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                         ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                                                   ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                   ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                                                       ; Signed Integer          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_6fv3                                                         ; Untyped                 ;
+------------------------------------+-------------------------------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_shh2      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_shh2      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_controller:sd1 ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; clkedge_divider ; 50    ; Signed Integer                       ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutLatch:memMapper ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:UART|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:VDU|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:VDU|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                           ;
; Entity Instance                           ; M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; InternalRam32K:SRAM1|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 32768                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; InternalRam8K:SRAM2|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_controller:sd1"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; sdsclk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                ;
; wren_a ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                              ;
; wren_a ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:VDU"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; n_int         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_rts         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fnkeys[12..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fnkeys[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fntoggledkeys ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:UART"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:CPU|T65_ALU:alu"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; p_out[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:CPU"                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; mode      ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdy       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; abort_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; so_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ml_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vp_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vda       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vpa       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 89                          ;
; cycloneiii_ff         ; 870                         ;
;     CLR               ; 57                          ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 388                         ;
;     ENA CLR           ; 94                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 26                          ;
;     ENA SCLR          ; 92                          ;
;     ENA SCLR SLD      ; 24                          ;
;     ENA SLD           ; 52                          ;
;     SCLR              ; 50                          ;
;     SLD               ; 2                           ;
;     plain             ; 64                          ;
; cycloneiii_io_obuf    ; 11                          ;
; cycloneiii_lcell_comb ; 2893                        ;
;     arith             ; 520                         ;
;         2 data inputs ; 316                         ;
;         3 data inputs ; 204                         ;
;     normal            ; 2373                        ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 336                         ;
;         3 data inputs ; 491                         ;
;         4 data inputs ; 1469                        ;
; cycloneiii_ram_block  ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 19.80                       ;
; Average LUT depth     ; 6.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun May 02 14:59:48 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M6502_VGA -c M6502_VGA
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_nealc.vhd
    Info (12022): Found design unit 1: sd_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd Line: 132
    Info (12023): Found entity 1: sd_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd Line: 107
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram4k.vhd
    Info (12022): Found design unit 1: internalram4k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam4K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram8k.vhd
    Info (12022): Found design unit 1: internalram8k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam8K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam8K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam8K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram32k.vhd
    Info (12022): Found design unit 1: internalram32k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam32K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam1K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6502/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_Pack.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6502/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd Line: 104
    Info (12023): Found entity 1: T65_MCode File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6502/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_ALU.vhd Line: 76
    Info (12023): Found entity 1: T65_ALU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_ALU.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6502/t65.vhd
    Info (12022): Found design unit 1: T65-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 97
    Info (12023): Found entity 1: T65 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd
    Info (12022): Found design unit 1: OutLatch-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 23
    Info (12023): Found entity 1: OutLatch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 10
Info (12021): Found 4 design units, including 2 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/counter.vhd
    Info (12022): Found design unit 1: counter-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/Counter.vhd Line: 28
    Info (12022): Found design unit 2: seq_design-FSM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/Counter.vhd Line: 83
    Info (12023): Found entity 1: counter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/Counter.vhd Line: 15
    Info (12023): Found entity 2: seq_design File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/Counter.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/toggle_on_fn_key.vhd
    Info (12022): Found design unit 1: Toggle_On_FN_Key-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Toggle_On_FN_Key.vhd Line: 21
    Info (12023): Found entity 1: Toggle_On_FN_Key File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Toggle_On_FN_Key.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 79
    Info (12023): Found entity 1: SBCTextDisplayRGB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/6502/m6502_basic_rom.vhd
    Info (12022): Found design unit 1: m6502_basic_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/M6502_BASIC_ROM.vhd Line: 52
    Info (12023): Found entity 1: M6502_BASIC_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/M6502_BASIC_ROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd Line: 60
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file m6502_vga.vhd
    Info (12022): Found design unit 1: M6502_VGA-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 82
    Info (12023): Found entity 1: M6502_VGA File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 39
Info (12127): Elaborating entity "M6502_VGA" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at M6502_VGA.vhd(64): used implicit default value for signal "sdClock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at M6502_VGA.vhd(68): used explicit default value for signal "n_sdRamCas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at M6502_VGA.vhd(69): used explicit default value for signal "n_sdRamRas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at M6502_VGA.vhd(70): used explicit default value for signal "n_sdRamWe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at M6502_VGA.vhd(71): used explicit default value for signal "n_sdRamCe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 71
Warning (10540): VHDL Signal Declaration warning at M6502_VGA.vhd(72): used explicit default value for signal "sdRamClk" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at M6502_VGA.vhd(73): used explicit default value for signal "sdRamClkEn" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 73
Warning (10540): VHDL Signal Declaration warning at M6502_VGA.vhd(74): used explicit default value for signal "sdRamAddr" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
Critical Warning (10920): VHDL Incomplete Partial Association warning at M6502_VGA.vhd(170): port or argument "A" has 8/24 unassociated elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 170
Info (12128): Elaborating entity "T65" for hierarchy "T65:CPU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 170
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(100): object "D" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(125): object "B_o" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 125
Info (12128): Elaborating entity "T65_MCode" for hierarchy "T65:CPU|T65_MCode:mcode" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 188
Info (12128): Elaborating entity "T65_ALU" for hierarchy "T65:CPU|T65_ALU:alu" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 221
Info (12128): Elaborating entity "M6502_BASIC_ROM" for hierarchy "M6502_BASIC_ROM:ROM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 186
Info (12128): Elaborating entity "altsyncram" for hierarchy "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/M6502_BASIC_ROM.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/M6502_BASIC_ROM.vhd Line: 84
Info (12133): Instantiated megafunction "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/M6502_BASIC_ROM.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../ROMS/6502/BASIC.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_du81.tdf
    Info (12023): Found entity 1: altsyncram_du81 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_du81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_du81" for hierarchy "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_du81:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "InternalRam32K" for hierarchy "InternalRam32K:SRAM1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 193
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam32K:SRAM1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "InternalRam32K:SRAM1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd Line: 61
Info (12133): Instantiated megafunction "InternalRam32K:SRAM1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3q3.tdf
    Info (12023): Found entity 1: altsyncram_r3q3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_r3q3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_r3q3" for hierarchy "InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/decode_msa.tdf Line: 23
Info (12128): Elaborating entity "decode_msa" for hierarchy "InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|decode_msa:decode3" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_r3q3.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|decode_f8a:rden_decode" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_r3q3.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/mux_6nb.tdf Line: 23
Info (12128): Elaborating entity "mux_6nb" for hierarchy "InternalRam32K:SRAM1|altsyncram:altsyncram_component|altsyncram_r3q3:auto_generated|mux_6nb:mux2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_r3q3.tdf Line: 46
Info (12128): Elaborating entity "InternalRam8K" for hierarchy "InternalRam8K:SRAM2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 203
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam8K:SRAM2|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam8K.vhd Line: 89
Info (12130): Elaborated megafunction instantiation "InternalRam8K:SRAM2|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam8K.vhd Line: 89
Info (12133): Instantiated megafunction "InternalRam8K:SRAM2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam8K.vhd Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a8g1.tdf
    Info (12023): Found entity 1: altsyncram_a8g1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_a8g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a8g1" for hierarchy "InternalRam8K:SRAM2|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:UART" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 213
Info (12128): Elaborating entity "SBCTextDisplayRGB" for hierarchy "SBCTextDisplayRGB:VDU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 230
Info (12128): Elaborating entity "SansBoldRom" for hierarchy "SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 296
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 59
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[0]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_6fv3.tdf Line: 211
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[1]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_6fv3.tdf Line: 214
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[2]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_6fv3.tdf Line: 217
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[3]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_6fv3.tdf Line: 220
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[4]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_6fv3.tdf Line: 223
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[5]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_6fv3.tdf Line: 226
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[6]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_6fv3.tdf Line: 229
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[7]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_6fv3.tdf Line: 232
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6fv3.tdf
    Info (12023): Found entity 1: altsyncram_6fv3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_6fv3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6fv3" for hierarchy "SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 327
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_shh2.tdf
    Info (12023): Found entity 1: altsyncram_shh2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_shh2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_shh2" for hierarchy "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Toggle_On_FN_Key" for hierarchy "Toggle_On_FN_Key:FNKey1Toggle" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 259
Info (12128): Elaborating entity "sd_controller" for hierarchy "sd_controller:sd1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 275
Info (12128): Elaborating entity "OutLatch" for hierarchy "OutLatch:memMapper" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 290
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer T65:CPU|Mux73 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|PCAdder[3] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:CPU|T65_MCode:mcode|Mux124 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd Line: 206
    Warning (19017): Found clock multiplexer T65:CPU|T65_MCode:mcode|Mux74 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd Line: 681
    Warning (19017): Found clock multiplexer T65:CPU|Mux72 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|PCAdder[4] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:CPU|Mux71 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|PCAdder[5] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:CPU|Mux70 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|PCAdder[6] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:CPU|Mux69 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|PCAdder[7] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:CPU|Mux68 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|Mux67 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|Mux66 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|Mux65 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|Mux64 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|Mux63 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|Mux62 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|Mux61 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|Mux75 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|PCAdder[1] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:CPU|Mux74 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:CPU|PCAdder[2] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer w_n_VDUCS~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 103
    Warning (19017): Found clock multiplexer w_n_aciaCS~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 106
Warning (276027): Inferred dual-clock RAM node "bufferedUART:UART|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "SBCTextDisplayRGB:VDU|kbBuffer" is uninferred due to inappropriate RAM size File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 162
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:UART|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:VDU|Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:VDU|Mod1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 410
Info (12130): Elaborated megafunction instantiation "bufferedUART:UART|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:UART|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/altsyncram_3ce1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:VDU|lpm_divide:Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:VDU|lpm_divide:Mod0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/lpm_divide_icm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/db/add_sub_8pc.tdf Line: 23
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "n_sRamCS" and its non-tri-state driver. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 47
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "n_sRamCS" is moved to its source File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 47
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 530
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "n_sRamCS~synth" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 47
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdClock" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 64
    Warning (13410): Pin "n_sdRamCas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 68
    Warning (13410): Pin "n_sdRamRas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 69
    Warning (13410): Pin "n_sdRamWe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 70
    Warning (13410): Pin "n_sdRamCe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 71
    Warning (13410): Pin "sdRamClk" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 72
    Warning (13410): Pin "sdRamClkEn" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 73
    Warning (13410): Pin "sdRamAddr[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[13]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
    Warning (13410): Pin "sdRamAddr[14]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 74
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register sd_controller:sd1|driveLED will power up to Low File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd Line: 127
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[7] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd Line: 561
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[6] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd Line: 561
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[3] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd Line: 561
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sdRamData[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
    Warning (15610): No output dependent on input pin "sdRamData[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6502_VGA/M6502_VGA.vhd Line: 75
Info (21057): Implemented 3306 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 11 bidirectional pins
    Info (21061): Implemented 3137 logic cells
    Info (21064): Implemented 80 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Sun May 02 15:00:22 2021
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:54


