
AVRASM ver. 2.1.30  C:\Users\i-core\Desktop\project2\Debug\List\project2.asm Mon Jan 06 23:14:48 2020

C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1095): warning: Register r5 already defined by the .DEF directive
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1096): warning: Register r6 already defined by the .DEF directive
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1097): warning: Register r7 already defined by the .DEF directive
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1098): warning: Register r8 already defined by the .DEF directive
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1099): warning: Register r9 already defined by the .DEF directive
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1100): warning: Register r10 already defined by the .DEF directive
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1101): warning: Register r11 already defined by the .DEF directive
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1102): warning: Register r12 already defined by the .DEF directive
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1103): warning: Register r13 already defined by the .DEF directive
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1104): warning: Register r4 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.32 Evaluation
                 ;(C) Copyright 1998-2017 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Mode 2
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2M
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _a=R5
                 	.DEF _x=R6
                 	.DEF _x_msb=R7
                 	.DEF _t=R8
                 	.DEF _t_msb=R9
                 	.DEF _y=R10
                 	.DEF _y_msb=R11
                 	.DEF _b=R12
                 	.DEF _b_msb=R13
                 	.DEF __lcd_x=R4
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0059 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 00ce 	JMP  _timer2_comp_isr
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 00f2 	JMP  _adc_isr
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 00c2 	JMP  _ext_int2_isr
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G105:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G105:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000033 0000
000034 0000      	.DB  0x0,0x0,0x0,0x0
000035 0000
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1144): warning: .cseg .db misalignment - padding zero byte
000036 0000      	.DB  0x0,0x0,0x0
                 
                 _0x3:
000037 6666
000038 3f66      	.DB  0x66,0x66,0x66,0x3F
                 _0x0:
000039 7073
00003a 6565
00003b 3d64
00003c 4100      	.DB  0x73,0x70,0x65,0x65,0x64,0x3D,0x0,0x41
00003d 4344
00003e 003d      	.DB  0x44,0x43,0x3D,0x0
                 _0x2000060:
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1152): warning: .cseg .db misalignment - padding zero byte
00003f 0001      	.DB  0x1
                 _0x2000000:
000040 4e2d
000041 4e41
000042 4900
000043 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
C:\Users\i-core\Desktop\project2\Debug\List\project2.asm(1155): warning: .cseg .db misalignment - padding zero byte
000044 0000      	.DB  0x0
                 _0x2020003:
000045 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000046 0007      	.DW  0x07
000047 0005      	.DW  0x05
000048 0066      	.DW  __REG_VARS*2
                 
000049 0004      	.DW  0x04
00004a 0172      	.DW  _kp
00004b 006e      	.DW  _0x3*2
                 
00004c 0007      	.DW  0x07
00004d 0160      	.DW  _0xA
00004e 0072      	.DW  _0x0*2
                 
00004f 0005      	.DW  0x05
000050 0167      	.DW  _0xA+7
000051 0079      	.DW  _0x0*2+7
                 
000052 0001      	.DW  0x01
000053 0182      	.DW  __seed_G100
000054 007e      	.DW  _0x2000060*2
                 
000055 0002      	.DW  0x02
000056 0186      	.DW  __base_y_G101
000057 008a      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
000058 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000059 94f8      	CLI
00005a 27ee      	CLR  R30
00005b bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00005c e0f1      	LDI  R31,1
00005d bffb      	OUT  GICR,R31
00005e bfeb      	OUT  GICR,R30
00005f bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000060 e08d      	LDI  R24,(14-2)+1
000061 e0a2      	LDI  R26,2
000062 27bb      	CLR  R27
                 __CLEAR_REG:
000063 93ed      	ST   X+,R30
000064 958a      	DEC  R24
000065 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000066 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000067 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000068 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000069 93ed      	ST   X+,R30
00006a 9701      	SBIW R24,1
00006b f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00006c e8ec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00006d e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00006e 9185      	LPM  R24,Z+
00006f 9195      	LPM  R25,Z+
000070 9700      	SBIW R24,0
000071 f061      	BREQ __GLOBAL_INI_END
000072 91a5      	LPM  R26,Z+
000073 91b5      	LPM  R27,Z+
000074 9005      	LPM  R0,Z+
000075 9015      	LPM  R1,Z+
000076 01bf      	MOVW R22,R30
000077 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000078 9005      	LPM  R0,Z+
000079 920d      	ST   X+,R0
00007a 9701      	SBIW R24,1
00007b f7e1      	BRNE __GLOBAL_INI_LOOP
00007c 01fb      	MOVW R30,R22
00007d cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00007e e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00007f bfed      	OUT  SPL,R30
000080 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000081 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000082 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000083 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000084 940c 00f4 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0x00
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the CodeWizardAVR V3.32
                 ;Automatic Program Generator
                 ;© Copyright 1998-2017 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 27/11/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdlib.h>
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;  unsigned char a=0;
                 ;  unsigned int x=0;
                 ;  unsigned int t=0;
                 ;  unsigned int y=0;
                 ;  unsigned char *b;
                 ;  unsigned char *c;
                 ; float  pre_error;
                 ;  float kp=0.9;
                 
                 	.DSEG
                 ;//  float ki=0;
                 ;//  float kd=10000000000;
                 ;  float error;
                 ;  float Pout;
                 ;//  float integral;
                 ;//  float Dout;
                 ;//  float Iout;
                 ;//  float derivative;
                 ;  float output;
                 ;
                 ;
                 ;float PID(float setpoint,float pv)
                 ; 0000 0032 {error=setpoint-pv;
                 
                 	.CSEG
                 _PID:
                 ; .FSTART _PID
000086 d1f3      	RCALL __PUTPARD2
                 ;	setpoint -> Y+4
                 ;	pv -> Y+0
000087 d1e8      	RCALL __GETD2S0
                +
000088 81ec     +LDD R30 , Y + 4
000089 81fd     +LDD R31 , Y + 4 + 1
00008a 816e     +LDD R22 , Y + 4 + 2
00008b 817f     +LDD R23 , Y + 4 + 3
                 	__GETD1S 4
00008c d28b      	RCALL __SUBF12
00008d 93e0 0176 	STS  _error,R30
00008f 93f0 0177 	STS  _error+1,R31
000091 9360 0178 	STS  _error+2,R22
000093 9370 0179 	STS  _error+3,R23
                 ; 0000 0033 Pout=kp*error;
000095 d192      	RCALL SUBOPT_0x0
000096 91a0 0172 	LDS  R26,_kp
000098 91b0 0173 	LDS  R27,_kp+1
00009a 9180 0174 	LDS  R24,_kp+2
00009c 9190 0175 	LDS  R25,_kp+3
00009e d2ca      	RCALL __MULF12
00009f 93e0 017a 	STS  _Pout,R30
0000a1 93f0 017b 	STS  _Pout+1,R31
0000a3 9360 017c 	STS  _Pout+2,R22
0000a5 9370 017d 	STS  _Pout+3,R23
                 ; 0000 0034 //integral+=error*dt;
                 ; 0000 0035 //Iout=ki*integral;
                 ; 0000 0036 //derivative=(error-pre_error)/dt;
                 ; 0000 0037 //Dout=kd*derivative;
                 ; 0000 0038 output=Pout;
0000a7 93e0 017e 	STS  _output,R30
0000a9 93f0 017f 	STS  _output+1,R31
0000ab 9360 0180 	STS  _output+2,R22
0000ad 9370 0181 	STS  _output+3,R23
                 ; 0000 0039 pre_error=error;
0000af d178      	RCALL SUBOPT_0x0
0000b0 93e0 016e 	STS  _pre_error,R30
0000b2 93f0 016f 	STS  _pre_error+1,R31
0000b4 9360 0170 	STS  _pre_error+2,R22
0000b6 9370 0171 	STS  _pre_error+3,R23
                 ; 0000 003A return output;
0000b8 91e0 017e 	LDS  R30,_output
0000ba 91f0 017f 	LDS  R31,_output+1
0000bc 9160 0180 	LDS  R22,_output+2
0000be 9170 0181 	LDS  R23,_output+3
0000c0 9628      	ADIW R28,8
0000c1 9508      	RET
                 ; 0000 003B }
                 ; .FEND
                 ;interrupt [EXT_INT2] void ext_int2_isr(void)
                 ; 0000 003D {
                 _ext_int2_isr:
                 ; .FSTART _ext_int2_isr
0000c2 93ea      	ST   -Y,R30
0000c3 93fa      	ST   -Y,R31
0000c4 b7ef      	IN   R30,SREG
0000c5 93ea      	ST   -Y,R30
                 ; 0000 003E x++;
0000c6 01f3      	MOVW R30,R6
0000c7 9631      	ADIW R30,1
0000c8 013f      	MOVW R6,R30
                 ; 0000 003F }
0000c9 91e9      	LD   R30,Y+
0000ca bfef      	OUT  SREG,R30
0000cb 91f9      	LD   R31,Y+
0000cc 91e9      	LD   R30,Y+
0000cd 9518      	RETI
                 ; .FEND
                 ;// Timer2 output compare interrupt service routine
                 ;interrupt [TIM2_COMP] void timer2_comp_isr(void)
                 ; 0000 0042 {t++;
                 _timer2_comp_isr:
                 ; .FSTART _timer2_comp_isr
0000ce 920a      	ST   -Y,R0
0000cf 921a      	ST   -Y,R1
0000d0 939a      	ST   -Y,R25
0000d1 93aa      	ST   -Y,R26
0000d2 93ba      	ST   -Y,R27
0000d3 93ea      	ST   -Y,R30
0000d4 93fa      	ST   -Y,R31
0000d5 b7ef      	IN   R30,SREG
0000d6 93ea      	ST   -Y,R30
0000d7 01f4      	MOVW R30,R8
0000d8 9631      	ADIW R30,1
0000d9 014f      	MOVW R8,R30
                 ; 0000 0043 if(t==1000)
0000da eee8      	LDI  R30,LOW(1000)
0000db e0f3      	LDI  R31,HIGH(1000)
0000dc 15e8      	CP   R30,R8
0000dd 05f9      	CPC  R31,R9
0000de f449      	BRNE _0x4
                 ; 0000 0044 {y=x/20;
0000df 01d3      	MOVW R26,R6
0000e0 e1e4      	LDI  R30,LOW(20)
0000e1 e0f0      	LDI  R31,HIGH(20)
0000e2 d17a      	RCALL __DIVW21U
0000e3 015f      	MOVW R10,R30
                 ; 0000 0045 t=0;
0000e4 2488      	CLR  R8
0000e5 2499      	CLR  R9
                 ; 0000 0046 x=0;
0000e6 2466      	CLR  R6
0000e7 2477      	CLR  R7
                 ; 0000 0047 }}
                 _0x4:
0000e8 91e9      	LD   R30,Y+
0000e9 bfef      	OUT  SREG,R30
0000ea 91f9      	LD   R31,Y+
0000eb 91e9      	LD   R30,Y+
0000ec 91b9      	LD   R27,Y+
0000ed 91a9      	LD   R26,Y+
0000ee 9199      	LD   R25,Y+
0000ef 9019      	LD   R1,Y+
0000f0 9009      	LD   R0,Y+
0000f1 9518      	RETI
                 ; .FEND
                 ;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (1<<ADLAR))
                 ;
                 ;// ADC interrupt service routine
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 004E {
                 _adc_isr:
                 ; .FSTART _adc_isr
                 ; 0000 004F 
                 ; 0000 0050 // Read the 8 most significant bits
                 ; 0000 0051 // of the AD conversion result
                 ; 0000 0052 a=ADCH;
0000f2 b055      	IN   R5,5
                 ; 0000 0053 // Place your code here
                 ; 0000 0054 
                 ; 0000 0055 }
0000f3 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0058 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0059 // Declare your local variables here
                 ; 0000 005A 
                 ; 0000 005B // Input/Output Ports initialization
                 ; 0000 005C // Port A initialization
                 ; 0000 005D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 005E DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000f4 e0e0      	LDI  R30,LOW(0)
0000f5 bbea      	OUT  0x1A,R30
                 ; 0000 005F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0060 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000f6 bbeb      	OUT  0x1B,R30
                 ; 0000 0061 
                 ; 0000 0062 // Port B initialization
                 ; 0000 0063 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 0064 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (1<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000f7 e0e8      	LDI  R30,LOW(8)
0000f8 bbe7      	OUT  0x17,R30
                 ; 0000 0065 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=1 Bit2=P Bit1=T Bit0=T
                 ; 0000 0066 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (1<<PORTB3) | (1<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000f9 e0ec      	LDI  R30,LOW(12)
0000fa bbe8      	OUT  0x18,R30
                 ; 0000 0067 
                 ; 0000 0068 // Port C initialization
                 ; 0000 0069 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 006A DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000fb e0e0      	LDI  R30,LOW(0)
0000fc bbe4      	OUT  0x14,R30
                 ; 0000 006B // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 006C PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000fd bbe5      	OUT  0x15,R30
                 ; 0000 006D 
                 ; 0000 006E // Port D initialization
                 ; 0000 006F // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0070 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000fe bbe1      	OUT  0x11,R30
                 ; 0000 0071 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0072 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000ff bbe2      	OUT  0x12,R30
                 ; 0000 0073 
                 ; 0000 0074 // Timer/Counter 0 initialization
                 ; 0000 0075 // Clock source: System Clock
                 ; 0000 0076 // Clock value: 125.000 kHz
                 ; 0000 0077 // Mode: Fast PWM top=0xFF
                 ; 0000 0078 TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (1<<WGM01) | (0<<CS02) | (1<<CS01) | (0<<CS00);
000100 e6ea      	LDI  R30,LOW(106)
000101 bfe3      	OUT  0x33,R30
                 ; 0000 0079 TCNT0=0x00;
000102 e0e0      	LDI  R30,LOW(0)
000103 bfe2      	OUT  0x32,R30
                 ; 0000 007A 
                 ; 0000 007B 
                 ; 0000 007C // Timer/Counter 1 initialization
                 ; 0000 007D // Clock source: System Clock
                 ; 0000 007E // Clock value: Timer1 Stopped
                 ; 0000 007F // Mode: Normal top=0xFFFF
                 ; 0000 0080 // OC1A output: Disconnected
                 ; 0000 0081 // OC1B output: Disconnected
                 ; 0000 0082 // Noise Canceler: Off
                 ; 0000 0083 // Input Capture on Falling Edge
                 ; 0000 0084 // Timer1 Overflow Interrupt: Off
                 ; 0000 0085 // Input Capture Interrupt: Off
                 ; 0000 0086 // Compare A Match Interrupt: Off
                 ; 0000 0087 // Compare B Match Interrupt: Off
                 ; 0000 0088 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000104 bdef      	OUT  0x2F,R30
                 ; 0000 0089 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000105 bdee      	OUT  0x2E,R30
                 ; 0000 008A TCNT1H=0x00;
000106 bded      	OUT  0x2D,R30
                 ; 0000 008B TCNT1L=0x00;
000107 bdec      	OUT  0x2C,R30
                 ; 0000 008C ICR1H=0x00;
000108 bde7      	OUT  0x27,R30
                 ; 0000 008D ICR1L=0x00;
000109 bde6      	OUT  0x26,R30
                 ; 0000 008E OCR1AH=0x00;
00010a bdeb      	OUT  0x2B,R30
                 ; 0000 008F OCR1AL=0x00;
00010b bdea      	OUT  0x2A,R30
                 ; 0000 0090 OCR1BH=0x00;
00010c bde9      	OUT  0x29,R30
                 ; 0000 0091 OCR1BL=0x00;
00010d bde8      	OUT  0x28,R30
                 ; 0000 0092 
                 ; 0000 0093 // Timer/Counter 2 initialization
                 ; 0000 0094 // Clock source: System Clock
                 ; 0000 0095 // Mode: CTC top=OCR2A
                 ; 0000 0096 
                 ; 0000 0097 ASSR=0<<AS2;
00010e bde2      	OUT  0x22,R30
                 ; 0000 0098 TCCR2=0b00001010;
00010f e0ea      	LDI  R30,LOW(10)
000110 bde5      	OUT  0x25,R30
                 ; 0000 0099 TCNT2=0x00;
000111 e0e0      	LDI  R30,LOW(0)
000112 bde4      	OUT  0x24,R30
                 ; 0000 009A OCR2=124;
000113 e7ec      	LDI  R30,LOW(124)
000114 bde3      	OUT  0x23,R30
                 ; 0000 009B 
                 ; 0000 009C // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 009D TIMSK=(1<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000115 e8e0      	LDI  R30,LOW(128)
000116 bfe9      	OUT  0x39,R30
                 ; 0000 009E 
                 ; 0000 009F // External Interrupt(s) initialization
                 ; 0000 00A0 // INT0: Off
                 ; 0000 00A1 // INT1: Off
                 ; 0000 00A2 // INT2: On
                 ; 0000 00A3 // INT2 Mode: Rising Edge
                 ; 0000 00A4 GICR|=(0<<INT1) | (0<<INT0) | (1<<INT2);
000117 b7eb      	IN   R30,0x3B
000118 62e0      	ORI  R30,0x20
000119 bfeb      	OUT  0x3B,R30
                 ; 0000 00A5 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00011a e0e0      	LDI  R30,LOW(0)
00011b bfe5      	OUT  0x35,R30
                 ; 0000 00A6 MCUCSR=(1<<ISC2);
00011c e4e0      	LDI  R30,LOW(64)
00011d bfe4      	OUT  0x34,R30
                 ; 0000 00A7 GIFR=(0<<INTF1) | (0<<INTF0) | (1<<INTF2);
00011e e2e0      	LDI  R30,LOW(32)
00011f bfea      	OUT  0x3A,R30
                 ; 0000 00A8 
                 ; 0000 00A9 // USART initialization
                 ; 0000 00AA // USART disabled
                 ; 0000 00AB UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000120 e0e0      	LDI  R30,LOW(0)
000121 b9ea      	OUT  0xA,R30
                 ; 0000 00AC 
                 ; 0000 00AD // Analog Comparator initialization
                 ; 0000 00AE // Analog Comparator: Off
                 ; 0000 00AF // The Analog Comparator's positive input is
                 ; 0000 00B0 // connected to the AIN0 pin
                 ; 0000 00B1 // The Analog Comparator's negative input is
                 ; 0000 00B2 // connected to the AIN1 pin
                 ; 0000 00B3 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000122 e8e0      	LDI  R30,LOW(128)
000123 b9e8      	OUT  0x8,R30
                 ; 0000 00B4 
                 ; 0000 00B5 // ADC initialization
                 ; 0000 00B6 // ADC Clock frequency: 125.000 kHz
                 ; 0000 00B7 // ADC Voltage Reference: AREF pin
                 ; 0000 00B8 // ADC Auto Trigger Source: Free Running
                 ; 0000 00B9 // Only the 8 most significant bits of
                 ; 0000 00BA // the AD conversion result are used
                 ; 0000 00BB ADMUX=0b00100100;
000124 e2e4      	LDI  R30,LOW(36)
000125 b9e7      	OUT  0x7,R30
                 ; 0000 00BC ADCSRA=(1<<ADEN) | (0<<ADSC) | (1<<ADATE) | (0<<ADIF) | (1<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
000126 eaeb      	LDI  R30,LOW(171)
000127 b9e6      	OUT  0x6,R30
                 ; 0000 00BD SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000128 e0e0      	LDI  R30,LOW(0)
000129 bfe0      	OUT  0x30,R30
                 ; 0000 00BE 
                 ; 0000 00BF // SPI initialization
                 ; 0000 00C0 // SPI disabled
                 ; 0000 00C1 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00012a b9ed      	OUT  0xD,R30
                 ; 0000 00C2 
                 ; 0000 00C3 // TWI initialization
                 ; 0000 00C4 // TWI disabled
                 ; 0000 00C5 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00012b bfe6      	OUT  0x36,R30
                 ; 0000 00C6 
                 ; 0000 00C7 // Alphanumeric LCD initialization
                 ; 0000 00C8 // Connections are specified in the
                 ; 0000 00C9 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00CA // RS - PORTD Bit 0
                 ; 0000 00CB // RD - PORTD Bit 1
                 ; 0000 00CC // EN - PORTD Bit 2
                 ; 0000 00CD // D4 - PORTD Bit 4
                 ; 0000 00CE // D5 - PORTD Bit 5
                 ; 0000 00CF // D6 - PORTD Bit 6
                 ; 0000 00D0 // D7 - PORTD Bit 7
                 ; 0000 00D1 // Characters/line: 16
                 ; 0000 00D2 lcd_init(16);
00012c e1a0      	LDI  R26,LOW(16)
00012d d0cf      	RCALL _lcd_init
                 ; 0000 00D3 #asm("sei")
00012e 9478      	SEI
                 ; 0000 00D4 ADCSRA.6=1;
00012f 9a36      	SBI  0x6,6
                 ; 0000 00D5 while (1)
                 _0x7:
                 ; 0000 00D6       {OCR0= PID(a,y);
000130 2de5      	MOV  R30,R5
000131 27ff      	CLR  R31
000132 2766      	CLR  R22
000133 2777      	CLR  R23
000134 d1b0      	RCALL __CDF1
000135 d13f      	RCALL __PUTPARD1
000136 01f5      	MOVW R30,R10
000137 2766      	CLR  R22
000138 2777      	CLR  R23
000139 d1ab      	RCALL __CDF1
00013a 01df      	MOVW R26,R30
00013b 01cb      	MOVW R24,R22
00013c df49      	RCALL _PID
00013d d16e      	RCALL __CFD1U
00013e bfec      	OUT  0x3C,R30
                 ; 0000 00D7       delay_ms(1000);
00013f eea8      	LDI  R26,LOW(1000)
000140 e0b3      	LDI  R27,HIGH(1000)
000141 d275      	RCALL _delay_ms
                 ; 0000 00D8       lcd_clear();
000142 d088      	RCALL _lcd_clear
                 ; 0000 00D9       lcd_puts("speed=");
                +
000143 e6a0     +LDI R26 , LOW ( _0xA + ( 0 ) )
000144 e0b1     +LDI R27 , HIGH ( _0xA + ( 0 ) )
                 	__POINTW2MN _0xA,0
000145 d0a8      	RCALL _lcd_puts
                 ; 0000 00DA       lcd_gotoxy(8,0);
000146 e0e8      	LDI  R30,LOW(8)
000147 93ea      	ST   -Y,R30
000148 e0a0      	LDI  R26,LOW(0)
000149 d06e      	RCALL _lcd_gotoxy
                 ; 0000 00DB 
                 ; 0000 00DC       itoa(y,b);
00014a 92ba      	ST   -Y,R11
00014b 92aa      	ST   -Y,R10
00014c 01d6      	MOVW R26,R12
00014d d01a      	RCALL _itoa
                 ; 0000 00DD       lcd_puts(b);
00014e 01d6      	MOVW R26,R12
00014f d09e      	RCALL _lcd_puts
                 ; 0000 00DE       lcd_gotoxy(0,1);
000150 e0e0      	LDI  R30,LOW(0)
000151 93ea      	ST   -Y,R30
000152 e0a1      	LDI  R26,LOW(1)
000153 d064      	RCALL _lcd_gotoxy
                 ; 0000 00DF       lcd_puts("ADC=");
                +
000154 e6a7     +LDI R26 , LOW ( _0xA + ( 7 ) )
000155 e0b1     +LDI R27 , HIGH ( _0xA + ( 7 ) )
                 	__POINTW2MN _0xA,7
000156 d097      	RCALL _lcd_puts
                 ; 0000 00E0       lcd_gotoxy(8,1);
000157 e0e8      	LDI  R30,LOW(8)
000158 93ea      	ST   -Y,R30
000159 e0a1      	LDI  R26,LOW(1)
00015a d05d      	RCALL _lcd_gotoxy
                 ; 0000 00E1        itoa(a,c);
00015b 2de5      	MOV  R30,R5
00015c e0f0      	LDI  R31,0
00015d 93fa      	ST   -Y,R31
00015e 93ea      	ST   -Y,R30
00015f d0d1      	RCALL SUBOPT_0x1
000160 d007      	RCALL _itoa
                 ; 0000 00E2        lcd_puts(c);
000161 d0cf      	RCALL SUBOPT_0x1
000162 d08b      	RCALL _lcd_puts
                 ; 0000 00E3       delay_ms(10);
000163 e0aa      	LDI  R26,LOW(10)
000164 e0b0      	LDI  R27,0
000165 d251      	RCALL _delay_ms
                 ; 0000 00E4 
                 ; 0000 00E5 
                 ; 0000 00E6       } }
000166 cfc9      	RJMP _0x7
                 _0xB:
000167 cfff      	RJMP _0xB
                 ; .FEND
                 
                 	.DSEG
                 _0xA:
000160           	.BYTE 0xC
                 ;
                 
                 	.CSEG
                 _itoa:
                 ; .FSTART _itoa
000168 93ba      	ST   -Y,R27
000169 93aa      	ST   -Y,R26
00016a 91a9          ld   r26,y+
00016b 91b9          ld   r27,y+
00016c 91e9          ld   r30,y+
00016d 91f9          ld   r31,y+
00016e 9630          adiw r30,0
00016f f42a          brpl __itoa0
000170 95e0          com  r30
000171 95f0          com  r31
000172 9631          adiw r30,1
000173 e26d          ldi  r22,'-'
000174 936d          st   x+,r22
                 __itoa0:
000175 94e8          clt
000176 e180          ldi  r24,low(10000)
000177 e297          ldi  r25,high(10000)
000178 d00d          rcall __itoa1
000179 ee88          ldi  r24,low(1000)
00017a e093          ldi  r25,high(1000)
00017b d00a          rcall __itoa1
00017c e684          ldi  r24,100
00017d 2799          clr  r25
00017e d007          rcall __itoa1
00017f e08a          ldi  r24,10
000180 d005          rcall __itoa1
000181 2f6e          mov  r22,r30
000182 d010          rcall __itoa5
000183 2766          clr  r22
000184 936c          st   x,r22
000185 9508          ret
                 
                 __itoa1:
000186 2766          clr	 r22
                 __itoa2:
000187 17e8          cp   r30,r24
000188 07f9          cpc  r31,r25
000189 f020          brlo __itoa3
00018a 9563          inc  r22
00018b 1be8          sub  r30,r24
00018c 0bf9          sbc  r31,r25
00018d f7c9          brne __itoa2
                 __itoa3:
00018e 2366          tst  r22
00018f f411          brne __itoa4
000190 f016          brts __itoa5
000191 9508          ret
                 __itoa4:
000192 9468          set
                 __itoa5:
000193 5d60          subi r22,-0x30
000194 936d          st   x+,r22
000195 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G101:
                 ; .FSTART __lcd_write_nibble_G101
000196 931a      	ST   -Y,R17
000197 2f1a      	MOV  R17,R26
000198 b3e2      	IN   R30,0x12
000199 70ef      	ANDI R30,LOW(0xF)
00019a 2fae      	MOV  R26,R30
00019b 2fe1      	MOV  R30,R17
00019c 7fe0      	ANDI R30,LOW(0xF0)
00019d 2bea      	OR   R30,R26
00019e bbe2      	OUT  0x12,R30
                +
00019f e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
0001a0 958a     +DEC R24
0001a1 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
0001a2 9a92      	SBI  0x12,2
                +
0001a3 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
0001a4 958a     +DEC R24
0001a5 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
0001a6 9892      	CBI  0x12,2
                +
0001a7 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
0001a8 958a     +DEC R24
0001a9 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
0001aa c07b      	RJMP _0x20C0001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0001ab 93aa      	ST   -Y,R26
0001ac 81a8      	LD   R26,Y
0001ad dfe8      	RCALL __lcd_write_nibble_G101
0001ae 81e8          ld    r30,y
0001af 95e2          swap  r30
0001b0 83e8          st    y,r30
0001b1 81a8      	LD   R26,Y
0001b2 dfe3      	RCALL __lcd_write_nibble_G101
                +
0001b3 e181     +LDI R24 , LOW ( 17 )
                +__DELAY_USB_LOOP :
0001b4 958a     +DEC R24
0001b5 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 17
0001b6 9621      	ADIW R28,1
0001b7 9508      	RET
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0001b8 931a      	ST   -Y,R17
0001b9 930a      	ST   -Y,R16
0001ba 2f1a      	MOV  R17,R26
0001bb 810a      	LDD  R16,Y+2
0001bc 2fe1      	MOV  R30,R17
0001bd e0f0      	LDI  R31,0
0001be 57ea      	SUBI R30,LOW(-__base_y_G101)
0001bf 4ffe      	SBCI R31,HIGH(-__base_y_G101)
0001c0 81e0      	LD   R30,Z
0001c1 0fe0      	ADD  R30,R16
0001c2 2fae      	MOV  R26,R30
0001c3 dfe7      	RCALL __lcd_write_data
0001c4 2e40      	MOV  R4,R16
0001c5 9310 018a 	STS  __lcd_y,R17
0001c7 8119      	LDD  R17,Y+1
0001c8 8108      	LDD  R16,Y+0
0001c9 9623      	ADIW R28,3
0001ca 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0001cb e0a2      	LDI  R26,LOW(2)
0001cc d069      	RCALL SUBOPT_0x2
0001cd e0ac      	LDI  R26,LOW(12)
0001ce dfdc      	RCALL __lcd_write_data
0001cf e0a1      	LDI  R26,LOW(1)
0001d0 d065      	RCALL SUBOPT_0x2
0001d1 e0e0      	LDI  R30,LOW(0)
0001d2 93e0 018a 	STS  __lcd_y,R30
0001d4 2e4e      	MOV  R4,R30
0001d5 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0001d6 931a      	ST   -Y,R17
0001d7 2f1a      	MOV  R17,R26
0001d8 301a      	CPI  R17,10
0001d9 f021      	BREQ _0x2020005
0001da 91e0 018b 	LDS  R30,__lcd_maxx
0001dc 164e      	CP   R4,R30
0001dd f050      	BRLO _0x2020004
                 _0x2020005:
0001de e0e0      	LDI  R30,LOW(0)
0001df 93ea      	ST   -Y,R30
0001e0 91a0 018a 	LDS  R26,__lcd_y
0001e2 5faf      	SUBI R26,-LOW(1)
0001e3 93a0 018a 	STS  __lcd_y,R26
0001e5 dfd2      	RCALL _lcd_gotoxy
0001e6 301a      	CPI  R17,10
0001e7 f1f1      	BREQ _0x20C0001
                 _0x2020004:
0001e8 9443      	INC  R4
0001e9 9a90      	SBI  0x12,0
0001ea 2fa1      	MOV  R26,R17
0001eb dfbf      	RCALL __lcd_write_data
0001ec 9890      	CBI  0x12,0
0001ed c038      	RJMP _0x20C0001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
0001ee d051      	RCALL __SAVELOCR4
0001ef 019d      	MOVW R18,R26
                 _0x2020008:
0001f0 01d9      	MOVW R26,R18
                +
0001f1 5f2f     +SUBI R18 , LOW ( - 1 )
0001f2 4f3f     +SBCI R19 , HIGH ( - 1 )
                 	__ADDWRN 18,19,1
0001f3 91ec      	LD   R30,X
0001f4 2f1e      	MOV  R17,R30
0001f5 30e0      	CPI  R30,0
0001f6 f019      	BREQ _0x202000A
0001f7 2fa1      	MOV  R26,R17
0001f8 dfdd      	RCALL _lcd_putchar
0001f9 cff6      	RJMP _0x2020008
                 _0x202000A:
0001fa d04a      	RCALL __LOADLOCR4
0001fb 9624      	ADIW R28,4
0001fc 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0001fd 931a      	ST   -Y,R17
0001fe 2f1a      	MOV  R17,R26
0001ff b3e1      	IN   R30,0x11
000200 6fe0      	ORI  R30,LOW(0xF0)
000201 bbe1      	OUT  0x11,R30
000202 9a8a      	SBI  0x11,2
000203 9a88      	SBI  0x11,0
000204 9a89      	SBI  0x11,1
000205 9892      	CBI  0x12,2
000206 9890      	CBI  0x12,0
000207 9891      	CBI  0x12,1
000208 9310 018b 	STS  __lcd_maxx,R17
00020a 2fe1      	MOV  R30,R17
00020b 58e0      	SUBI R30,-LOW(128)
                +
00020c 93e0 0188+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
00020e 2fe1      	MOV  R30,R17
00020f 54e0      	SUBI R30,-LOW(192)
                +
000210 93e0 0189+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
000212 e1a4      	LDI  R26,LOW(20)
000213 e0b0      	LDI  R27,0
000214 d1a2      	RCALL _delay_ms
000215 d024      	RCALL SUBOPT_0x3
000216 d023      	RCALL SUBOPT_0x3
000217 d022      	RCALL SUBOPT_0x3
000218 e2a0      	LDI  R26,LOW(32)
000219 df7c      	RCALL __lcd_write_nibble_G101
                +
00021a e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
00021b 958a     +DEC R24
00021c f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
00021d e2a8      	LDI  R26,LOW(40)
00021e df8c      	RCALL __lcd_write_data
00021f e0a4      	LDI  R26,LOW(4)
000220 df8a      	RCALL __lcd_write_data
000221 e8a5      	LDI  R26,LOW(133)
000222 df88      	RCALL __lcd_write_data
000223 e0a6      	LDI  R26,LOW(6)
000224 df86      	RCALL __lcd_write_data
000225 dfa5      	RCALL _lcd_clear
                 _0x20C0001:
000226 9119      	LD   R17,Y+
000227 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.DSEG
                 _c:
00016c           	.BYTE 0x2
                 _pre_error:
00016e           	.BYTE 0x4
                 _kp:
000172           	.BYTE 0x4
                 _error:
000176           	.BYTE 0x4
                 _Pout:
00017a           	.BYTE 0x4
                 _output:
00017e           	.BYTE 0x4
                 __seed_G100:
000182           	.BYTE 0x4
                 __base_y_G101:
000186           	.BYTE 0x4
                 __lcd_y:
00018a           	.BYTE 0x1
                 __lcd_maxx:
00018b           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x0:
000228 91e0 0176 	LDS  R30,_error
00022a 91f0 0177 	LDS  R31,_error+1
00022c 9160 0178 	LDS  R22,_error+2
00022e 9170 0179 	LDS  R23,_error+3
000230 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000231 91a0 016c 	LDS  R26,_c
000233 91b0 016d 	LDS  R27,_c+1
000235 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
000236 df74      	RCALL __lcd_write_data
000237 e0a3      	LDI  R26,LOW(3)
000238 e0b0      	LDI  R27,0
000239 c17d      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x3:
00023a e3a0      	LDI  R26,LOW(48)
00023b df5a      	RCALL __lcd_write_nibble_G101
                +
00023c e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
00023d 958a     +DEC R24
00023e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
00023f 9508      	RET
                 
                 ;RUNTIME LIBRARY
                 
                 	.CSEG
                 __SAVELOCR4:
000240 933a      	ST   -Y,R19
                 __SAVELOCR3:
000241 932a      	ST   -Y,R18
                 __SAVELOCR2:
000242 931a      	ST   -Y,R17
000243 930a      	ST   -Y,R16
000244 9508      	RET
                 
                 __LOADLOCR4:
000245 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000246 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000247 8119      	LDD  R17,Y+1
000248 8108      	LD   R16,Y
000249 9508      	RET
                 
                 __ANEGD1:
00024a 95f0      	COM  R31
00024b 9560      	COM  R22
00024c 9570      	COM  R23
00024d 95e1      	NEG  R30
00024e 4fff      	SBCI R31,-1
00024f 4f6f      	SBCI R22,-1
000250 4f7f      	SBCI R23,-1
000251 9508      	RET
                 
                 __CBD1:
000252 2ffe      	MOV  R31,R30
000253 0fff      	ADD  R31,R31
000254 0bff      	SBC  R31,R31
000255 2f6f      	MOV  R22,R31
000256 2f7f      	MOV  R23,R31
000257 9508      	RET
                 
                 __CWD1:
000258 2f6f      	MOV  R22,R31
000259 0f66      	ADD  R22,R22
00025a 0b66      	SBC  R22,R22
00025b 2f76      	MOV  R23,R22
00025c 9508      	RET
                 
                 __DIVW21U:
00025d 2400      	CLR  R0
00025e 2411      	CLR  R1
00025f e190      	LDI  R25,16
                 __DIVW21U1:
000260 0faa      	LSL  R26
000261 1fbb      	ROL  R27
000262 1c00      	ROL  R0
000263 1c11      	ROL  R1
000264 1a0e      	SUB  R0,R30
000265 0a1f      	SBC  R1,R31
000266 f418      	BRCC __DIVW21U2
000267 0e0e      	ADD  R0,R30
000268 1e1f      	ADC  R1,R31
000269 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00026a 60a1      	SBR  R26,1
                 __DIVW21U3:
00026b 959a      	DEC  R25
00026c f799      	BRNE __DIVW21U1
00026d 01fd      	MOVW R30,R26
00026e 01d0      	MOVW R26,R0
00026f 9508      	RET
                 
                 __GETD2S0:
000270 81a8      	LD   R26,Y
000271 81b9      	LDD  R27,Y+1
000272 818a      	LDD  R24,Y+2
000273 819b      	LDD  R25,Y+3
000274 9508      	RET
                 
                 __PUTPARD1:
000275 937a      	ST   -Y,R23
000276 936a      	ST   -Y,R22
000277 93fa      	ST   -Y,R31
000278 93ea      	ST   -Y,R30
000279 9508      	RET
                 
                 __PUTPARD2:
00027a 939a      	ST   -Y,R25
00027b 938a      	ST   -Y,R24
00027c 93ba      	ST   -Y,R27
00027d 93aa      	ST   -Y,R26
00027e 9508      	RET
                 
                 __ROUND_REPACK:
00027f 2355      	TST  R21
000280 f442      	BRPL __REPACK
000281 3850      	CPI  R21,0x80
000282 f411      	BRNE __ROUND_REPACK0
000283 ffe0      	SBRS R30,0
000284 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000285 9631      	ADIW R30,1
000286 1f69      	ADC  R22,R25
000287 1f79      	ADC  R23,R25
000288 f06b      	BRVS __REPACK1
                 
                 __REPACK:
000289 e850      	LDI  R21,0x80
00028a 2757      	EOR  R21,R23
00028b f411      	BRNE __REPACK0
00028c 935f      	PUSH R21
00028d c0ca      	RJMP __ZERORES
                 __REPACK0:
00028e 3f5f      	CPI  R21,0xFF
00028f f031      	BREQ __REPACK1
000290 0f66      	LSL  R22
000291 0c00      	LSL  R0
000292 9557      	ROR  R21
000293 9567      	ROR  R22
000294 2f75      	MOV  R23,R21
000295 9508      	RET
                 __REPACK1:
000296 935f      	PUSH R21
000297 2000      	TST  R0
000298 f00a      	BRMI __REPACK2
000299 c0c9      	RJMP __MAXRES
                 __REPACK2:
00029a c0c2      	RJMP __MINRES
                 
                 __UNPACK:
00029b e850      	LDI  R21,0x80
00029c 2e19      	MOV  R1,R25
00029d 2215      	AND  R1,R21
00029e 0f88      	LSL  R24
00029f 1f99      	ROL  R25
0002a0 2795      	EOR  R25,R21
0002a1 0f55      	LSL  R21
0002a2 9587      	ROR  R24
                 
                 __UNPACK1:
0002a3 e850      	LDI  R21,0x80
0002a4 2e07      	MOV  R0,R23
0002a5 2205      	AND  R0,R21
0002a6 0f66      	LSL  R22
0002a7 1f77      	ROL  R23
0002a8 2775      	EOR  R23,R21
0002a9 0f55      	LSL  R21
0002aa 9567      	ROR  R22
0002ab 9508      	RET
                 
                 __CFD1U:
0002ac 9468      	SET
0002ad c001      	RJMP __CFD1U0
                 __CFD1:
0002ae 94e8      	CLT
                 __CFD1U0:
0002af 935f      	PUSH R21
0002b0 dff2      	RCALL __UNPACK1
0002b1 3870      	CPI  R23,0x80
0002b2 f018      	BRLO __CFD10
0002b3 3f7f      	CPI  R23,0xFF
0002b4 f408      	BRCC __CFD10
0002b5 c0a2      	RJMP __ZERORES
                 __CFD10:
0002b6 e156      	LDI  R21,22
0002b7 1b57      	SUB  R21,R23
0002b8 f4aa      	BRPL __CFD11
0002b9 9551      	NEG  R21
0002ba 3058      	CPI  R21,8
0002bb f40e      	BRTC __CFD19
0002bc 3059      	CPI  R21,9
                 __CFD19:
0002bd f030      	BRLO __CFD17
0002be efef      	SER  R30
0002bf efff      	SER  R31
0002c0 ef6f      	SER  R22
0002c1 e77f      	LDI  R23,0x7F
0002c2 f977      	BLD  R23,7
0002c3 c01a      	RJMP __CFD15
                 __CFD17:
0002c4 2777      	CLR  R23
0002c5 2355      	TST  R21
0002c6 f0b9      	BREQ __CFD15
                 __CFD18:
0002c7 0fee      	LSL  R30
0002c8 1fff      	ROL  R31
0002c9 1f66      	ROL  R22
0002ca 1f77      	ROL  R23
0002cb 955a      	DEC  R21
0002cc f7d1      	BRNE __CFD18
0002cd c010      	RJMP __CFD15
                 __CFD11:
0002ce 2777      	CLR  R23
                 __CFD12:
0002cf 3058      	CPI  R21,8
0002d0 f028      	BRLO __CFD13
0002d1 2fef      	MOV  R30,R31
0002d2 2ff6      	MOV  R31,R22
0002d3 2f67      	MOV  R22,R23
0002d4 5058      	SUBI R21,8
0002d5 cff9      	RJMP __CFD12
                 __CFD13:
0002d6 2355      	TST  R21
0002d7 f031      	BREQ __CFD15
                 __CFD14:
0002d8 9576      	LSR  R23
0002d9 9567      	ROR  R22
0002da 95f7      	ROR  R31
0002db 95e7      	ROR  R30
0002dc 955a      	DEC  R21
0002dd f7d1      	BRNE __CFD14
                 __CFD15:
0002de 2000      	TST  R0
0002df f40a      	BRPL __CFD16
0002e0 df69      	RCALL __ANEGD1
                 __CFD16:
0002e1 915f      	POP  R21
0002e2 9508      	RET
                 
                 __CDF1U:
0002e3 9468      	SET
0002e4 c001      	RJMP __CDF1U0
                 __CDF1:
0002e5 94e8      	CLT
                 __CDF1U0:
0002e6 9730      	SBIW R30,0
0002e7 4060      	SBCI R22,0
0002e8 4070      	SBCI R23,0
0002e9 f0b1      	BREQ __CDF10
0002ea 2400      	CLR  R0
0002eb f026      	BRTS __CDF11
0002ec 2377      	TST  R23
0002ed f412      	BRPL __CDF11
0002ee 9400      	COM  R0
0002ef df5a      	RCALL __ANEGD1
                 __CDF11:
0002f0 2e17      	MOV  R1,R23
0002f1 e17e      	LDI  R23,30
0002f2 2011      	TST  R1
                 __CDF12:
0002f3 f032      	BRMI __CDF13
0002f4 957a      	DEC  R23
0002f5 0fee      	LSL  R30
0002f6 1fff      	ROL  R31
0002f7 1f66      	ROL  R22
0002f8 1c11      	ROL  R1
0002f9 cff9      	RJMP __CDF12
                 __CDF13:
0002fa 2fef      	MOV  R30,R31
0002fb 2ff6      	MOV  R31,R22
0002fc 2d61      	MOV  R22,R1
0002fd 935f      	PUSH R21
0002fe df8a      	RCALL __REPACK
0002ff 915f      	POP  R21
                 __CDF10:
000300 9508      	RET
                 
                 __SWAPACC:
000301 934f      	PUSH R20
000302 01af      	MOVW R20,R30
000303 01fd      	MOVW R30,R26
000304 01da      	MOVW R26,R20
000305 01ab      	MOVW R20,R22
000306 01bc      	MOVW R22,R24
000307 01ca      	MOVW R24,R20
000308 2d40      	MOV  R20,R0
000309 2c01      	MOV  R0,R1
00030a 2e14      	MOV  R1,R20
00030b 914f      	POP  R20
00030c 9508      	RET
                 
                 __UADD12:
00030d 0fea      	ADD  R30,R26
00030e 1ffb      	ADC  R31,R27
00030f 1f68      	ADC  R22,R24
000310 9508      	RET
                 
                 __NEGMAN1:
000311 95e0      	COM  R30
000312 95f0      	COM  R31
000313 9560      	COM  R22
000314 5fef      	SUBI R30,-1
000315 4fff      	SBCI R31,-1
000316 4f6f      	SBCI R22,-1
000317 9508      	RET
                 
                 __SUBF12:
000318 935f      	PUSH R21
000319 df81      	RCALL __UNPACK
00031a 3890      	CPI  R25,0x80
00031b f149      	BREQ __ADDF129
00031c e850      	LDI  R21,0x80
00031d 2615      	EOR  R1,R21
                 
                 __ADDF120:
00031e 3870      	CPI  R23,0x80
00031f f121      	BREQ __ADDF128
                 __ADDF121:
000320 2f57      	MOV  R21,R23
000321 1b59      	SUB  R21,R25
000322 f12b      	BRVS __ADDF1211
000323 f412      	BRPL __ADDF122
000324 dfdc      	RCALL __SWAPACC
000325 cffa      	RJMP __ADDF121
                 __ADDF122:
000326 3158      	CPI  R21,24
000327 f018      	BRLO __ADDF123
000328 27aa      	CLR  R26
000329 27bb      	CLR  R27
00032a 2788      	CLR  R24
                 __ADDF123:
00032b 3058      	CPI  R21,8
00032c f028      	BRLO __ADDF124
00032d 2fab      	MOV  R26,R27
00032e 2fb8      	MOV  R27,R24
00032f 2788      	CLR  R24
000330 5058      	SUBI R21,8
000331 cff9      	RJMP __ADDF123
                 __ADDF124:
000332 2355      	TST  R21
000333 f029      	BREQ __ADDF126
                 __ADDF125:
000334 9586      	LSR  R24
000335 95b7      	ROR  R27
000336 95a7      	ROR  R26
000337 955a      	DEC  R21
000338 f7d9      	BRNE __ADDF125
                 __ADDF126:
000339 2d50      	MOV  R21,R0
00033a 2551      	EOR  R21,R1
00033b f072      	BRMI __ADDF127
00033c dfd0      	RCALL __UADD12
00033d f438      	BRCC __ADDF129
00033e 9567      	ROR  R22
00033f 95f7      	ROR  R31
000340 95e7      	ROR  R30
000341 9573      	INC  R23
000342 f413      	BRVC __ADDF129
000343 c01f      	RJMP __MAXRES
                 __ADDF128:
000344 dfbc      	RCALL __SWAPACC
                 __ADDF129:
000345 df43      	RCALL __REPACK
000346 915f      	POP  R21
000347 9508      	RET
                 __ADDF1211:
000348 f7d8      	BRCC __ADDF128
000349 cffb      	RJMP __ADDF129
                 __ADDF127:
00034a 1bea      	SUB  R30,R26
00034b 0bfb      	SBC  R31,R27
00034c 0b68      	SBC  R22,R24
00034d f051      	BREQ __ZERORES
00034e f410      	BRCC __ADDF1210
00034f 9400      	COM  R0
000350 dfc0      	RCALL __NEGMAN1
                 __ADDF1210:
000351 2366      	TST  R22
000352 f392      	BRMI __ADDF129
000353 0fee      	LSL  R30
000354 1fff      	ROL  R31
000355 1f66      	ROL  R22
000356 957a      	DEC  R23
000357 f7cb      	BRVC __ADDF1210
                 
                 __ZERORES:
000358 27ee      	CLR  R30
000359 27ff      	CLR  R31
00035a 01bf      	MOVW R22,R30
00035b 915f      	POP  R21
00035c 9508      	RET
                 
                 __MINRES:
00035d efef      	SER  R30
00035e efff      	SER  R31
00035f e76f      	LDI  R22,0x7F
000360 ef7f      	SER  R23
000361 915f      	POP  R21
000362 9508      	RET
                 
                 __MAXRES:
000363 efef      	SER  R30
000364 efff      	SER  R31
000365 e76f      	LDI  R22,0x7F
000366 e77f      	LDI  R23,0x7F
000367 915f      	POP  R21
000368 9508      	RET
                 
                 __MULF12:
000369 935f      	PUSH R21
00036a df30      	RCALL __UNPACK
00036b 3870      	CPI  R23,0x80
00036c f359      	BREQ __ZERORES
00036d 3890      	CPI  R25,0x80
00036e f349      	BREQ __ZERORES
00036f 2401      	EOR  R0,R1
000370 9408      	SEC
000371 1f79      	ADC  R23,R25
000372 f423      	BRVC __MULF124
000373 f324      	BRLT __ZERORES
                 __MULF125:
000374 2000      	TST  R0
000375 f33a      	BRMI __MINRES
000376 cfec      	RJMP __MAXRES
                 __MULF124:
000377 920f      	PUSH R0
000378 931f      	PUSH R17
000379 932f      	PUSH R18
00037a 933f      	PUSH R19
00037b 934f      	PUSH R20
00037c 2711      	CLR  R17
00037d 2722      	CLR  R18
00037e 2799      	CLR  R25
00037f 9f68      	MUL  R22,R24
000380 01a0      	MOVW R20,R0
000381 9f8f      	MUL  R24,R31
000382 2d30      	MOV  R19,R0
000383 0d41      	ADD  R20,R1
000384 1f59      	ADC  R21,R25
000385 9f6b      	MUL  R22,R27
000386 0d30      	ADD  R19,R0
000387 1d41      	ADC  R20,R1
000388 1f59      	ADC  R21,R25
000389 9f8e      	MUL  R24,R30
00038a d027      	RCALL __MULF126
00038b 9fbf      	MUL  R27,R31
00038c d025      	RCALL __MULF126
00038d 9f6a      	MUL  R22,R26
00038e d023      	RCALL __MULF126
00038f 9fbe      	MUL  R27,R30
000390 d01d      	RCALL __MULF127
000391 9faf      	MUL  R26,R31
000392 d01b      	RCALL __MULF127
000393 9fae      	MUL  R26,R30
000394 0d11      	ADD  R17,R1
000395 1f29      	ADC  R18,R25
000396 1f39      	ADC  R19,R25
000397 1f49      	ADC  R20,R25
000398 1f59      	ADC  R21,R25
000399 2fe3      	MOV  R30,R19
00039a 2ff4      	MOV  R31,R20
00039b 2f65      	MOV  R22,R21
00039c 2f52      	MOV  R21,R18
00039d 914f      	POP  R20
00039e 913f      	POP  R19
00039f 912f      	POP  R18
0003a0 911f      	POP  R17
0003a1 900f      	POP  R0
0003a2 2366      	TST  R22
0003a3 f02a      	BRMI __MULF122
0003a4 0f55      	LSL  R21
0003a5 1fee      	ROL  R30
0003a6 1fff      	ROL  R31
0003a7 1f66      	ROL  R22
0003a8 c002      	RJMP __MULF123
                 __MULF122:
0003a9 9573      	INC  R23
0003aa f24b      	BRVS __MULF125
                 __MULF123:
0003ab ded3      	RCALL __ROUND_REPACK
0003ac 915f      	POP  R21
0003ad 9508      	RET
                 
                 __MULF127:
0003ae 0d10      	ADD  R17,R0
0003af 1d21      	ADC  R18,R1
0003b0 1f39      	ADC  R19,R25
0003b1 c002      	RJMP __MULF128
                 __MULF126:
0003b2 0d20      	ADD  R18,R0
0003b3 1d31      	ADC  R19,R1
                 __MULF128:
0003b4 1f49      	ADC  R20,R25
0003b5 1f59      	ADC  R21,R25
0003b6 9508      	RET
                 
                 _delay_ms:
0003b7 9610      	adiw r26,0
0003b8 f039      	breq __delay_ms1
                 __delay_ms0:
0003b9 95a8      	wdr
                +
0003ba ef8a     +LDI R24 , LOW ( 0xFA )
0003bb e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
0003bc 9701     +SBIW R24 , 1
0003bd f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
0003be 9711      	sbiw r26,1
0003bf f7c9      	brne __delay_ms0
                 __delay_ms1:
0003c0 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  31 r1 :  23 r2 :   0 r3 :   0 r4 :   4 r5 :   3 r6 :   4 r7 :   1 
r8 :   4 r9 :   2 r10:   3 r11:   1 r12:   2 r13:   0 r14:   0 r15:   0 
r16:   7 r17:  28 r18:  12 r19:  11 r20:  16 r21:  57 r22:  64 r23:  44 
r24:  44 r25:  34 r26:  67 r27:  26 r28:   5 r29:   1 r30: 184 r31:  61 
x  :   7 y  :  74 z  :   8 
Registers used: 30 out of 35 (85.7%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  18 add   :  10 
adiw  :  10 and   :   2 andi  :   2 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   5 brcs  :   0 break :   0 breq  :  15 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   7 
brlt  :   1 brmi  :   6 brne  :  20 brpl  :   6 brsh  :   0 brtc  :   1 
brts  :   2 brvc  :   3 brvs  :   3 bset  :   0 bst   :   0 call  :   0 
cbi   :   5 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  28 cls   :   0 clt   :   3 clv   :   0 clz   :   0 com   :  10 
cp    :   3 cpc   :   2 cpi   :  16 cpse  :   0 dec   :  13 des   :   0 
eor   :   6 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   6 inc   :   4 jmp   :  22 ld    :  23 ldd   :  13 ldi   :  92 
lds   :  16 lpm   :   7 lsl   :  11 lsr   :   2 mov   :  45 movw  :  26 
mul   :   9 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :   2 out   :  47 pop   :  13 push  :  12 rcall :  72 ret   :  35 
reti  :   3 rjmp  :  26 rol   :  16 ror   :  12 sbc   :   6 sbci  :   9 
sbi   :   6 sbic  :   0 sbis  :   0 sbiw  :   6 sbr   :   1 sbrc  :   0 
sbrs  :   1 sec   :   1 seh   :   0 sei   :   1 sen   :   0 ser   :   8 
ses   :   0 set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  46 std   :   0 sts   :  22 sub   :   5 subi  :   9 swap  :   1 
tst   :  12 wdr   :   1 
Instructions used: 69 out of 116 (59.5%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000782   1828     94   1922   16384  11.7%
[.dseg] 0x000060 0x00018c      0     44     44    1024   4.3%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 13 warnings
