{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 17:59:28 2016 " "Info: Processing started: Thu Nov 03 17:59:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off for8m -c for8m --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off for8m -c for8m --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "for8m.bdf" "" { Schematic "E:/zwq0515/for8m.bdf" { { 288 80 248 304 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74198:inst\|114 74198:inst\|120 360.1 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 360.1 MHz between source register \"74198:inst\|114\" and destination register \"74198:inst\|120\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.883 ns + Longest register register " "Info: + Longest register to register delay is 1.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74198:inst\|114 1 REG LCFF_X7_Y18_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y18_N17; Fanout = 5; REG Node = '74198:inst\|114'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 0.833 ns 74198:inst\|128~0 2 COMB LCCOMB_X7_Y18_N30 1 " "Info: 2: + IC(0.463 ns) + CELL(0.370 ns) = 0.833 ns; Loc. = LCCOMB_X7_Y18_N30; Fanout = 1; COMB Node = '74198:inst\|128~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 74198:inst|114 74198:inst|128~0 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 576 640 1400 "128" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.460 ns) 1.883 ns 74198:inst\|120 3 REG LCFF_X7_Y18_N13 3 " "Info: 3: + IC(0.590 ns) + CELL(0.460 ns) = 1.883 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 3; REG Node = '74198:inst\|120'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { 74198:inst|128~0 74198:inst|120 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 680 744 1440 "120" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.830 ns ( 44.08 % ) " "Info: Total cell delay = 0.830 ns ( 44.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.053 ns ( 55.92 % ) " "Info: Total interconnect delay = 1.053 ns ( 55.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { 74198:inst|114 74198:inst|128~0 74198:inst|120 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { 74198:inst|114 {} 74198:inst|128~0 {} 74198:inst|120 {} } { 0.000ns 0.463ns 0.590ns } { 0.000ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.683 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 4.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_71 8 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_71; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "for8m.bdf" "" { Schematic "E:/zwq0515/for8m.bdf" { { 288 80 248 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.063 ns) + CELL(0.666 ns) 4.683 ns 74198:inst\|120 2 REG LCFF_X7_Y18_N13 3 " "Info: 2: + IC(3.063 ns) + CELL(0.666 ns) = 4.683 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 3; REG Node = '74198:inst\|120'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.729 ns" { CLK 74198:inst|120 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 680 744 1440 "120" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 34.59 % ) " "Info: Total cell delay = 1.620 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 65.41 % ) " "Info: Total interconnect delay = 3.063 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|120 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|120 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.683 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 4.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_71 8 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_71; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "for8m.bdf" "" { Schematic "E:/zwq0515/for8m.bdf" { { 288 80 248 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.063 ns) + CELL(0.666 ns) 4.683 ns 74198:inst\|114 2 REG LCFF_X7_Y18_N17 5 " "Info: 2: + IC(3.063 ns) + CELL(0.666 ns) = 4.683 ns; Loc. = LCFF_X7_Y18_N17; Fanout = 5; REG Node = '74198:inst\|114'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.729 ns" { CLK 74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 34.59 % ) " "Info: Total cell delay = 1.620 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 65.41 % ) " "Info: Total interconnect delay = 3.063 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|114 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|114 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|120 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|120 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|114 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|114 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 680 744 1440 "120" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { 74198:inst|114 74198:inst|128~0 74198:inst|120 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { 74198:inst|114 {} 74198:inst|128~0 {} 74198:inst|120 {} } { 0.000ns 0.463ns 0.590ns } { 0.000ns 0.370ns 0.460ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|120 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|120 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|114 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|114 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74198:inst|120 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { 74198:inst|120 {} } {  } {  } "" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 680 744 1440 "120" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74198:inst\|120 S0 CLK 4.960 ns register " "Info: tsu for register \"74198:inst\|120\" (data pin = \"S0\", clock pin = \"CLK\") is 4.960 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.683 ns + Longest pin register " "Info: + Longest pin to register delay is 9.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns S0 1 PIN PIN_58 16 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 16; PIN Node = 'S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "for8m.bdf" "" { Schematic "E:/zwq0515/for8m.bdf" { { 240 80 248 256 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.162 ns) + CELL(0.537 ns) 8.633 ns 74198:inst\|128~0 2 COMB LCCOMB_X7_Y18_N30 1 " "Info: 2: + IC(7.162 ns) + CELL(0.537 ns) = 8.633 ns; Loc. = LCCOMB_X7_Y18_N30; Fanout = 1; COMB Node = '74198:inst\|128~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { S0 74198:inst|128~0 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 576 640 1400 "128" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.460 ns) 9.683 ns 74198:inst\|120 3 REG LCFF_X7_Y18_N13 3 " "Info: 3: + IC(0.590 ns) + CELL(0.460 ns) = 9.683 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 3; REG Node = '74198:inst\|120'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { 74198:inst|128~0 74198:inst|120 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 680 744 1440 "120" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.931 ns ( 19.94 % ) " "Info: Total cell delay = 1.931 ns ( 19.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.752 ns ( 80.06 % ) " "Info: Total interconnect delay = 7.752 ns ( 80.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.683 ns" { S0 74198:inst|128~0 74198:inst|120 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.683 ns" { S0 {} S0~combout {} 74198:inst|128~0 {} 74198:inst|120 {} } { 0.000ns 0.000ns 7.162ns 0.590ns } { 0.000ns 0.934ns 0.537ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 680 744 1440 "120" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.683 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_71 8 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_71; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "for8m.bdf" "" { Schematic "E:/zwq0515/for8m.bdf" { { 288 80 248 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.063 ns) + CELL(0.666 ns) 4.683 ns 74198:inst\|120 2 REG LCFF_X7_Y18_N13 3 " "Info: 2: + IC(3.063 ns) + CELL(0.666 ns) = 4.683 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 3; REG Node = '74198:inst\|120'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.729 ns" { CLK 74198:inst|120 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 680 744 1440 "120" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 34.59 % ) " "Info: Total cell delay = 1.620 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 65.41 % ) " "Info: Total interconnect delay = 3.063 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|120 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|120 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.683 ns" { S0 74198:inst|128~0 74198:inst|120 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.683 ns" { S0 {} S0~combout {} 74198:inst|128~0 {} 74198:inst|120 {} } { 0.000ns 0.000ns 7.162ns 0.590ns } { 0.000ns 0.934ns 0.537ns 0.460ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|120 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|120 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK QC 74198:inst\|115 9.511 ns register " "Info: tco from clock \"CLK\" to destination pin \"QC\" through register \"74198:inst\|115\" is 9.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.683 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 4.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_71 8 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_71; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "for8m.bdf" "" { Schematic "E:/zwq0515/for8m.bdf" { { 288 80 248 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.063 ns) + CELL(0.666 ns) 4.683 ns 74198:inst\|115 2 REG LCFF_X7_Y18_N27 4 " "Info: 2: + IC(3.063 ns) + CELL(0.666 ns) = 4.683 ns; Loc. = LCFF_X7_Y18_N27; Fanout = 4; REG Node = '74198:inst\|115'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.729 ns" { CLK 74198:inst|115 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 480 680 744 560 "115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 34.59 % ) " "Info: Total cell delay = 1.620 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 65.41 % ) " "Info: Total interconnect delay = 3.063 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|115 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|115 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 480 680 744 560 "115" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.524 ns + Longest register pin " "Info: + Longest register to pin delay is 4.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74198:inst\|115 1 REG LCFF_X7_Y18_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y18_N27; Fanout = 4; REG Node = '74198:inst\|115'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74198:inst|115 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 480 680 744 560 "115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(3.236 ns) 4.524 ns QC 2 PIN PIN_134 0 " "Info: 2: + IC(1.288 ns) + CELL(3.236 ns) = 4.524 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'QC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.524 ns" { 74198:inst|115 QC } "NODE_NAME" } } { "for8m.bdf" "" { Schematic "E:/zwq0515/for8m.bdf" { { 160 728 904 176 "QC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 71.53 % ) " "Info: Total cell delay = 3.236 ns ( 71.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.288 ns ( 28.47 % ) " "Info: Total interconnect delay = 1.288 ns ( 28.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.524 ns" { 74198:inst|115 QC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.524 ns" { 74198:inst|115 {} QC {} } { 0.000ns 1.288ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|115 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|115 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.524 ns" { 74198:inst|115 QC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.524 ns" { 74198:inst|115 {} QC {} } { 0.000ns 1.288ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74198:inst\|113 A CLK -3.659 ns register " "Info: th for register \"74198:inst\|113\" (data pin = \"A\", clock pin = \"CLK\") is -3.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.683 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 4.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_71 8 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_71; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "for8m.bdf" "" { Schematic "E:/zwq0515/for8m.bdf" { { 288 80 248 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.063 ns) + CELL(0.666 ns) 4.683 ns 74198:inst\|113 2 REG LCFF_X7_Y18_N23 3 " "Info: 2: + IC(3.063 ns) + CELL(0.666 ns) = 4.683 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = '74198:inst\|113'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.729 ns" { CLK 74198:inst|113 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 34.59 % ) " "Info: Total cell delay = 1.620 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 65.41 % ) " "Info: Total interconnect delay = 3.063 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|113 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|113 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.648 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns A 1 PIN PIN_48 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "for8m.bdf" "" { Schematic "E:/zwq0515/for8m.bdf" { { 112 136 304 128 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.409 ns) + CELL(0.624 ns) 7.977 ns 74198:inst\|113~0 2 COMB LCCOMB_X7_Y18_N0 1 " "Info: 2: + IC(6.409 ns) + CELL(0.624 ns) = 7.977 ns; Loc. = LCCOMB_X7_Y18_N0; Fanout = 1; COMB Node = '74198:inst\|113~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.033 ns" { A 74198:inst|113~0 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 8.540 ns 74198:inst\|113~1 3 COMB LCCOMB_X7_Y18_N22 1 " "Info: 3: + IC(0.357 ns) + CELL(0.206 ns) = 8.540 ns; Loc. = LCCOMB_X7_Y18_N22; Fanout = 1; COMB Node = '74198:inst\|113~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { 74198:inst|113~0 74198:inst|113~1 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.648 ns 74198:inst\|113 4 REG LCFF_X7_Y18_N23 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.648 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = '74198:inst\|113'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74198:inst|113~1 74198:inst|113 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.882 ns ( 21.76 % ) " "Info: Total cell delay = 1.882 ns ( 21.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.766 ns ( 78.24 % ) " "Info: Total interconnect delay = 6.766 ns ( 78.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.648 ns" { A 74198:inst|113~0 74198:inst|113~1 74198:inst|113 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.648 ns" { A {} A~combout {} 74198:inst|113~0 {} 74198:inst|113~1 {} 74198:inst|113 {} } { 0.000ns 0.000ns 6.409ns 0.357ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CLK 74198:inst|113 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { CLK {} CLK~combout {} 74198:inst|113 {} } { 0.000ns 0.000ns 3.063ns } { 0.000ns 0.954ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.648 ns" { A 74198:inst|113~0 74198:inst|113~1 74198:inst|113 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.648 ns" { A {} A~combout {} 74198:inst|113~0 {} 74198:inst|113~1 {} 74198:inst|113 {} } { 0.000ns 0.000ns 6.409ns 0.357ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 17:59:29 2016 " "Info: Processing ended: Thu Nov 03 17:59:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
