// Seed: 2175771236
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wor  id_2
);
  assign id_4 = id_0 && id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri id_3
    , id_17,
    input tri id_4,
    input supply0 id_5,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    input uwire id_9,
    input tri1 id_10,
    output tri id_11,
    input wor id_12
    , id_18,
    input tri1 id_13,
    output tri0 id_14,
    input uwire id_15
);
  assign id_2 = 1;
  module_0(
      id_4, id_9, id_6
  );
endmodule
