// generated by newgenasym  Wed Apr 15 17:16:28 2009


module lmk04031bisq (bias, clkin0, \clkin0# , clkin0_los, clkin1, \clkin1# ,
        clkin1_los, clkout0, \clkout0# , clkout1, \clkout1# , clkout2,
        \clkout2# , clkout3, \clkout3# , clkout4, \clkout4# , clkuwire,
        cpout1, cpout2, dap, datauwire, dld_byp, fout, gnd1, gnd2,
        goe, ld, ldobyp1, ldobyp2, leuwire, nc, oscin, \oscin# , \sync# ,
        vcc1, vcc10, vcc11, vcc12, vcc13, vcc14, vcc2, vcc3, vcc4,
        vcc5, vcc6, vcc7, vcc8, vcc9);
    input bias;
    input clkin0;
    input \clkin0# ;
    output clkin0_los;
    input clkin1;
    input \clkin1# ;
    output clkin1_los;
    output clkout0;
    output \clkout0# ;
    output clkout1;
    output \clkout1# ;
    output clkout2;
    output \clkout2# ;
    output clkout3;
    output \clkout3# ;
    output clkout4;
    output \clkout4# ;
    input clkuwire;
    output cpout1;
    output cpout2;
    input dap;
    input datauwire;
    inout dld_byp;
    output fout;
    input gnd1;
    input gnd2;
    input goe;
    output ld;
    inout ldobyp1;
    inout ldobyp2;
    input leuwire;
    inout nc;
    input oscin;
    input \oscin# ;
    input \sync# ;
    input vcc1;
    input vcc10;
    input vcc11;
    input vcc12;
    input vcc13;
    input vcc14;
    input vcc2;
    input vcc3;
    input vcc4;
    input vcc5;
    input vcc6;
    input vcc7;
    input vcc8;
    input vcc9;


    initial
        begin
        end

endmodule
