// Generated by CIRCT unknown git version
module ddr2(	// file.cleaned.mlir:2:3
  input  [23:0] local_address,	// file.cleaned.mlir:2:22
  input         local_write_req,	// file.cleaned.mlir:2:47
                local_read_req,	// file.cleaned.mlir:2:73
                local_burstbegin,	// file.cleaned.mlir:2:98
  input  [31:0] local_wdata,	// file.cleaned.mlir:2:125
  input  [3:0]  local_be,	// file.cleaned.mlir:2:148
                local_size,	// file.cleaned.mlir:2:167
  input         global_reset_n,	// file.cleaned.mlir:2:188
                pll_ref_clk,	// file.cleaned.mlir:2:213
                soft_reset_n,	// file.cleaned.mlir:2:235
  inout         mem_clk,	// file.cleaned.mlir:2:261
                mem_clk_n,	// file.cleaned.mlir:2:282
  inout  [15:0] mem_dq,	// file.cleaned.mlir:2:305
  inout  [1:0]  mem_dqs,	// file.cleaned.mlir:2:326
                mem_dqsn,	// file.cleaned.mlir:2:347
  output        local_ready,	// file.cleaned.mlir:2:367
  output [31:0] local_rdata,	// file.cleaned.mlir:2:389
  output        local_rdata_valid,	// file.cleaned.mlir:2:412
                reset_request_n,	// file.cleaned.mlir:2:440
                mem_odt,	// file.cleaned.mlir:2:466
                mem_cs_n,	// file.cleaned.mlir:2:484
                mem_cke,	// file.cleaned.mlir:2:503
  output [12:0] mem_addr,	// file.cleaned.mlir:2:521
  output [1:0]  mem_ba,	// file.cleaned.mlir:2:541
  output        mem_ras_n,	// file.cleaned.mlir:2:558
                mem_cas_n,	// file.cleaned.mlir:2:578
                mem_we_n,	// file.cleaned.mlir:2:598
  output [1:0]  mem_dm,	// file.cleaned.mlir:2:617
  output        local_refresh_ack,	// file.cleaned.mlir:2:634
                local_wdata_req,	// file.cleaned.mlir:2:662
                local_init_done,	// file.cleaned.mlir:2:688
                reset_phy_clk_n,	// file.cleaned.mlir:2:714
                dll_reference_clk,	// file.cleaned.mlir:2:740
  output [5:0]  dqs_delay_ctrl_export,	// file.cleaned.mlir:2:768
  output        phy_clk,	// file.cleaned.mlir:2:800
                aux_full_rate_clk,	// file.cleaned.mlir:2:818
                aux_half_rate_clk	// file.cleaned.mlir:2:846
);

  assign local_ready = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign local_rdata = 32'h0;	// file.cleaned.mlir:4:15, :8:5
  assign local_rdata_valid = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign reset_request_n = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign mem_odt = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign mem_cs_n = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign mem_cke = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign mem_addr = 13'h0;	// file.cleaned.mlir:5:15, :8:5
  assign mem_ba = 2'h0;	// file.cleaned.mlir:6:14, :8:5
  assign mem_ras_n = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign mem_cas_n = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign mem_we_n = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign mem_dm = 2'h0;	// file.cleaned.mlir:6:14, :8:5
  assign local_refresh_ack = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign local_wdata_req = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign local_init_done = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign reset_phy_clk_n = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign dll_reference_clk = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign dqs_delay_ctrl_export = 6'h0;	// file.cleaned.mlir:7:14, :8:5
  assign phy_clk = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign aux_full_rate_clk = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign aux_half_rate_clk = 1'h0;	// file.cleaned.mlir:3:14, :8:5
endmodule

