{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 09:55:03 2021 " "Info: Processing started: Sun May 09 09:55:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off count2 -c count2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count2 -c count2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CK register register inst inst 380.08 MHz Internal " "Info: Clock \"CK\" Internal fmax is restricted to 380.08 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.256 ns + Longest register register " "Info: + Longest register to register delay is 1.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X2_Y4_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 392 472 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.322 ns) 0.696 ns select2-1:inst2\|inst3~165 2 COMB LCCOMB_X2_Y4_N30 1 " "Info: 2: + IC(0.374 ns) + CELL(0.322 ns) = 0.696 ns; Loc. = LCCOMB_X2_Y4_N30; Fanout = 1; COMB Node = 'select2-1:inst2\|inst3~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { inst select2-1:inst2|inst3~165 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 1.160 ns select2-1:inst2\|inst3~166 3 COMB LCCOMB_X2_Y4_N16 1 " "Info: 3: + IC(0.286 ns) + CELL(0.178 ns) = 1.160 ns; Loc. = LCCOMB_X2_Y4_N16; Fanout = 1; COMB Node = 'select2-1:inst2\|inst3~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.256 ns inst 4 REG LCFF_X2_Y4_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.256 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 392 472 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 47.45 % ) " "Info: Total cell delay = 0.596 ns ( 47.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.660 ns ( 52.55 % ) " "Info: Total interconnect delay = 0.660 ns ( 52.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.256 ns" { inst {} select2-1:inst2|inst3~165 {} select2-1:inst2|inst3~166 {} inst {} } { 0.000ns 0.374ns 0.286ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.638 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns CK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.602 ns) 2.638 ns inst 3 REG LCFF_X2_Y4_N17 3 " "Info: 3: + IC(0.842 ns) + CELL(0.602 ns) = 2.638 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { CK~clkctrl inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 392 472 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.23 % ) " "Info: Total cell delay = 1.668 ns ( 63.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 36.77 % ) " "Info: Total interconnect delay = 0.970 ns ( 36.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.842ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.638 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns CK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.602 ns) 2.638 ns inst 3 REG LCFF_X2_Y4_N17 3 " "Info: 3: + IC(0.842 ns) + CELL(0.602 ns) = 2.638 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { CK~clkctrl inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 392 472 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.23 % ) " "Info: Total cell delay = 1.668 ns ( 63.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 36.77 % ) " "Info: Total interconnect delay = 0.970 ns ( 36.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.842ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.842ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 392 472 152 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 392 472 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.256 ns" { inst {} select2-1:inst2|inst3~165 {} select2-1:inst2|inst3~166 {} inst {} } { 0.000ns 0.374ns 0.286ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.842ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 392 472 152 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst EN CK 4.474 ns register " "Info: tsu for register \"inst\" (data pin = \"EN\", clock pin = \"CK\") is 4.474 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.150 ns + Longest pin register " "Info: + Longest pin to register delay is 7.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns EN 1 PIN PIN_41 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_41; Fanout = 1; PIN Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 624 24 192 640 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.121 ns) + CELL(0.545 ns) 6.590 ns select2-1:inst2\|inst3~165 2 COMB LCCOMB_X2_Y4_N30 1 " "Info: 2: + IC(5.121 ns) + CELL(0.545 ns) = 6.590 ns; Loc. = LCCOMB_X2_Y4_N30; Fanout = 1; COMB Node = 'select2-1:inst2\|inst3~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.666 ns" { EN select2-1:inst2|inst3~165 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 7.054 ns select2-1:inst2\|inst3~166 3 COMB LCCOMB_X2_Y4_N16 1 " "Info: 3: + IC(0.286 ns) + CELL(0.178 ns) = 7.054 ns; Loc. = LCCOMB_X2_Y4_N16; Fanout = 1; COMB Node = 'select2-1:inst2\|inst3~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.150 ns inst 4 REG LCFF_X2_Y4_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.150 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 392 472 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.743 ns ( 24.38 % ) " "Info: Total cell delay = 1.743 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.407 ns ( 75.62 % ) " "Info: Total interconnect delay = 5.407 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.150 ns" { EN select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.150 ns" { EN {} EN~combout {} select2-1:inst2|inst3~165 {} select2-1:inst2|inst3~166 {} inst {} } { 0.000ns 0.000ns 5.121ns 0.286ns 0.000ns } { 0.000ns 0.924ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 392 472 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.638 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns CK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.602 ns) 2.638 ns inst 3 REG LCFF_X2_Y4_N17 3 " "Info: 3: + IC(0.842 ns) + CELL(0.602 ns) = 2.638 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { CK~clkctrl inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 392 472 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.23 % ) " "Info: Total cell delay = 1.668 ns ( 63.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 36.77 % ) " "Info: Total interconnect delay = 0.970 ns ( 36.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.842ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.150 ns" { EN select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.150 ns" { EN {} EN~combout {} select2-1:inst2|inst3~165 {} select2-1:inst2|inst3~166 {} inst {} } { 0.000ns 0.000ns 5.121ns 0.286ns 0.000ns } { 0.000ns 0.924ns 0.545ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.842ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK CN inst1 7.513 ns register " "Info: tco from clock \"CK\" to destination pin \"CN\" through register \"inst1\" is 7.513 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.638 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns CK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.602 ns) 2.638 ns inst1 3 REG LCFF_X2_Y4_N19 3 " "Info: 3: + IC(0.842 ns) + CELL(0.602 ns) = 2.638 ns; Loc. = LCFF_X2_Y4_N19; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { CK~clkctrl inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 656 736 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.23 % ) " "Info: Total cell delay = 1.668 ns ( 63.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 36.77 % ) " "Info: Total interconnect delay = 0.970 ns ( 36.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.128ns 0.842ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 656 736 152 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.598 ns + Longest register pin " "Info: + Longest register to pin delay is 4.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LCFF_X2_Y4_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N19; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 656 736 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.178 ns) 0.771 ns inst9 2 COMB LCCOMB_X2_Y4_N28 1 " "Info: 2: + IC(0.593 ns) + CELL(0.178 ns) = 0.771 ns; Loc. = LCCOMB_X2_Y4_N28; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { inst1 inst9 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 40 840 904 88 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(3.066 ns) 4.598 ns CN 3 PIN PIN_57 0 " "Info: 3: + IC(0.761 ns) + CELL(3.066 ns) = 4.598 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'CN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.827 ns" { inst9 CN } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 56 920 1096 72 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.244 ns ( 70.55 % ) " "Info: Total cell delay = 3.244 ns ( 70.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.354 ns ( 29.45 % ) " "Info: Total interconnect delay = 1.354 ns ( 29.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.598 ns" { inst1 inst9 CN } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.598 ns" { inst1 {} inst9 {} CN {} } { 0.000ns 0.593ns 0.761ns } { 0.000ns 0.178ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.128ns 0.842ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.598 ns" { inst1 inst9 CN } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.598 ns" { inst1 {} inst9 {} CN {} } { 0.000ns 0.593ns 0.761ns } { 0.000ns 0.178ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst1 LD CK -3.620 ns register " "Info: th for register \"inst1\" (data pin = \"LD\", clock pin = \"CK\") is -3.620 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.638 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns CK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 168 24 192 184 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.602 ns) 2.638 ns inst1 3 REG LCFF_X2_Y4_N19 3 " "Info: 3: + IC(0.842 ns) + CELL(0.602 ns) = 2.638 ns; Loc. = LCFF_X2_Y4_N19; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { CK~clkctrl inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 656 736 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.23 % ) " "Info: Total cell delay = 1.668 ns ( 63.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 36.77 % ) " "Info: Total interconnect delay = 0.970 ns ( 36.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.128ns 0.842ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 656 736 152 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.544 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns LD 1 PIN PIN_56 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_56; Fanout = 2; PIN Node = 'LD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 416 24 192 432 "LD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.257 ns) + CELL(0.278 ns) 6.448 ns select2-1:inst3\|inst3 2 COMB LCCOMB_X2_Y4_N18 1 " "Info: 2: + IC(5.257 ns) + CELL(0.278 ns) = 6.448 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; COMB Node = 'select2-1:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { LD select2-1:inst3|inst3 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.544 ns inst1 3 REG LCFF_X2_Y4_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.544 ns; Loc. = LCFF_X2_Y4_N19; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { select2-1:inst3|inst3 inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 88 656 736 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 19.67 % ) " "Info: Total cell delay = 1.287 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.257 ns ( 80.33 % ) " "Info: Total interconnect delay = 5.257 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { LD select2-1:inst3|inst3 inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { LD {} LD~combout {} select2-1:inst3|inst3 {} inst1 {} } { 0.000ns 0.000ns 5.257ns 0.000ns } { 0.000ns 0.913ns 0.278ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.128ns 0.842ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { LD select2-1:inst3|inst3 inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { LD {} LD~combout {} select2-1:inst3|inst3 {} inst1 {} } { 0.000ns 0.000ns 5.257ns 0.000ns } { 0.000ns 0.913ns 0.278ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 09:55:04 2021 " "Info: Processing ended: Sun May 09 09:55:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
