
Efinix Static Timing Analysis Report
Version: 2021.2.323 
Date: Mon Aug 08 10:06:40 2022

Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.
 
Top-level Entity Name: mipi_loopback

SDC Filename: C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/mipi_loopback.sdc

Timing Model: C4
	temperature : 0C to 85C
	voltage : 1.2V +/-50mV
	speedgrade : 4
	technology : s40ll
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary 
   2. Clock Relationship Summary 
   3. Path Details for Max Critical Paths 
   4. Path Details for Min Critical Paths 
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
Clock Name            Period (ns)   Frequency (MHz)   Waveform   Source Clock Name
tx_vga_clk                 25.000          40.000         {0.000 12.500}        tx_vga_clk
tx_pixel_clk              100.000          10.000         {0.000 50.000}        tx_pixel_clk
tx_esc_pll_CLKOUT0         50.000          20.000         {0.000 25.000}        tx_esc_pll_CLKOUT0

Maximum possible analyzed clocks frequency
Clock Name            Period (ns)   Frequency (MHz)   Edge
tx_vga_clk                  7.497         133.394     (R-R)

Geomean max period: 7.497

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
Launch Clock        Capture Clock       Constraint (ns)   Slack (ns)    Edge
tx_vga_clk           tx_vga_clk               25.000        17.503     (R-R)
tx_vga_clk           tx_pixel_clk             25.000        17.424     (R-R)

Hold (Min) Clock Relationship
Launch Clock        Capture Clock       Constraint (ns)   Slack (ns)    Edge
tx_vga_clk           tx_vga_clk                0.000         0.307     (R-R)
tx_vga_clk           tx_pixel_clk              0.000         1.494     (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------


######################################################################
Path Detail Report (tx_vga_clk vs tx_pixel_clk)
######################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : patgen/x[4]~FF|CLK
Path End      : my_mipi_tx_DATA[29]
Launch Clock  : tx_vga_clk (RISE)
Capture Clock : tx_pixel_clk (RISE)
Slack         : 17.424  (required time - arrival time)
Delay         : 5.592

Logic Level : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  5.873
--------------------------------------------
End-of-path arrival time       : 11.183

Constraint                     : 25.000
+ Capture Clock Path Delay     :  0.000
- Clock Uncertainty            :  0.120
- Output Delay                 : -3.727
--------------------------------------------
End-of-path required time      : 28.607


Launch Clock Path
pin name              model name    delay (ns)   cumulative delay (ns)    pins on net   location
=================================================================================================
 tx_vga_clk            inpad           0.000                  0.000           2          (338,318)
 tx_vga_clk            inpad           0.200                  0.200           2          (338,318)
 tx_vga_clk            io              0.000                  0.200           2          (338,318)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in       gbuf_block      0.320                  0.520           2          (337,318)
 CLKBUF__0|I           gbuf            4.790                  5.310           2          (337,318)
 CLKBUF__0|O           gbuf            0.000                  5.310          58          (337,318)
 CLKBUF__0|clkout      gbuf_block      0.000                  5.310          58          (337,318)
 patgen/x[4]~FF|CLK    ff              0.000                  5.310          58          (334,590)

Data Path
pin name                model name    delay (ns)   cumulative delay (ns)    pins on net   location
===================================================================================================
 patgen/x[4]~FF|Q        ff               0.282                  0.282           3          (334,590)
 patgen/x[4]~FF|O_seq    eft              1.987                  2.268           3          (334,590)
   Routing elements:  
     Manhattan distance of X:17, Y:20
 LUT__374|I[0]           efl              0.251                  2.519           3          (317,610)
 LUT__374|in[0]          lut              0.000                  2.519           3          (317,610)
 LUT__374|out            lut              0.000                  2.519           2          (317,610)
 LUT__374|O              efl              0.370                  2.889           2          (317,610)
   Routing elements:  
     Manhattan distance of X:0, Y:9
 LUT__376|I[3]           efl              0.115                  3.005           2          (317,601)
 LUT__376|in[3]          lut              0.000                  3.005           2          (317,601)
 LUT__376|out            lut              0.000                  3.005           6          (317,601)
 LUT__376|O              efl              0.844                  3.849           6          (317,601)
   Routing elements:  
     Manhattan distance of X:0, Y:1
 LUT__386|I[0]           efl              0.251                  4.100           6          (317,602)
 LUT__386|in[0]          lut              0.000                  4.100           6          (317,602)
 LUT__386|out            lut              0.000                  4.100          20          (317,602)
 LUT__386|O              efl              1.573                  5.673          20          (317,602)
   Routing elements:  
     Manhattan distance of X:21, Y:5
 my_mipi_tx_DATA[29]     io               0.200                  5.873          20          (338,607)

######################################################################
Path Detail Report (tx_vga_clk vs tx_vga_clk)
######################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : patgen/v_count[5]~FF|CLK
Path End      : patgen/vsync_patgen~FF|CE
Launch Clock  : tx_vga_clk (RISE)
Capture Clock : tx_vga_clk (RISE)
Slack         : 17.503  (required time - arrival time)
Delay         : 6.920

Logic Level : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  7.377
--------------------------------------------
End-of-path arrival time       : 12.687

Constraint                     : 25.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
--------------------------------------------
End-of-path required time      : 30.190


Launch Clock Path
pin name                    model name    delay (ns)   cumulative delay (ns)    pins on net   location
=======================================================================================================
 tx_vga_clk                  inpad           0.000                  0.000           2          (338,318)
 tx_vga_clk                  inpad           0.200                  0.200           2          (338,318)
 tx_vga_clk                  io              0.000                  0.200           2          (338,318)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in             gbuf_block      0.320                  0.520           2          (337,318)
 CLKBUF__0|I                 gbuf            4.790                  5.310           2          (337,318)
 CLKBUF__0|O                 gbuf            0.000                  5.310          58          (337,318)
 CLKBUF__0|clkout            gbuf_block      0.000                  5.310          58          (337,318)
 patgen/v_count[5]~FF|CLK    ff              0.000                  5.310          58          (308,584)

Data Path
pin name                        model name    delay (ns)   cumulative delay (ns)    pins on net   location
===========================================================================================================
 patgen/v_count[5]~FF|Q          ff               0.282                  0.282           8          (308,584)
 patgen/v_count[5]~FF|O_seq      eft              3.565                  3.847           8          (308,584)
   Routing elements:  
     Manhattan distance of X:8, Y:20
 LUT__422|I[0]                   eft              0.267                  4.114           8          (316,604)
 LUT__422|in[0]                  lut              0.000                  4.114           8          (316,604)
 LUT__422|out                    lut              0.000                  4.114           2          (316,604)
 LUT__422|O                      eft              0.337                  4.451           2          (316,604)
   Routing elements:  
     Manhattan distance of X:2, Y:0
 LUT__423|I[3]                   eft              0.116                  4.567           2          (318,604)
 LUT__423|in[3]                  lut              0.000                  4.567           2          (318,604)
 LUT__423|out                    lut              0.000                  4.567           2          (318,604)
 LUT__423|O                      eft              0.706                  5.273           2          (318,604)
   Routing elements:  
     Manhattan distance of X:4, Y:0
 patgen/vsync_patgen~FF|I[3]     eft              0.116                  5.389           2          (314,604)
 LUT__424|in[3]                  lut              0.000                  5.389           2          (314,604)
 LUT__424|out                    lut              0.000                  5.389           8          (314,604)
 patgen/vsync_patgen~FF|O        eft              0.810                  6.199           7          (314,604)
   Routing elements:  
     Manhattan distance of X:0, Y:5
 LUT__426|I[3]                   eft              0.116                  6.315           8          (314,599)
 LUT__426|in[3]                  lut              0.000                  6.315           8          (314,599)
 LUT__426|out                    lut              0.000                  6.315           2          (314,599)
 LUT__426|O                      eft              0.887                  7.202           2          (314,599)
   Routing elements:  
     Manhattan distance of X:0, Y:5
 patgen/vsync_patgen~FF|CE       ff               0.175                  7.377           2          (314,604)

Capture Clock Path
pin name                      model name    delay (ns)   cumulative delay (ns)    pins on net   location
=========================================================================================================
 tx_vga_clk                    inpad           0.000                  0.000           2          (338,318)
 tx_vga_clk                    inpad           0.200                  0.200           2          (338,318)
 tx_vga_clk                    io              0.000                  0.200           2          (338,318)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in               gbuf_block      0.320                  0.520           2          (337,318)
 CLKBUF__0|I                   gbuf            4.790                  5.310           2          (337,318)
 CLKBUF__0|O                   gbuf            0.000                  5.310          58          (337,318)
 CLKBUF__0|clkout              gbuf_block      0.000                  5.310          58          (337,318)
 patgen/vsync_patgen~FF|CLK    ff              0.000                  5.310          58          (314,604)

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------


######################################################################
Path Detail Report (tx_vga_clk vs tx_vga_clk)
######################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : patgen/v_count[4]~FF|CLK
Path End      : patgen/v_count[4]~FF|D
Launch Clock  : tx_vga_clk (RISE)
Capture Clock : tx_vga_clk (RISE)
Slack         : 0.307  (arrival time - required time)
Delay         : 0.226

Logic Level : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  2.655
+ Clock To Q + Data Path Delay :  0.367
--------------------------------------------
End-of-path arrival time       :  3.022

Constraint                     :  0.000
+ Capture Clock Path Delay     :  2.655
+ Clock Uncertainty            :  0.060
--------------------------------------------
End-of-path required time      :  2.715


Launch Clock Path
pin name                    model name    delay (ns)   cumulative delay (ns)    pins on net   location
=======================================================================================================
 tx_vga_clk                  inpad           0.000                  0.000           2          (338,318)
 tx_vga_clk                  inpad           0.100                  0.100           2          (338,318)
 tx_vga_clk                  io              0.000                  0.100           2          (338,318)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in             gbuf_block      0.160                  0.260           2          (337,318)
 CLKBUF__0|I                 gbuf            2.395                  2.655           2          (337,318)
 CLKBUF__0|O                 gbuf            0.000                  2.655          58          (337,318)
 CLKBUF__0|clkout            gbuf_block      0.000                  2.655          58          (337,318)
 patgen/v_count[4]~FF|CLK    ff              0.000                  2.655          58          (312,584)

Data Path
pin name                      model name    delay (ns)   cumulative delay (ns)    pins on net   location
=========================================================================================================
 patgen/v_count[4]~FF|Q        ff               0.141                  0.141           8          (312,584)
 patgen/v_count[4]~FF|O_seq    eft              0.168                  0.309           8          (312,584)
 patgen/v_count[4]~FF|I[3]     eft              0.058                  0.367           8          (312,584)
 LUT__441|in[3]                lut              0.000                  0.367           8          (312,584)
 LUT__441|out                  lut              0.000                  0.367           2          (312,584)

Capture Clock Path
pin name                    model name    delay (ns)   cumulative delay (ns)    pins on net   location
=======================================================================================================
 tx_vga_clk                  inpad           0.000                  0.000           2          (338,318)
 tx_vga_clk                  inpad           0.100                  0.100           2          (338,318)
 tx_vga_clk                  io              0.000                  0.100           2          (338,318)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in             gbuf_block      0.160                  0.260           2          (337,318)
 CLKBUF__0|I                 gbuf            2.395                  2.655           2          (337,318)
 CLKBUF__0|O                 gbuf            0.000                  2.655          58          (337,318)
 CLKBUF__0|clkout            gbuf_block      0.000                  2.655          58          (337,318)
 patgen/v_count[4]~FF|CLK    ff              0.000                  2.655          58          (312,584)

######################################################################
Path Detail Report (tx_vga_clk vs tx_pixel_clk)
######################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : patgen/hsync_patgen~FF|CLK
Path End      : my_mipi_tx_HSYNC
Launch Clock  : tx_vga_clk (RISE)
Capture Clock : tx_pixel_clk (RISE)
Slack         : 1.494  (arrival time - required time)
Delay         : 0.736

Logic Level : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  2.655
+ Clock To Q + Data Path Delay :  0.877
--------------------------------------------
End-of-path arrival time       :  3.532

Constraint                     :  0.000
+ Capture Clock Path Delay     :  0.000
+ Clock Uncertainty            :  0.060
- Output Delay                 : -1.978
--------------------------------------------
End-of-path required time      :  2.038


Launch Clock Path
pin name                      model name    delay (ns)   cumulative delay (ns)    pins on net   location
=========================================================================================================
 tx_vga_clk                    inpad           0.000                  0.000           2          (338,318)
 tx_vga_clk                    inpad           0.100                  0.100           2          (338,318)
 tx_vga_clk                    io              0.000                  0.100           2          (338,318)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in               gbuf_block      0.160                  0.260           2          (337,318)
 CLKBUF__0|I                   gbuf            2.395                  2.655           2          (337,318)
 CLKBUF__0|O                   gbuf            0.000                  2.655          58          (337,318)
 CLKBUF__0|clkout              gbuf_block      0.000                  2.655          58          (337,318)
 patgen/hsync_patgen~FF|CLK    ff              0.000                  2.655          58          (318,577)

Data Path
pin name                        model name    delay (ns)   cumulative delay (ns)    pins on net   location
===========================================================================================================
 patgen/hsync_patgen~FF|Q        ff               0.141                  0.141           3          (318,577)
 patgen/hsync_patgen~FF|O_seq    eft              0.636                  0.777           3          (318,577)
   Routing elements:  
     Manhattan distance of X:20, Y:46
 my_mipi_tx_HSYNC                io               0.100                  0.877           3          (338,623)

---------- Path Details for Min Critical Paths (end) ---------------
