Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Jan  8 15:44:15 2026
| Host         : LAPTOP-DSFFK1DP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-9    Warning   Small multiplier                4           
TIMING-18  Warning   Missing input or output delay   34          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dac/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.665        0.000                      0                  327        0.143        0.000                      0                  327        4.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             3.665        0.000                      0                  327        0.143        0.000                      0                  327        4.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 3.187ns (49.990%)  route 3.188ns (50.010%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.796     5.317    dac/clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  dac/mult_stage_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dac/mult_stage_reg[19]/Q
                         net (fo=8, routed)           1.573     7.346    dac/mult_stage[19]
    SLICE_X4Y131         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  dac/scale_stage__9_i_19/O
                         net (fo=1, routed)           0.000     7.470    dac/scale_stage__9_i_19_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.017 r  dac/scale_stage_reg__9_i_11/O[2]
                         net (fo=1, routed)           0.817     8.834    dac/scale_stage_reg__9_i_11_n_5
    SLICE_X5Y132         LUT2 (Prop_lut2_I1_O)        0.302     9.136 r  dac/scale_stage__16_i_7/O
                         net (fo=1, routed)           0.000     9.136    dac/scale_stage__16_i_7_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  dac/scale_stage_reg__16_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.537    dac/scale_stage_reg__16_i_6_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  dac/scale_stage_reg__12_i_9/O[0]
                         net (fo=1, routed)           0.799    10.558    dac/scale_stage_reg__12_i_9_n_7
    SLICE_X6Y133         LUT2 (Prop_lut2_I1_O)        0.299    10.857 r  dac/scale_stage__12_i_6/O
                         net (fo=1, routed)           0.000    10.857    dac/scale_stage__12_i_6_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  dac/scale_stage_reg__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    dac/scale_stage_reg__12_i_1_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.693 r  dac/scale_stage_reg__9_i_1/O[1]
                         net (fo=1, routed)           0.000    11.693    dac/scale_stage1[38]
    SLICE_X6Y134         FDRE                                         r  dac/scale_stage_reg__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.676    15.017    dac/clk_IBUF_BUFG
    SLICE_X6Y134         FDRE                                         r  dac/scale_stage_reg__10/C
                         clock pessimism              0.267    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y134         FDRE (Setup_fdre_C_D)        0.109    15.358    dac/scale_stage_reg__10
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 3.103ns (49.322%)  route 3.188ns (50.678%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.796     5.317    dac/clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  dac/mult_stage_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dac/mult_stage_reg[19]/Q
                         net (fo=8, routed)           1.573     7.346    dac/mult_stage[19]
    SLICE_X4Y131         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  dac/scale_stage__9_i_19/O
                         net (fo=1, routed)           0.000     7.470    dac/scale_stage__9_i_19_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.017 r  dac/scale_stage_reg__9_i_11/O[2]
                         net (fo=1, routed)           0.817     8.834    dac/scale_stage_reg__9_i_11_n_5
    SLICE_X5Y132         LUT2 (Prop_lut2_I1_O)        0.302     9.136 r  dac/scale_stage__16_i_7/O
                         net (fo=1, routed)           0.000     9.136    dac/scale_stage__16_i_7_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  dac/scale_stage_reg__16_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.537    dac/scale_stage_reg__16_i_6_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  dac/scale_stage_reg__12_i_9/O[0]
                         net (fo=1, routed)           0.799    10.558    dac/scale_stage_reg__12_i_9_n_7
    SLICE_X6Y133         LUT2 (Prop_lut2_I1_O)        0.299    10.857 r  dac/scale_stage__12_i_6/O
                         net (fo=1, routed)           0.000    10.857    dac/scale_stage__12_i_6_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  dac/scale_stage_reg__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    dac/scale_stage_reg__12_i_1_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.609 r  dac/scale_stage_reg__9_i_1/O[2]
                         net (fo=1, routed)           0.000    11.609    dac/scale_stage1[39]
    SLICE_X6Y134         FDRE                                         r  dac/scale_stage_reg__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.676    15.017    dac/clk_IBUF_BUFG
    SLICE_X6Y134         FDRE                                         r  dac/scale_stage_reg__9/C
                         clock pessimism              0.267    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y134         FDRE (Setup_fdre_C_D)        0.109    15.358    dac/scale_stage_reg__9
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 3.083ns (49.160%)  route 3.188ns (50.840%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.796     5.317    dac/clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  dac/mult_stage_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dac/mult_stage_reg[19]/Q
                         net (fo=8, routed)           1.573     7.346    dac/mult_stage[19]
    SLICE_X4Y131         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  dac/scale_stage__9_i_19/O
                         net (fo=1, routed)           0.000     7.470    dac/scale_stage__9_i_19_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.017 r  dac/scale_stage_reg__9_i_11/O[2]
                         net (fo=1, routed)           0.817     8.834    dac/scale_stage_reg__9_i_11_n_5
    SLICE_X5Y132         LUT2 (Prop_lut2_I1_O)        0.302     9.136 r  dac/scale_stage__16_i_7/O
                         net (fo=1, routed)           0.000     9.136    dac/scale_stage__16_i_7_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  dac/scale_stage_reg__16_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.537    dac/scale_stage_reg__16_i_6_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  dac/scale_stage_reg__12_i_9/O[0]
                         net (fo=1, routed)           0.799    10.558    dac/scale_stage_reg__12_i_9_n_7
    SLICE_X6Y133         LUT2 (Prop_lut2_I1_O)        0.299    10.857 r  dac/scale_stage__12_i_6/O
                         net (fo=1, routed)           0.000    10.857    dac/scale_stage__12_i_6_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.370 r  dac/scale_stage_reg__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    dac/scale_stage_reg__12_i_1_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.589 r  dac/scale_stage_reg__9_i_1/O[0]
                         net (fo=1, routed)           0.000    11.589    dac/scale_stage1[37]
    SLICE_X6Y134         FDRE                                         r  dac/scale_stage_reg__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.676    15.017    dac/clk_IBUF_BUFG
    SLICE_X6Y134         FDRE                                         r  dac/scale_stage_reg__11/C
                         clock pessimism              0.267    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y134         FDRE (Setup_fdre_C_D)        0.109    15.358    dac/scale_stage_reg__11
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__12/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 2.959ns (48.135%)  route 3.188ns (51.865%))
  Logic Levels:           7  (CARRY4=4 LUT2=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.796     5.317    dac/clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  dac/mult_stage_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dac/mult_stage_reg[19]/Q
                         net (fo=8, routed)           1.573     7.346    dac/mult_stage[19]
    SLICE_X4Y131         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  dac/scale_stage__9_i_19/O
                         net (fo=1, routed)           0.000     7.470    dac/scale_stage__9_i_19_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.017 r  dac/scale_stage_reg__9_i_11/O[2]
                         net (fo=1, routed)           0.817     8.834    dac/scale_stage_reg__9_i_11_n_5
    SLICE_X5Y132         LUT2 (Prop_lut2_I1_O)        0.302     9.136 r  dac/scale_stage__16_i_7/O
                         net (fo=1, routed)           0.000     9.136    dac/scale_stage__16_i_7_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  dac/scale_stage_reg__16_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.537    dac/scale_stage_reg__16_i_6_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  dac/scale_stage_reg__12_i_9/O[0]
                         net (fo=1, routed)           0.799    10.558    dac/scale_stage_reg__12_i_9_n_7
    SLICE_X6Y133         LUT2 (Prop_lut2_I1_O)        0.299    10.857 r  dac/scale_stage__12_i_6/O
                         net (fo=1, routed)           0.000    10.857    dac/scale_stage__12_i_6_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.465 r  dac/scale_stage_reg__12_i_1/O[3]
                         net (fo=1, routed)           0.000    11.465    dac/scale_stage1[36]
    SLICE_X6Y133         FDRE                                         r  dac/scale_stage_reg__12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.675    15.016    dac/clk_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  dac/scale_stage_reg__12/C
                         clock pessimism              0.267    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y133         FDRE (Setup_fdre_C_D)        0.109    15.357    dac/scale_stage_reg__12
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.895ns (47.589%)  route 3.188ns (52.411%))
  Logic Levels:           7  (CARRY4=4 LUT2=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.796     5.317    dac/clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  dac/mult_stage_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dac/mult_stage_reg[19]/Q
                         net (fo=8, routed)           1.573     7.346    dac/mult_stage[19]
    SLICE_X4Y131         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  dac/scale_stage__9_i_19/O
                         net (fo=1, routed)           0.000     7.470    dac/scale_stage__9_i_19_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.017 r  dac/scale_stage_reg__9_i_11/O[2]
                         net (fo=1, routed)           0.817     8.834    dac/scale_stage_reg__9_i_11_n_5
    SLICE_X5Y132         LUT2 (Prop_lut2_I1_O)        0.302     9.136 r  dac/scale_stage__16_i_7/O
                         net (fo=1, routed)           0.000     9.136    dac/scale_stage__16_i_7_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  dac/scale_stage_reg__16_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.537    dac/scale_stage_reg__16_i_6_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  dac/scale_stage_reg__12_i_9/O[0]
                         net (fo=1, routed)           0.799    10.558    dac/scale_stage_reg__12_i_9_n_7
    SLICE_X6Y133         LUT2 (Prop_lut2_I1_O)        0.299    10.857 r  dac/scale_stage__12_i_6/O
                         net (fo=1, routed)           0.000    10.857    dac/scale_stage__12_i_6_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.401 r  dac/scale_stage_reg__12_i_1/O[2]
                         net (fo=1, routed)           0.000    11.401    dac/scale_stage1[35]
    SLICE_X6Y133         FDRE                                         r  dac/scale_stage_reg__13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.675    15.016    dac/clk_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  dac/scale_stage_reg__13/C
                         clock pessimism              0.267    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y133         FDRE (Setup_fdre_C_D)        0.109    15.357    dac/scale_stage_reg__13
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 2.778ns (46.561%)  route 3.188ns (53.439%))
  Logic Levels:           7  (CARRY4=4 LUT2=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.796     5.317    dac/clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  dac/mult_stage_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dac/mult_stage_reg[19]/Q
                         net (fo=8, routed)           1.573     7.346    dac/mult_stage[19]
    SLICE_X4Y131         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  dac/scale_stage__9_i_19/O
                         net (fo=1, routed)           0.000     7.470    dac/scale_stage__9_i_19_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.017 r  dac/scale_stage_reg__9_i_11/O[2]
                         net (fo=1, routed)           0.817     8.834    dac/scale_stage_reg__9_i_11_n_5
    SLICE_X5Y132         LUT2 (Prop_lut2_I1_O)        0.302     9.136 r  dac/scale_stage__16_i_7/O
                         net (fo=1, routed)           0.000     9.136    dac/scale_stage__16_i_7_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  dac/scale_stage_reg__16_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.537    dac/scale_stage_reg__16_i_6_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  dac/scale_stage_reg__12_i_9/O[0]
                         net (fo=1, routed)           0.799    10.558    dac/scale_stage_reg__12_i_9_n_7
    SLICE_X6Y133         LUT2 (Prop_lut2_I1_O)        0.299    10.857 r  dac/scale_stage__12_i_6/O
                         net (fo=1, routed)           0.000    10.857    dac/scale_stage__12_i_6_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.284 r  dac/scale_stage_reg__12_i_1/O[1]
                         net (fo=1, routed)           0.000    11.284    dac/scale_stage1[34]
    SLICE_X6Y133         FDRE                                         r  dac/scale_stage_reg__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.675    15.016    dac/clk_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  dac/scale_stage_reg__14/C
                         clock pessimism              0.267    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y133         FDRE (Setup_fdre_C_D)        0.109    15.357    dac/scale_stage_reg__14
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.229ns (22.439%)  route 4.248ns (77.561%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.800     5.321    uart_rx_inst/CLK
    SLICE_X0Y132         FDSE                                         r  uart_rx_inst/baud_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDSE (Prop_fdse_C_Q)         0.456     5.777 f  uart_rx_inst/baud_cnt_reg[10]/Q
                         net (fo=3, routed)           0.660     6.437    uart_rx_inst/baud_cnt_reg_n_0_[10]
    SLICE_X0Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.561 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.650     7.211    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X0Y132         LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.299     7.634    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I5_O)        0.124     7.758 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.330     8.088    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I0_O)        0.124     8.212 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.755     8.967    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X5Y130         LUT2 (Prop_lut2_I1_O)        0.124     9.091 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          1.028    10.119    uart_rx_inst/baud_cnt[10]
    SLICE_X2Y132         LUT3 (Prop_lut3_I2_O)        0.153    10.272 r  uart_rx_inst/baud_cnt[10]_i_2/O
                         net (fo=6, routed)           0.527    10.798    uart_rx_inst/baud_cnt[10]_i_2_n_0
    SLICE_X0Y132         FDSE                                         r  uart_rx_inst/baud_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.675    15.016    uart_rx_inst/CLK
    SLICE_X0Y132         FDSE                                         r  uart_rx_inst/baud_cnt_reg[10]/C
                         clock pessimism              0.305    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X0Y132         FDSE (Setup_fdse_C_CE)      -0.412    14.874    uart_rx_inst/baud_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.229ns (22.439%)  route 4.248ns (77.561%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.800     5.321    uart_rx_inst/CLK
    SLICE_X0Y132         FDSE                                         r  uart_rx_inst/baud_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDSE (Prop_fdse_C_Q)         0.456     5.777 f  uart_rx_inst/baud_cnt_reg[10]/Q
                         net (fo=3, routed)           0.660     6.437    uart_rx_inst/baud_cnt_reg_n_0_[10]
    SLICE_X0Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.561 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.650     7.211    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X0Y132         LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.299     7.634    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I5_O)        0.124     7.758 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.330     8.088    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I0_O)        0.124     8.212 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.755     8.967    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X5Y130         LUT2 (Prop_lut2_I1_O)        0.124     9.091 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          1.028    10.119    uart_rx_inst/baud_cnt[10]
    SLICE_X2Y132         LUT3 (Prop_lut3_I2_O)        0.153    10.272 r  uart_rx_inst/baud_cnt[10]_i_2/O
                         net (fo=6, routed)           0.527    10.798    uart_rx_inst/baud_cnt[10]_i_2_n_0
    SLICE_X0Y132         FDSE                                         r  uart_rx_inst/baud_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.675    15.016    uart_rx_inst/CLK
    SLICE_X0Y132         FDSE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
                         clock pessimism              0.305    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X0Y132         FDSE (Setup_fdse_C_CE)      -0.412    14.874    uart_rx_inst/baud_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.229ns (22.439%)  route 4.248ns (77.561%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.800     5.321    uart_rx_inst/CLK
    SLICE_X0Y132         FDSE                                         r  uart_rx_inst/baud_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDSE (Prop_fdse_C_Q)         0.456     5.777 f  uart_rx_inst/baud_cnt_reg[10]/Q
                         net (fo=3, routed)           0.660     6.437    uart_rx_inst/baud_cnt_reg_n_0_[10]
    SLICE_X0Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.561 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.650     7.211    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X0Y132         LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.299     7.634    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I5_O)        0.124     7.758 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.330     8.088    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I0_O)        0.124     8.212 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.755     8.967    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X5Y130         LUT2 (Prop_lut2_I1_O)        0.124     9.091 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          1.028    10.119    uart_rx_inst/baud_cnt[10]
    SLICE_X2Y132         LUT3 (Prop_lut3_I2_O)        0.153    10.272 r  uart_rx_inst/baud_cnt[10]_i_2/O
                         net (fo=6, routed)           0.527    10.798    uart_rx_inst/baud_cnt[10]_i_2_n_0
    SLICE_X0Y132         FDRE                                         r  uart_rx_inst/baud_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.675    15.016    uart_rx_inst/CLK
    SLICE_X0Y132         FDRE                                         r  uart_rx_inst/baud_cnt_reg[6]/C
                         clock pessimism              0.305    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X0Y132         FDRE (Setup_fdre_C_CE)      -0.412    14.874    uart_rx_inst/baud_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.229ns (22.439%)  route 4.248ns (77.561%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.800     5.321    uart_rx_inst/CLK
    SLICE_X0Y132         FDSE                                         r  uart_rx_inst/baud_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDSE (Prop_fdse_C_Q)         0.456     5.777 f  uart_rx_inst/baud_cnt_reg[10]/Q
                         net (fo=3, routed)           0.660     6.437    uart_rx_inst/baud_cnt_reg_n_0_[10]
    SLICE_X0Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.561 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.650     7.211    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X0Y132         LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.299     7.634    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I5_O)        0.124     7.758 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.330     8.088    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I0_O)        0.124     8.212 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.755     8.967    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X5Y130         LUT2 (Prop_lut2_I1_O)        0.124     9.091 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          1.028    10.119    uart_rx_inst/baud_cnt[10]
    SLICE_X2Y132         LUT3 (Prop_lut3_I2_O)        0.153    10.272 r  uart_rx_inst/baud_cnt[10]_i_2/O
                         net (fo=6, routed)           0.527    10.798    uart_rx_inst/baud_cnt[10]_i_2_n_0
    SLICE_X0Y132         FDRE                                         r  uart_rx_inst/baud_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.675    15.016    uart_rx_inst/CLK
    SLICE_X0Y132         FDRE                                         r  uart_rx_inst/baud_cnt_reg[9]/C
                         clock pessimism              0.305    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X0Y132         FDRE (Setup_fdre_C_CE)      -0.412    14.874    uart_rx_inst/baud_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  4.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_voltage_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.668     1.552    uart_rx_inst/CLK
    SLICE_X5Y132         FDRE                                         r  uart_rx_inst/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  uart_rx_inst/o_data_reg[9]/Q
                         net (fo=1, routed)           0.115     1.808    o_data[9]
    SLICE_X3Y131         FDRE                                         r  received_voltage_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.941     2.069    clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  received_voltage_reg[9]/C
                         clock pessimism             -0.482     1.587    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.078     1.665    received_voltage_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.670     1.554    uart_rx_inst/CLK
    SLICE_X3Y133         FDRE                                         r  uart_rx_inst/data_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.128     1.682 r  uart_rx_inst/data_buffer_reg[6]/Q
                         net (fo=1, routed)           0.059     1.741    uart_rx_inst/data_buffer_reg_n_0_[6]
    SLICE_X2Y133         FDRE                                         r  uart_rx_inst/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.943     2.071    uart_rx_inst/CLK
    SLICE_X2Y133         FDRE                                         r  uart_rx_inst/o_data_reg[6]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.010     1.577    uart_rx_inst/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dac/cs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.446%)  route 0.124ns (39.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.671     1.555    dac/clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  dac/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  dac/cs_reg_reg/Q
                         net (fo=6, routed)           0.124     1.819    dac/conversion_wait_timer/non_zero_delay.enable_flag_reg_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I2_O)        0.048     1.867 r  dac/conversion_wait_timer/non_zero_delay.delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    dac/conversion_wait_timer/non_zero_delay.delay_counter[1]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.945     2.073    dac/conversion_wait_timer/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[1]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.131     1.699    dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dac/scale_stage_reg__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/output_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.669     1.553    dac/clk_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  dac/scale_stage_reg__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  dac/scale_stage_reg__15/Q
                         net (fo=2, routed)           0.068     1.785    dac/scale_stage_reg[9]
    SLICE_X6Y133         FDRE                                         r  dac/output_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.941     2.069    dac/clk_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  dac/output_data_reg[15]/C
                         clock pessimism             -0.516     1.553    
    SLICE_X6Y133         FDRE (Hold_fdre_C_D)         0.060     1.613    dac/output_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dac/cs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/conversion_wait_timer/non_zero_delay.enable_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.682%)  route 0.128ns (40.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.671     1.555    dac/clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  dac/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  dac/cs_reg_reg/Q
                         net (fo=6, routed)           0.128     1.823    dac/conversion_wait_timer/non_zero_delay.enable_flag_reg_0
    SLICE_X2Y135         LUT4 (Prop_lut4_I2_O)        0.048     1.871 r  dac/conversion_wait_timer/non_zero_delay.enable_flag_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    dac/conversion_wait_timer/non_zero_delay.enable_flag_i_1__0_n_0
    SLICE_X2Y135         FDRE                                         r  dac/conversion_wait_timer/non_zero_delay.enable_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.945     2.073    dac/conversion_wait_timer/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  dac/conversion_wait_timer/non_zero_delay.enable_flag_reg/C
                         clock pessimism             -0.505     1.568    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.131     1.699    dac/conversion_wait_timer/non_zero_delay.enable_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dac/cs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.062%)  route 0.124ns (39.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.671     1.555    dac/clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  dac/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  dac/cs_reg_reg/Q
                         net (fo=6, routed)           0.124     1.819    dac/conversion_wait_timer/non_zero_delay.enable_flag_reg_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I2_O)        0.045     1.864 r  dac/conversion_wait_timer/non_zero_delay.delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    dac/conversion_wait_timer/non_zero_delay.delay_counter[0]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.945     2.073    dac/conversion_wait_timer/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.120     1.688    dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dac/cs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/conversion_wait_timer/non_zero_delay.enable_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.296%)  route 0.128ns (40.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.671     1.555    dac/clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  dac/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  dac/cs_reg_reg/Q
                         net (fo=6, routed)           0.128     1.823    dac/conversion_wait_timer/non_zero_delay.enable_flag_reg_0
    SLICE_X2Y135         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  dac/conversion_wait_timer/non_zero_delay.enable_d_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    dac/conversion_wait_timer/conv_wait_enable
    SLICE_X2Y135         FDRE                                         r  dac/conversion_wait_timer/non_zero_delay.enable_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.945     2.073    dac/conversion_wait_timer/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  dac/conversion_wait_timer/non_zero_delay.enable_d_reg/C
                         clock pessimism             -0.505     1.568    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.121     1.689    dac/conversion_wait_timer/non_zero_delay.enable_d_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.670     1.554    uart_rx_inst/CLK
    SLICE_X3Y133         FDRE                                         r  uart_rx_inst/data_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  uart_rx_inst/data_buffer_reg[2]/Q
                         net (fo=1, routed)           0.106     1.801    uart_rx_inst/data_buffer_reg_n_0_[2]
    SLICE_X3Y132         FDRE                                         r  uart_rx_inst/o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.942     2.070    uart_rx_inst/CLK
    SLICE_X3Y132         FDRE                                         r  uart_rx_inst/o_data_reg[2]/C
                         clock pessimism             -0.503     1.567    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.047     1.614    uart_rx_inst/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dac/CS_end/non_zero_delay.delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/CS_end/non_zero_delay.enable_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.670     1.554    dac/CS_end/clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  dac/CS_end/non_zero_delay.delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.164     1.718 f  dac/CS_end/non_zero_delay.delay_counter_reg[0]/Q
                         net (fo=7, routed)           0.084     1.802    dac/CS_end/non_zero_delay.delay_counter_reg[0]
    SLICE_X7Y136         LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  dac/CS_end/non_zero_delay.enable_flag_i_1__1/O
                         net (fo=1, routed)           0.000     1.847    dac/CS_end/non_zero_delay.enable_flag_i_1__1_n_0
    SLICE_X7Y136         FDRE                                         r  dac/CS_end/non_zero_delay.enable_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.943     2.071    dac/CS_end/clk_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  dac/CS_end/non_zero_delay.enable_flag_reg/C
                         clock pessimism             -0.504     1.567    
    SLICE_X7Y136         FDRE (Hold_fdre_C_D)         0.091     1.658    dac/CS_end/non_zero_delay.enable_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.671     1.555    uart_rx_inst/CLK
    SLICE_X3Y134         FDRE                                         r  uart_rx_inst/rx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  uart_rx_inst/rx_buffer_reg[2]/Q
                         net (fo=3, routed)           0.121     1.817    uart_rx_inst/rx_buffer[2]
    SLICE_X2Y133         FDRE                                         r  uart_rx_inst/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.943     2.071    uart_rx_inst/CLK
    SLICE_X2Y133         FDRE                                         r  uart_rx_inst/o_data_reg[10]/C
                         clock pessimism             -0.503     1.568    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.059     1.627    uart_rx_inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   received_voltage_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y131   received_voltage_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y131   received_voltage_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y131   received_voltage_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y131   received_voltage_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y131   received_voltage_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132   received_voltage_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y130   received_voltage_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y130   received_voltage_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   received_voltage_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   received_voltage_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   received_voltage_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   received_voltage_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   received_voltage_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 received_voltage_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        83.046ns  (logic 24.685ns (29.725%)  route 58.361ns (70.275%))
  Logic Levels:           79  (CARRY4=45 LUT2=7 LUT3=6 LUT4=4 LUT5=2 LUT6=14 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.797     5.318    clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  received_voltage_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  received_voltage_reg[6]/Q
                         net (fo=4, routed)           1.406     7.180    display_inst/Q[6]
    SLICE_X2Y127         LUT2 (Prop_lut2_I0_O)        0.124     7.304 r  display_inst/seg_OBUF[5]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.304    display_inst/seg_OBUF[5]_inst_i_50_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.837 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.837    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.056 r  display_inst/seg_OBUF[5]_inst_i_89/O[0]
                         net (fo=18, routed)          1.375     9.431    display_inst/seg_OBUF[5]_inst_i_89_n_7
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.295     9.726 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.098    10.824    display_inst/p_1_in__0[9]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    10.948 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.645    11.593    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I4_O)        0.124    11.717 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.243    12.959    display_inst/p_1_in__0[5]
    SLICE_X0Y119         LUT6 (Prop_lut6_I3_O)        0.124    13.083 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.667    13.750    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124    13.874 r  display_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=71, routed)          3.638    17.513    display_inst/p_1_in[1]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124    17.637 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.016    19.653    display_inst/p_1_in[0]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    19.777 r  display_inst/seg_OBUF[5]_inst_i_854/O
                         net (fo=1, routed)           0.000    19.777    display_inst/seg_OBUF[5]_inst_i_854_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.178 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    20.178    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    20.292    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.605 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           1.029    21.633    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X5Y111         LUT3 (Prop_lut3_I0_O)        0.336    21.969 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           0.690    22.659    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.327    22.986 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    22.986    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.387 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.387    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.610 r  display_inst/seg_OBUF[5]_inst_i_119/O[0]
                         net (fo=3, routed)           1.058    24.668    display_inst/seg_OBUF[5]_inst_i_119_n_7
    SLICE_X8Y114         LUT3 (Prop_lut3_I1_O)        0.299    24.967 r  display_inst/seg_OBUF[5]_inst_i_110/O
                         net (fo=1, routed)           0.767    25.734    display_inst/seg_OBUF[5]_inst_i_110_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.254 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.254    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.569 r  display_inst/seg_OBUF[5]_inst_i_38/O[3]
                         net (fo=40, routed)          1.586    28.155    display_inst/seg_OBUF[5]_inst_i_38_n_4
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.307    28.462 r  display_inst/seg_OBUF[5]_inst_i_796/O
                         net (fo=1, routed)           0.000    28.462    display_inst/seg_OBUF[5]_inst_i_796_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.994 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    28.994    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.216 r  display_inst/seg_OBUF[5]_inst_i_524/O[0]
                         net (fo=3, routed)           1.028    30.245    display_inst/seg_OBUF[5]_inst_i_524_n_7
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.299    30.544 r  display_inst/seg_OBUF[5]_inst_i_679/O
                         net (fo=1, routed)           0.703    31.247    display_inst/seg_OBUF[5]_inst_i_679_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.767 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    31.767    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.884 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    31.884    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.001 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    32.001    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.118 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.118    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.235 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.235    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.392 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.511    36.903    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.332    37.235 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         4.372    41.607    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I1_O)        0.124    41.731 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.382    43.113    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.511 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    43.511    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.625 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.009    43.634    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.748 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    43.748    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    43.862    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.175 r  display_inst/seg_OBUF[7]_inst_i_356/O[3]
                         net (fo=2, routed)           1.197    45.372    display_inst/seg_OBUF[7]_inst_i_356_n_4
    SLICE_X14Y125        LUT3 (Prop_lut3_I2_O)        0.335    45.707 r  display_inst/seg_OBUF[7]_inst_i_170/O
                         net (fo=2, routed)           0.708    46.415    display_inst/seg_OBUF[7]_inst_i_170_n_0
    SLICE_X14Y125        LUT4 (Prop_lut4_I3_O)        0.331    46.746 r  display_inst/seg_OBUF[7]_inst_i_174/O
                         net (fo=1, routed)           0.000    46.746    display_inst/seg_OBUF[7]_inst_i_174_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.122 r  display_inst/seg_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    47.122    display_inst/seg_OBUF[7]_inst_i_82_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.341 r  display_inst/seg_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.954    48.295    display_inst/seg_OBUF[7]_inst_i_79_n_7
    SLICE_X19Y125        LUT3 (Prop_lut3_I0_O)        0.323    48.618 r  display_inst/seg_OBUF[7]_inst_i_29/O
                         net (fo=2, routed)           1.094    49.712    display_inst/seg_OBUF[7]_inst_i_29_n_0
    SLICE_X19Y125        LUT4 (Prop_lut4_I3_O)        0.326    50.038 r  display_inst/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000    50.038    display_inst/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.588 r  display_inst/seg_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.588    display_inst/seg_OBUF[7]_inst_i_16_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    50.811 r  display_inst/seg_OBUF[7]_inst_i_435/O[0]
                         net (fo=14, routed)          1.684    52.495    display_inst/seg_OBUF[7]_inst_i_435_n_7
    SLICE_X21Y124        LUT2 (Prop_lut2_I1_O)        0.299    52.794 r  display_inst/seg_OBUF[7]_inst_i_688/O
                         net (fo=1, routed)           0.000    52.794    display_inst/seg_OBUF[7]_inst_i_688_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.344 r  display_inst/seg_OBUF[7]_inst_i_461/CO[3]
                         net (fo=1, routed)           0.009    53.353    display_inst/seg_OBUF[7]_inst_i_461_n_0
    SLICE_X21Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.467 r  display_inst/seg_OBUF[7]_inst_i_279/CO[3]
                         net (fo=1, routed)           0.000    53.467    display_inst/seg_OBUF[7]_inst_i_279_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.801 r  display_inst/seg_OBUF[7]_inst_i_112/O[1]
                         net (fo=3, routed)           1.126    54.928    display_inst/seg_OBUF[7]_inst_i_112_n_6
    SLICE_X16Y129        LUT5 (Prop_lut5_I0_O)        0.331    55.259 r  display_inst/seg_OBUF[7]_inst_i_318/O
                         net (fo=1, routed)           0.622    55.880    display_inst/seg_OBUF[7]_inst_i_318_n_0
    SLICE_X17Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    56.486 r  display_inst/seg_OBUF[7]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.486    display_inst/seg_OBUF[7]_inst_i_132_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.600    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.714    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.871 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.625    58.497    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X24Y122        LUT2 (Prop_lut2_I0_O)        0.323    58.820 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.466    61.285    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I3_O)        0.326    61.611 r  display_inst/seg_OBUF[7]_inst_i_264/O
                         net (fo=6, routed)           1.148    62.759    display_inst/seg_OBUF[7]_inst_i_264_n_0
    SLICE_X26Y118        LUT6 (Prop_lut6_I0_O)        0.124    62.883 r  display_inst/seg_OBUF[7]_inst_i_999/O
                         net (fo=1, routed)           0.000    62.883    display_inst/seg_OBUF[7]_inst_i_999_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.415 r  display_inst/seg_OBUF[7]_inst_i_983/CO[3]
                         net (fo=1, routed)           0.000    63.415    display_inst/seg_OBUF[7]_inst_i_983_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.529 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    63.529    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.643 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    63.643    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.757 r  display_inst/seg_OBUF[7]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.757    display_inst/seg_OBUF[7]_inst_i_771_n_0
    SLICE_X26Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.979 r  display_inst/seg_OBUF[7]_inst_i_623/O[0]
                         net (fo=3, routed)           1.006    64.986    display_inst/seg_OBUF[7]_inst_i_623_n_7
    SLICE_X30Y120        LUT3 (Prop_lut3_I0_O)        0.299    65.285 r  display_inst/seg_OBUF[7]_inst_i_430/O
                         net (fo=1, routed)           0.712    65.996    display_inst/seg_OBUF[7]_inst_i_430_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    66.522 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    66.522    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.856 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.013    67.869    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X22Y119        LUT3 (Prop_lut3_I1_O)        0.303    68.172 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.614    68.786    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X23Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    69.184 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.184    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    69.423 r  display_inst/seg_OBUF[7]_inst_i_20/O[2]
                         net (fo=2, routed)           0.980    70.404    display_inst/seg_OBUF[7]_inst_i_20_n_5
    SLICE_X22Y121        LUT2 (Prop_lut2_I0_O)        0.302    70.706 r  display_inst/seg_OBUF[7]_inst_i_36/O
                         net (fo=1, routed)           0.000    70.706    display_inst/seg_OBUF[7]_inst_i_36_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    70.933 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.003    71.935    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X20Y117        LUT5 (Prop_lut5_I4_O)        0.303    72.238 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    72.238    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.639 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.639    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.861 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.408    74.269    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X10Y111        LUT4 (Prop_lut4_I2_O)        0.299    74.568 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.803    75.371    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I5_O)        0.124    75.495 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           1.087    76.582    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I5_O)        0.124    76.706 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.856    77.562    display_inst/sel0[3]
    SLICE_X11Y107        LUT2 (Prop_lut2_I1_O)        0.124    77.686 r  display_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.824    78.510    display_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I2_O)        0.124    78.634 r  display_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.199    84.833    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    88.364 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    88.364    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        82.954ns  (logic 25.119ns (30.280%)  route 57.835ns (69.720%))
  Logic Levels:           79  (CARRY4=45 LUT2=7 LUT3=6 LUT4=4 LUT5=3 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.797     5.318    clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  received_voltage_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  received_voltage_reg[6]/Q
                         net (fo=4, routed)           1.406     7.180    display_inst/Q[6]
    SLICE_X2Y127         LUT2 (Prop_lut2_I0_O)        0.124     7.304 r  display_inst/seg_OBUF[5]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.304    display_inst/seg_OBUF[5]_inst_i_50_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.837 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.837    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.056 r  display_inst/seg_OBUF[5]_inst_i_89/O[0]
                         net (fo=18, routed)          1.375     9.431    display_inst/seg_OBUF[5]_inst_i_89_n_7
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.295     9.726 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.098    10.824    display_inst/p_1_in__0[9]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    10.948 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.645    11.593    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I4_O)        0.124    11.717 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.243    12.959    display_inst/p_1_in__0[5]
    SLICE_X0Y119         LUT6 (Prop_lut6_I3_O)        0.124    13.083 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.667    13.750    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124    13.874 r  display_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=71, routed)          3.638    17.513    display_inst/p_1_in[1]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124    17.637 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.016    19.653    display_inst/p_1_in[0]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    19.777 r  display_inst/seg_OBUF[5]_inst_i_854/O
                         net (fo=1, routed)           0.000    19.777    display_inst/seg_OBUF[5]_inst_i_854_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.178 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    20.178    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    20.292    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.605 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           1.029    21.633    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X5Y111         LUT3 (Prop_lut3_I0_O)        0.336    21.969 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           0.690    22.659    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.327    22.986 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    22.986    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.387 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.387    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.610 r  display_inst/seg_OBUF[5]_inst_i_119/O[0]
                         net (fo=3, routed)           1.058    24.668    display_inst/seg_OBUF[5]_inst_i_119_n_7
    SLICE_X8Y114         LUT3 (Prop_lut3_I1_O)        0.299    24.967 r  display_inst/seg_OBUF[5]_inst_i_110/O
                         net (fo=1, routed)           0.767    25.734    display_inst/seg_OBUF[5]_inst_i_110_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.254 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.254    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.569 r  display_inst/seg_OBUF[5]_inst_i_38/O[3]
                         net (fo=40, routed)          1.586    28.155    display_inst/seg_OBUF[5]_inst_i_38_n_4
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.307    28.462 r  display_inst/seg_OBUF[5]_inst_i_796/O
                         net (fo=1, routed)           0.000    28.462    display_inst/seg_OBUF[5]_inst_i_796_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.994 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    28.994    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.216 r  display_inst/seg_OBUF[5]_inst_i_524/O[0]
                         net (fo=3, routed)           1.028    30.245    display_inst/seg_OBUF[5]_inst_i_524_n_7
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.299    30.544 r  display_inst/seg_OBUF[5]_inst_i_679/O
                         net (fo=1, routed)           0.703    31.247    display_inst/seg_OBUF[5]_inst_i_679_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.767 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    31.767    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.884 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    31.884    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.001 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    32.001    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.118 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.118    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.235 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.235    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.392 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.511    36.903    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.332    37.235 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         4.372    41.607    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I1_O)        0.124    41.731 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.382    43.113    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.511 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    43.511    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.625 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.009    43.634    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.748 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    43.748    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    43.862    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.175 r  display_inst/seg_OBUF[7]_inst_i_356/O[3]
                         net (fo=2, routed)           1.197    45.372    display_inst/seg_OBUF[7]_inst_i_356_n_4
    SLICE_X14Y125        LUT3 (Prop_lut3_I2_O)        0.335    45.707 r  display_inst/seg_OBUF[7]_inst_i_170/O
                         net (fo=2, routed)           0.708    46.415    display_inst/seg_OBUF[7]_inst_i_170_n_0
    SLICE_X14Y125        LUT4 (Prop_lut4_I3_O)        0.331    46.746 r  display_inst/seg_OBUF[7]_inst_i_174/O
                         net (fo=1, routed)           0.000    46.746    display_inst/seg_OBUF[7]_inst_i_174_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.122 r  display_inst/seg_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    47.122    display_inst/seg_OBUF[7]_inst_i_82_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.341 r  display_inst/seg_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.954    48.295    display_inst/seg_OBUF[7]_inst_i_79_n_7
    SLICE_X19Y125        LUT3 (Prop_lut3_I0_O)        0.323    48.618 r  display_inst/seg_OBUF[7]_inst_i_29/O
                         net (fo=2, routed)           1.094    49.712    display_inst/seg_OBUF[7]_inst_i_29_n_0
    SLICE_X19Y125        LUT4 (Prop_lut4_I3_O)        0.326    50.038 r  display_inst/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000    50.038    display_inst/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.588 r  display_inst/seg_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.588    display_inst/seg_OBUF[7]_inst_i_16_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    50.811 r  display_inst/seg_OBUF[7]_inst_i_435/O[0]
                         net (fo=14, routed)          1.684    52.495    display_inst/seg_OBUF[7]_inst_i_435_n_7
    SLICE_X21Y124        LUT2 (Prop_lut2_I1_O)        0.299    52.794 r  display_inst/seg_OBUF[7]_inst_i_688/O
                         net (fo=1, routed)           0.000    52.794    display_inst/seg_OBUF[7]_inst_i_688_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.344 r  display_inst/seg_OBUF[7]_inst_i_461/CO[3]
                         net (fo=1, routed)           0.009    53.353    display_inst/seg_OBUF[7]_inst_i_461_n_0
    SLICE_X21Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.467 r  display_inst/seg_OBUF[7]_inst_i_279/CO[3]
                         net (fo=1, routed)           0.000    53.467    display_inst/seg_OBUF[7]_inst_i_279_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.801 r  display_inst/seg_OBUF[7]_inst_i_112/O[1]
                         net (fo=3, routed)           1.126    54.928    display_inst/seg_OBUF[7]_inst_i_112_n_6
    SLICE_X16Y129        LUT5 (Prop_lut5_I0_O)        0.331    55.259 r  display_inst/seg_OBUF[7]_inst_i_318/O
                         net (fo=1, routed)           0.622    55.880    display_inst/seg_OBUF[7]_inst_i_318_n_0
    SLICE_X17Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    56.486 r  display_inst/seg_OBUF[7]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.486    display_inst/seg_OBUF[7]_inst_i_132_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.600    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.714    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.871 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.625    58.497    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X24Y122        LUT2 (Prop_lut2_I0_O)        0.323    58.820 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.466    61.285    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I3_O)        0.326    61.611 r  display_inst/seg_OBUF[7]_inst_i_264/O
                         net (fo=6, routed)           1.148    62.759    display_inst/seg_OBUF[7]_inst_i_264_n_0
    SLICE_X26Y118        LUT6 (Prop_lut6_I0_O)        0.124    62.883 r  display_inst/seg_OBUF[7]_inst_i_999/O
                         net (fo=1, routed)           0.000    62.883    display_inst/seg_OBUF[7]_inst_i_999_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.415 r  display_inst/seg_OBUF[7]_inst_i_983/CO[3]
                         net (fo=1, routed)           0.000    63.415    display_inst/seg_OBUF[7]_inst_i_983_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.529 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    63.529    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.643 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    63.643    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.757 r  display_inst/seg_OBUF[7]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.757    display_inst/seg_OBUF[7]_inst_i_771_n_0
    SLICE_X26Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.979 r  display_inst/seg_OBUF[7]_inst_i_623/O[0]
                         net (fo=3, routed)           1.006    64.986    display_inst/seg_OBUF[7]_inst_i_623_n_7
    SLICE_X30Y120        LUT3 (Prop_lut3_I0_O)        0.299    65.285 r  display_inst/seg_OBUF[7]_inst_i_430/O
                         net (fo=1, routed)           0.712    65.996    display_inst/seg_OBUF[7]_inst_i_430_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    66.522 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    66.522    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.856 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.013    67.869    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X22Y119        LUT3 (Prop_lut3_I1_O)        0.303    68.172 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.614    68.786    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X23Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    69.184 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.184    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    69.423 r  display_inst/seg_OBUF[7]_inst_i_20/O[2]
                         net (fo=2, routed)           0.980    70.404    display_inst/seg_OBUF[7]_inst_i_20_n_5
    SLICE_X22Y121        LUT2 (Prop_lut2_I0_O)        0.302    70.706 r  display_inst/seg_OBUF[7]_inst_i_36/O
                         net (fo=1, routed)           0.000    70.706    display_inst/seg_OBUF[7]_inst_i_36_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    70.933 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.003    71.935    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X20Y117        LUT5 (Prop_lut5_I4_O)        0.303    72.238 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    72.238    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.639 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.639    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.861 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.408    74.269    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X10Y111        LUT4 (Prop_lut4_I2_O)        0.299    74.568 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.803    75.371    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I5_O)        0.124    75.495 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           1.087    76.582    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I5_O)        0.124    76.706 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.618    77.324    display_inst/sel0[3]
    SLICE_X11Y107        LUT5 (Prop_lut5_I1_O)        0.150    77.474 r  display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           1.026    78.500    display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X12Y107        LUT2 (Prop_lut2_I1_O)        0.348    78.848 r  display_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.710    84.557    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    88.272 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    88.272    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        82.520ns  (logic 24.689ns (29.919%)  route 57.830ns (70.081%))
  Logic Levels:           79  (CARRY4=45 LUT2=6 LUT3=6 LUT4=4 LUT5=2 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.797     5.318    clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  received_voltage_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  received_voltage_reg[6]/Q
                         net (fo=4, routed)           1.406     7.180    display_inst/Q[6]
    SLICE_X2Y127         LUT2 (Prop_lut2_I0_O)        0.124     7.304 r  display_inst/seg_OBUF[5]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.304    display_inst/seg_OBUF[5]_inst_i_50_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.837 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.837    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.056 r  display_inst/seg_OBUF[5]_inst_i_89/O[0]
                         net (fo=18, routed)          1.375     9.431    display_inst/seg_OBUF[5]_inst_i_89_n_7
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.295     9.726 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.098    10.824    display_inst/p_1_in__0[9]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    10.948 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.645    11.593    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I4_O)        0.124    11.717 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.243    12.959    display_inst/p_1_in__0[5]
    SLICE_X0Y119         LUT6 (Prop_lut6_I3_O)        0.124    13.083 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.667    13.750    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124    13.874 r  display_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=71, routed)          3.638    17.513    display_inst/p_1_in[1]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124    17.637 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.016    19.653    display_inst/p_1_in[0]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    19.777 r  display_inst/seg_OBUF[5]_inst_i_854/O
                         net (fo=1, routed)           0.000    19.777    display_inst/seg_OBUF[5]_inst_i_854_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.178 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    20.178    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    20.292    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.605 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           1.029    21.633    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X5Y111         LUT3 (Prop_lut3_I0_O)        0.336    21.969 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           0.690    22.659    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.327    22.986 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    22.986    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.387 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.387    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.610 r  display_inst/seg_OBUF[5]_inst_i_119/O[0]
                         net (fo=3, routed)           1.058    24.668    display_inst/seg_OBUF[5]_inst_i_119_n_7
    SLICE_X8Y114         LUT3 (Prop_lut3_I1_O)        0.299    24.967 r  display_inst/seg_OBUF[5]_inst_i_110/O
                         net (fo=1, routed)           0.767    25.734    display_inst/seg_OBUF[5]_inst_i_110_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.254 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.254    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.569 r  display_inst/seg_OBUF[5]_inst_i_38/O[3]
                         net (fo=40, routed)          1.586    28.155    display_inst/seg_OBUF[5]_inst_i_38_n_4
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.307    28.462 r  display_inst/seg_OBUF[5]_inst_i_796/O
                         net (fo=1, routed)           0.000    28.462    display_inst/seg_OBUF[5]_inst_i_796_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.994 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    28.994    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.216 r  display_inst/seg_OBUF[5]_inst_i_524/O[0]
                         net (fo=3, routed)           1.028    30.245    display_inst/seg_OBUF[5]_inst_i_524_n_7
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.299    30.544 r  display_inst/seg_OBUF[5]_inst_i_679/O
                         net (fo=1, routed)           0.703    31.247    display_inst/seg_OBUF[5]_inst_i_679_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.767 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    31.767    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.884 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    31.884    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.001 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    32.001    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.118 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.118    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.235 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.235    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.392 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.511    36.903    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.332    37.235 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         4.372    41.607    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I1_O)        0.124    41.731 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.382    43.113    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.511 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    43.511    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.625 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.009    43.634    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.748 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    43.748    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    43.862    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.175 r  display_inst/seg_OBUF[7]_inst_i_356/O[3]
                         net (fo=2, routed)           1.197    45.372    display_inst/seg_OBUF[7]_inst_i_356_n_4
    SLICE_X14Y125        LUT3 (Prop_lut3_I2_O)        0.335    45.707 r  display_inst/seg_OBUF[7]_inst_i_170/O
                         net (fo=2, routed)           0.708    46.415    display_inst/seg_OBUF[7]_inst_i_170_n_0
    SLICE_X14Y125        LUT4 (Prop_lut4_I3_O)        0.331    46.746 r  display_inst/seg_OBUF[7]_inst_i_174/O
                         net (fo=1, routed)           0.000    46.746    display_inst/seg_OBUF[7]_inst_i_174_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.122 r  display_inst/seg_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    47.122    display_inst/seg_OBUF[7]_inst_i_82_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.341 r  display_inst/seg_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.954    48.295    display_inst/seg_OBUF[7]_inst_i_79_n_7
    SLICE_X19Y125        LUT3 (Prop_lut3_I0_O)        0.323    48.618 r  display_inst/seg_OBUF[7]_inst_i_29/O
                         net (fo=2, routed)           1.094    49.712    display_inst/seg_OBUF[7]_inst_i_29_n_0
    SLICE_X19Y125        LUT4 (Prop_lut4_I3_O)        0.326    50.038 r  display_inst/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000    50.038    display_inst/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.588 r  display_inst/seg_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.588    display_inst/seg_OBUF[7]_inst_i_16_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    50.811 r  display_inst/seg_OBUF[7]_inst_i_435/O[0]
                         net (fo=14, routed)          1.684    52.495    display_inst/seg_OBUF[7]_inst_i_435_n_7
    SLICE_X21Y124        LUT2 (Prop_lut2_I1_O)        0.299    52.794 r  display_inst/seg_OBUF[7]_inst_i_688/O
                         net (fo=1, routed)           0.000    52.794    display_inst/seg_OBUF[7]_inst_i_688_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.344 r  display_inst/seg_OBUF[7]_inst_i_461/CO[3]
                         net (fo=1, routed)           0.009    53.353    display_inst/seg_OBUF[7]_inst_i_461_n_0
    SLICE_X21Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.467 r  display_inst/seg_OBUF[7]_inst_i_279/CO[3]
                         net (fo=1, routed)           0.000    53.467    display_inst/seg_OBUF[7]_inst_i_279_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.801 r  display_inst/seg_OBUF[7]_inst_i_112/O[1]
                         net (fo=3, routed)           1.126    54.928    display_inst/seg_OBUF[7]_inst_i_112_n_6
    SLICE_X16Y129        LUT5 (Prop_lut5_I0_O)        0.331    55.259 r  display_inst/seg_OBUF[7]_inst_i_318/O
                         net (fo=1, routed)           0.622    55.880    display_inst/seg_OBUF[7]_inst_i_318_n_0
    SLICE_X17Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    56.486 r  display_inst/seg_OBUF[7]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.486    display_inst/seg_OBUF[7]_inst_i_132_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.600    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.714    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.871 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.625    58.497    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X24Y122        LUT2 (Prop_lut2_I0_O)        0.323    58.820 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.466    61.285    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I3_O)        0.326    61.611 r  display_inst/seg_OBUF[7]_inst_i_264/O
                         net (fo=6, routed)           1.148    62.759    display_inst/seg_OBUF[7]_inst_i_264_n_0
    SLICE_X26Y118        LUT6 (Prop_lut6_I0_O)        0.124    62.883 r  display_inst/seg_OBUF[7]_inst_i_999/O
                         net (fo=1, routed)           0.000    62.883    display_inst/seg_OBUF[7]_inst_i_999_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.415 r  display_inst/seg_OBUF[7]_inst_i_983/CO[3]
                         net (fo=1, routed)           0.000    63.415    display_inst/seg_OBUF[7]_inst_i_983_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.529 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    63.529    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.643 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    63.643    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.757 r  display_inst/seg_OBUF[7]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.757    display_inst/seg_OBUF[7]_inst_i_771_n_0
    SLICE_X26Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.979 r  display_inst/seg_OBUF[7]_inst_i_623/O[0]
                         net (fo=3, routed)           1.006    64.986    display_inst/seg_OBUF[7]_inst_i_623_n_7
    SLICE_X30Y120        LUT3 (Prop_lut3_I0_O)        0.299    65.285 r  display_inst/seg_OBUF[7]_inst_i_430/O
                         net (fo=1, routed)           0.712    65.996    display_inst/seg_OBUF[7]_inst_i_430_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    66.522 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    66.522    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.856 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.013    67.869    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X22Y119        LUT3 (Prop_lut3_I1_O)        0.303    68.172 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.614    68.786    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X23Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    69.184 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.184    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    69.423 r  display_inst/seg_OBUF[7]_inst_i_20/O[2]
                         net (fo=2, routed)           0.980    70.404    display_inst/seg_OBUF[7]_inst_i_20_n_5
    SLICE_X22Y121        LUT2 (Prop_lut2_I0_O)        0.302    70.706 r  display_inst/seg_OBUF[7]_inst_i_36/O
                         net (fo=1, routed)           0.000    70.706    display_inst/seg_OBUF[7]_inst_i_36_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    70.933 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.003    71.935    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X20Y117        LUT5 (Prop_lut5_I4_O)        0.303    72.238 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    72.238    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.639 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.639    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.861 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.408    74.269    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X10Y111        LUT4 (Prop_lut4_I2_O)        0.299    74.568 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.803    75.371    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I5_O)        0.124    75.495 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           1.087    76.582    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I5_O)        0.124    76.706 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.450    77.156    display_inst/sel0[3]
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    77.280 r  display_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.756    78.036    display_inst/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I0_O)        0.124    78.160 r  display_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.142    84.303    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    87.838 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    87.838    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        82.495ns  (logic 24.683ns (29.921%)  route 57.812ns (70.079%))
  Logic Levels:           79  (CARRY4=45 LUT2=6 LUT3=6 LUT4=4 LUT5=2 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.797     5.318    clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  received_voltage_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  received_voltage_reg[6]/Q
                         net (fo=4, routed)           1.406     7.180    display_inst/Q[6]
    SLICE_X2Y127         LUT2 (Prop_lut2_I0_O)        0.124     7.304 r  display_inst/seg_OBUF[5]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.304    display_inst/seg_OBUF[5]_inst_i_50_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.837 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.837    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.056 r  display_inst/seg_OBUF[5]_inst_i_89/O[0]
                         net (fo=18, routed)          1.375     9.431    display_inst/seg_OBUF[5]_inst_i_89_n_7
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.295     9.726 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.098    10.824    display_inst/p_1_in__0[9]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    10.948 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.645    11.593    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I4_O)        0.124    11.717 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.243    12.959    display_inst/p_1_in__0[5]
    SLICE_X0Y119         LUT6 (Prop_lut6_I3_O)        0.124    13.083 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.667    13.750    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124    13.874 r  display_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=71, routed)          3.638    17.513    display_inst/p_1_in[1]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124    17.637 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.016    19.653    display_inst/p_1_in[0]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    19.777 r  display_inst/seg_OBUF[5]_inst_i_854/O
                         net (fo=1, routed)           0.000    19.777    display_inst/seg_OBUF[5]_inst_i_854_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.178 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    20.178    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    20.292    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.605 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           1.029    21.633    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X5Y111         LUT3 (Prop_lut3_I0_O)        0.336    21.969 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           0.690    22.659    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.327    22.986 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    22.986    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.387 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.387    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.610 r  display_inst/seg_OBUF[5]_inst_i_119/O[0]
                         net (fo=3, routed)           1.058    24.668    display_inst/seg_OBUF[5]_inst_i_119_n_7
    SLICE_X8Y114         LUT3 (Prop_lut3_I1_O)        0.299    24.967 r  display_inst/seg_OBUF[5]_inst_i_110/O
                         net (fo=1, routed)           0.767    25.734    display_inst/seg_OBUF[5]_inst_i_110_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.254 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.254    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.569 r  display_inst/seg_OBUF[5]_inst_i_38/O[3]
                         net (fo=40, routed)          1.586    28.155    display_inst/seg_OBUF[5]_inst_i_38_n_4
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.307    28.462 r  display_inst/seg_OBUF[5]_inst_i_796/O
                         net (fo=1, routed)           0.000    28.462    display_inst/seg_OBUF[5]_inst_i_796_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.994 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    28.994    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.216 r  display_inst/seg_OBUF[5]_inst_i_524/O[0]
                         net (fo=3, routed)           1.028    30.245    display_inst/seg_OBUF[5]_inst_i_524_n_7
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.299    30.544 r  display_inst/seg_OBUF[5]_inst_i_679/O
                         net (fo=1, routed)           0.703    31.247    display_inst/seg_OBUF[5]_inst_i_679_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.767 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    31.767    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.884 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    31.884    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.001 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    32.001    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.118 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.118    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.235 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.235    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.392 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.511    36.903    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.332    37.235 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         4.372    41.607    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I1_O)        0.124    41.731 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.382    43.113    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.511 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    43.511    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.625 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.009    43.634    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.748 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    43.748    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    43.862    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.175 r  display_inst/seg_OBUF[7]_inst_i_356/O[3]
                         net (fo=2, routed)           1.197    45.372    display_inst/seg_OBUF[7]_inst_i_356_n_4
    SLICE_X14Y125        LUT3 (Prop_lut3_I2_O)        0.335    45.707 r  display_inst/seg_OBUF[7]_inst_i_170/O
                         net (fo=2, routed)           0.708    46.415    display_inst/seg_OBUF[7]_inst_i_170_n_0
    SLICE_X14Y125        LUT4 (Prop_lut4_I3_O)        0.331    46.746 r  display_inst/seg_OBUF[7]_inst_i_174/O
                         net (fo=1, routed)           0.000    46.746    display_inst/seg_OBUF[7]_inst_i_174_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.122 r  display_inst/seg_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    47.122    display_inst/seg_OBUF[7]_inst_i_82_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.341 r  display_inst/seg_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.954    48.295    display_inst/seg_OBUF[7]_inst_i_79_n_7
    SLICE_X19Y125        LUT3 (Prop_lut3_I0_O)        0.323    48.618 r  display_inst/seg_OBUF[7]_inst_i_29/O
                         net (fo=2, routed)           1.094    49.712    display_inst/seg_OBUF[7]_inst_i_29_n_0
    SLICE_X19Y125        LUT4 (Prop_lut4_I3_O)        0.326    50.038 r  display_inst/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000    50.038    display_inst/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.588 r  display_inst/seg_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.588    display_inst/seg_OBUF[7]_inst_i_16_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    50.811 r  display_inst/seg_OBUF[7]_inst_i_435/O[0]
                         net (fo=14, routed)          1.684    52.495    display_inst/seg_OBUF[7]_inst_i_435_n_7
    SLICE_X21Y124        LUT2 (Prop_lut2_I1_O)        0.299    52.794 r  display_inst/seg_OBUF[7]_inst_i_688/O
                         net (fo=1, routed)           0.000    52.794    display_inst/seg_OBUF[7]_inst_i_688_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.344 r  display_inst/seg_OBUF[7]_inst_i_461/CO[3]
                         net (fo=1, routed)           0.009    53.353    display_inst/seg_OBUF[7]_inst_i_461_n_0
    SLICE_X21Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.467 r  display_inst/seg_OBUF[7]_inst_i_279/CO[3]
                         net (fo=1, routed)           0.000    53.467    display_inst/seg_OBUF[7]_inst_i_279_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.801 r  display_inst/seg_OBUF[7]_inst_i_112/O[1]
                         net (fo=3, routed)           1.126    54.928    display_inst/seg_OBUF[7]_inst_i_112_n_6
    SLICE_X16Y129        LUT5 (Prop_lut5_I0_O)        0.331    55.259 r  display_inst/seg_OBUF[7]_inst_i_318/O
                         net (fo=1, routed)           0.622    55.880    display_inst/seg_OBUF[7]_inst_i_318_n_0
    SLICE_X17Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    56.486 r  display_inst/seg_OBUF[7]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.486    display_inst/seg_OBUF[7]_inst_i_132_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.600    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.714    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.871 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.625    58.497    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X24Y122        LUT2 (Prop_lut2_I0_O)        0.323    58.820 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.466    61.285    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I3_O)        0.326    61.611 r  display_inst/seg_OBUF[7]_inst_i_264/O
                         net (fo=6, routed)           1.148    62.759    display_inst/seg_OBUF[7]_inst_i_264_n_0
    SLICE_X26Y118        LUT6 (Prop_lut6_I0_O)        0.124    62.883 r  display_inst/seg_OBUF[7]_inst_i_999/O
                         net (fo=1, routed)           0.000    62.883    display_inst/seg_OBUF[7]_inst_i_999_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.415 r  display_inst/seg_OBUF[7]_inst_i_983/CO[3]
                         net (fo=1, routed)           0.000    63.415    display_inst/seg_OBUF[7]_inst_i_983_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.529 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    63.529    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.643 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    63.643    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.757 r  display_inst/seg_OBUF[7]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.757    display_inst/seg_OBUF[7]_inst_i_771_n_0
    SLICE_X26Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.979 r  display_inst/seg_OBUF[7]_inst_i_623/O[0]
                         net (fo=3, routed)           1.006    64.986    display_inst/seg_OBUF[7]_inst_i_623_n_7
    SLICE_X30Y120        LUT3 (Prop_lut3_I0_O)        0.299    65.285 r  display_inst/seg_OBUF[7]_inst_i_430/O
                         net (fo=1, routed)           0.712    65.996    display_inst/seg_OBUF[7]_inst_i_430_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    66.522 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    66.522    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.856 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.013    67.869    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X22Y119        LUT3 (Prop_lut3_I1_O)        0.303    68.172 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.614    68.786    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X23Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    69.184 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.184    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    69.423 r  display_inst/seg_OBUF[7]_inst_i_20/O[2]
                         net (fo=2, routed)           0.980    70.404    display_inst/seg_OBUF[7]_inst_i_20_n_5
    SLICE_X22Y121        LUT2 (Prop_lut2_I0_O)        0.302    70.706 r  display_inst/seg_OBUF[7]_inst_i_36/O
                         net (fo=1, routed)           0.000    70.706    display_inst/seg_OBUF[7]_inst_i_36_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    70.933 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.003    71.935    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X20Y117        LUT5 (Prop_lut5_I4_O)        0.303    72.238 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    72.238    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.639 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.639    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.861 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.408    74.269    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X10Y111        LUT4 (Prop_lut4_I2_O)        0.299    74.568 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.803    75.371    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I5_O)        0.124    75.495 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           1.087    76.582    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I5_O)        0.124    76.706 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.450    77.156    display_inst/sel0[3]
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    77.280 r  display_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.758    78.038    display_inst/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I4_O)        0.124    78.162 r  display_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.122    84.284    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    87.814 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    87.814    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        82.471ns  (logic 24.918ns (30.214%)  route 57.553ns (69.786%))
  Logic Levels:           79  (CARRY4=45 LUT2=6 LUT3=7 LUT4=4 LUT5=3 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.797     5.318    clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  received_voltage_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  received_voltage_reg[6]/Q
                         net (fo=4, routed)           1.406     7.180    display_inst/Q[6]
    SLICE_X2Y127         LUT2 (Prop_lut2_I0_O)        0.124     7.304 r  display_inst/seg_OBUF[5]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.304    display_inst/seg_OBUF[5]_inst_i_50_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.837 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.837    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.056 r  display_inst/seg_OBUF[5]_inst_i_89/O[0]
                         net (fo=18, routed)          1.375     9.431    display_inst/seg_OBUF[5]_inst_i_89_n_7
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.295     9.726 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.098    10.824    display_inst/p_1_in__0[9]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    10.948 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.645    11.593    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I4_O)        0.124    11.717 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.243    12.959    display_inst/p_1_in__0[5]
    SLICE_X0Y119         LUT6 (Prop_lut6_I3_O)        0.124    13.083 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.667    13.750    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124    13.874 r  display_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=71, routed)          3.638    17.513    display_inst/p_1_in[1]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124    17.637 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.016    19.653    display_inst/p_1_in[0]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    19.777 r  display_inst/seg_OBUF[5]_inst_i_854/O
                         net (fo=1, routed)           0.000    19.777    display_inst/seg_OBUF[5]_inst_i_854_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.178 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    20.178    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    20.292    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.605 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           1.029    21.633    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X5Y111         LUT3 (Prop_lut3_I0_O)        0.336    21.969 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           0.690    22.659    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.327    22.986 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    22.986    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.387 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.387    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.610 r  display_inst/seg_OBUF[5]_inst_i_119/O[0]
                         net (fo=3, routed)           1.058    24.668    display_inst/seg_OBUF[5]_inst_i_119_n_7
    SLICE_X8Y114         LUT3 (Prop_lut3_I1_O)        0.299    24.967 r  display_inst/seg_OBUF[5]_inst_i_110/O
                         net (fo=1, routed)           0.767    25.734    display_inst/seg_OBUF[5]_inst_i_110_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.254 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.254    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.569 r  display_inst/seg_OBUF[5]_inst_i_38/O[3]
                         net (fo=40, routed)          1.586    28.155    display_inst/seg_OBUF[5]_inst_i_38_n_4
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.307    28.462 r  display_inst/seg_OBUF[5]_inst_i_796/O
                         net (fo=1, routed)           0.000    28.462    display_inst/seg_OBUF[5]_inst_i_796_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.994 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    28.994    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.216 r  display_inst/seg_OBUF[5]_inst_i_524/O[0]
                         net (fo=3, routed)           1.028    30.245    display_inst/seg_OBUF[5]_inst_i_524_n_7
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.299    30.544 r  display_inst/seg_OBUF[5]_inst_i_679/O
                         net (fo=1, routed)           0.703    31.247    display_inst/seg_OBUF[5]_inst_i_679_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.767 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    31.767    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.884 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    31.884    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.001 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    32.001    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.118 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.118    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.235 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.235    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.392 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.511    36.903    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.332    37.235 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         4.372    41.607    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I1_O)        0.124    41.731 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.382    43.113    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.511 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    43.511    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.625 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.009    43.634    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.748 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    43.748    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    43.862    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.175 r  display_inst/seg_OBUF[7]_inst_i_356/O[3]
                         net (fo=2, routed)           1.197    45.372    display_inst/seg_OBUF[7]_inst_i_356_n_4
    SLICE_X14Y125        LUT3 (Prop_lut3_I2_O)        0.335    45.707 r  display_inst/seg_OBUF[7]_inst_i_170/O
                         net (fo=2, routed)           0.708    46.415    display_inst/seg_OBUF[7]_inst_i_170_n_0
    SLICE_X14Y125        LUT4 (Prop_lut4_I3_O)        0.331    46.746 r  display_inst/seg_OBUF[7]_inst_i_174/O
                         net (fo=1, routed)           0.000    46.746    display_inst/seg_OBUF[7]_inst_i_174_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.122 r  display_inst/seg_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    47.122    display_inst/seg_OBUF[7]_inst_i_82_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.341 r  display_inst/seg_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.954    48.295    display_inst/seg_OBUF[7]_inst_i_79_n_7
    SLICE_X19Y125        LUT3 (Prop_lut3_I0_O)        0.323    48.618 r  display_inst/seg_OBUF[7]_inst_i_29/O
                         net (fo=2, routed)           1.094    49.712    display_inst/seg_OBUF[7]_inst_i_29_n_0
    SLICE_X19Y125        LUT4 (Prop_lut4_I3_O)        0.326    50.038 r  display_inst/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000    50.038    display_inst/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.588 r  display_inst/seg_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.588    display_inst/seg_OBUF[7]_inst_i_16_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    50.811 r  display_inst/seg_OBUF[7]_inst_i_435/O[0]
                         net (fo=14, routed)          1.684    52.495    display_inst/seg_OBUF[7]_inst_i_435_n_7
    SLICE_X21Y124        LUT2 (Prop_lut2_I1_O)        0.299    52.794 r  display_inst/seg_OBUF[7]_inst_i_688/O
                         net (fo=1, routed)           0.000    52.794    display_inst/seg_OBUF[7]_inst_i_688_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.344 r  display_inst/seg_OBUF[7]_inst_i_461/CO[3]
                         net (fo=1, routed)           0.009    53.353    display_inst/seg_OBUF[7]_inst_i_461_n_0
    SLICE_X21Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.467 r  display_inst/seg_OBUF[7]_inst_i_279/CO[3]
                         net (fo=1, routed)           0.000    53.467    display_inst/seg_OBUF[7]_inst_i_279_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.801 r  display_inst/seg_OBUF[7]_inst_i_112/O[1]
                         net (fo=3, routed)           1.126    54.928    display_inst/seg_OBUF[7]_inst_i_112_n_6
    SLICE_X16Y129        LUT5 (Prop_lut5_I0_O)        0.331    55.259 r  display_inst/seg_OBUF[7]_inst_i_318/O
                         net (fo=1, routed)           0.622    55.880    display_inst/seg_OBUF[7]_inst_i_318_n_0
    SLICE_X17Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    56.486 r  display_inst/seg_OBUF[7]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.486    display_inst/seg_OBUF[7]_inst_i_132_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.600    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.714    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.871 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.625    58.497    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X24Y122        LUT2 (Prop_lut2_I0_O)        0.323    58.820 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.466    61.285    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I3_O)        0.326    61.611 r  display_inst/seg_OBUF[7]_inst_i_264/O
                         net (fo=6, routed)           1.148    62.759    display_inst/seg_OBUF[7]_inst_i_264_n_0
    SLICE_X26Y118        LUT6 (Prop_lut6_I0_O)        0.124    62.883 r  display_inst/seg_OBUF[7]_inst_i_999/O
                         net (fo=1, routed)           0.000    62.883    display_inst/seg_OBUF[7]_inst_i_999_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.415 r  display_inst/seg_OBUF[7]_inst_i_983/CO[3]
                         net (fo=1, routed)           0.000    63.415    display_inst/seg_OBUF[7]_inst_i_983_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.529 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    63.529    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.643 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    63.643    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.757 r  display_inst/seg_OBUF[7]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.757    display_inst/seg_OBUF[7]_inst_i_771_n_0
    SLICE_X26Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.979 r  display_inst/seg_OBUF[7]_inst_i_623/O[0]
                         net (fo=3, routed)           1.006    64.986    display_inst/seg_OBUF[7]_inst_i_623_n_7
    SLICE_X30Y120        LUT3 (Prop_lut3_I0_O)        0.299    65.285 r  display_inst/seg_OBUF[7]_inst_i_430/O
                         net (fo=1, routed)           0.712    65.996    display_inst/seg_OBUF[7]_inst_i_430_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    66.522 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    66.522    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.856 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.013    67.869    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X22Y119        LUT3 (Prop_lut3_I1_O)        0.303    68.172 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.614    68.786    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X23Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    69.184 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.184    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    69.423 r  display_inst/seg_OBUF[7]_inst_i_20/O[2]
                         net (fo=2, routed)           0.980    70.404    display_inst/seg_OBUF[7]_inst_i_20_n_5
    SLICE_X22Y121        LUT2 (Prop_lut2_I0_O)        0.302    70.706 r  display_inst/seg_OBUF[7]_inst_i_36/O
                         net (fo=1, routed)           0.000    70.706    display_inst/seg_OBUF[7]_inst_i_36_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    70.933 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.003    71.935    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X20Y117        LUT5 (Prop_lut5_I4_O)        0.303    72.238 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    72.238    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.639 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.639    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.861 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.408    74.269    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X10Y111        LUT4 (Prop_lut4_I2_O)        0.299    74.568 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.803    75.371    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I5_O)        0.124    75.495 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           1.087    76.582    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I5_O)        0.124    76.706 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.618    77.324    display_inst/sel0[3]
    SLICE_X11Y107        LUT5 (Prop_lut5_I1_O)        0.150    77.474 r  display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           1.026    78.500    display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I2_O)        0.326    78.826 r  display_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.428    84.253    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    87.789 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    87.789    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        82.343ns  (logic 24.760ns (30.070%)  route 57.582ns (69.930%))
  Logic Levels:           78  (CARRY4=45 LUT2=6 LUT3=6 LUT4=4 LUT5=3 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.797     5.318    clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  received_voltage_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  received_voltage_reg[6]/Q
                         net (fo=4, routed)           1.406     7.180    display_inst/Q[6]
    SLICE_X2Y127         LUT2 (Prop_lut2_I0_O)        0.124     7.304 r  display_inst/seg_OBUF[5]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.304    display_inst/seg_OBUF[5]_inst_i_50_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.837 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.837    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.056 r  display_inst/seg_OBUF[5]_inst_i_89/O[0]
                         net (fo=18, routed)          1.375     9.431    display_inst/seg_OBUF[5]_inst_i_89_n_7
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.295     9.726 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.098    10.824    display_inst/p_1_in__0[9]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    10.948 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.645    11.593    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I4_O)        0.124    11.717 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.243    12.959    display_inst/p_1_in__0[5]
    SLICE_X0Y119         LUT6 (Prop_lut6_I3_O)        0.124    13.083 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.667    13.750    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124    13.874 r  display_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=71, routed)          3.638    17.513    display_inst/p_1_in[1]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124    17.637 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.016    19.653    display_inst/p_1_in[0]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    19.777 r  display_inst/seg_OBUF[5]_inst_i_854/O
                         net (fo=1, routed)           0.000    19.777    display_inst/seg_OBUF[5]_inst_i_854_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.178 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    20.178    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    20.292    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.605 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           1.029    21.633    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X5Y111         LUT3 (Prop_lut3_I0_O)        0.336    21.969 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           0.690    22.659    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.327    22.986 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    22.986    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.387 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.387    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.610 r  display_inst/seg_OBUF[5]_inst_i_119/O[0]
                         net (fo=3, routed)           1.058    24.668    display_inst/seg_OBUF[5]_inst_i_119_n_7
    SLICE_X8Y114         LUT3 (Prop_lut3_I1_O)        0.299    24.967 r  display_inst/seg_OBUF[5]_inst_i_110/O
                         net (fo=1, routed)           0.767    25.734    display_inst/seg_OBUF[5]_inst_i_110_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.254 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.254    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.569 r  display_inst/seg_OBUF[5]_inst_i_38/O[3]
                         net (fo=40, routed)          1.586    28.155    display_inst/seg_OBUF[5]_inst_i_38_n_4
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.307    28.462 r  display_inst/seg_OBUF[5]_inst_i_796/O
                         net (fo=1, routed)           0.000    28.462    display_inst/seg_OBUF[5]_inst_i_796_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.994 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    28.994    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.216 r  display_inst/seg_OBUF[5]_inst_i_524/O[0]
                         net (fo=3, routed)           1.028    30.245    display_inst/seg_OBUF[5]_inst_i_524_n_7
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.299    30.544 r  display_inst/seg_OBUF[5]_inst_i_679/O
                         net (fo=1, routed)           0.703    31.247    display_inst/seg_OBUF[5]_inst_i_679_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.767 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    31.767    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.884 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    31.884    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.001 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    32.001    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.118 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.118    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.235 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.235    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.392 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.511    36.903    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.332    37.235 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         4.372    41.607    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I1_O)        0.124    41.731 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.382    43.113    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.511 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    43.511    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.625 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.009    43.634    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.748 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    43.748    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    43.862    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.175 r  display_inst/seg_OBUF[7]_inst_i_356/O[3]
                         net (fo=2, routed)           1.197    45.372    display_inst/seg_OBUF[7]_inst_i_356_n_4
    SLICE_X14Y125        LUT3 (Prop_lut3_I2_O)        0.335    45.707 r  display_inst/seg_OBUF[7]_inst_i_170/O
                         net (fo=2, routed)           0.708    46.415    display_inst/seg_OBUF[7]_inst_i_170_n_0
    SLICE_X14Y125        LUT4 (Prop_lut4_I3_O)        0.331    46.746 r  display_inst/seg_OBUF[7]_inst_i_174/O
                         net (fo=1, routed)           0.000    46.746    display_inst/seg_OBUF[7]_inst_i_174_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.122 r  display_inst/seg_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    47.122    display_inst/seg_OBUF[7]_inst_i_82_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.341 r  display_inst/seg_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.954    48.295    display_inst/seg_OBUF[7]_inst_i_79_n_7
    SLICE_X19Y125        LUT3 (Prop_lut3_I0_O)        0.323    48.618 r  display_inst/seg_OBUF[7]_inst_i_29/O
                         net (fo=2, routed)           1.094    49.712    display_inst/seg_OBUF[7]_inst_i_29_n_0
    SLICE_X19Y125        LUT4 (Prop_lut4_I3_O)        0.326    50.038 r  display_inst/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000    50.038    display_inst/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.588 r  display_inst/seg_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.588    display_inst/seg_OBUF[7]_inst_i_16_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    50.811 r  display_inst/seg_OBUF[7]_inst_i_435/O[0]
                         net (fo=14, routed)          1.684    52.495    display_inst/seg_OBUF[7]_inst_i_435_n_7
    SLICE_X21Y124        LUT2 (Prop_lut2_I1_O)        0.299    52.794 r  display_inst/seg_OBUF[7]_inst_i_688/O
                         net (fo=1, routed)           0.000    52.794    display_inst/seg_OBUF[7]_inst_i_688_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.344 r  display_inst/seg_OBUF[7]_inst_i_461/CO[3]
                         net (fo=1, routed)           0.009    53.353    display_inst/seg_OBUF[7]_inst_i_461_n_0
    SLICE_X21Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.467 r  display_inst/seg_OBUF[7]_inst_i_279/CO[3]
                         net (fo=1, routed)           0.000    53.467    display_inst/seg_OBUF[7]_inst_i_279_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.801 r  display_inst/seg_OBUF[7]_inst_i_112/O[1]
                         net (fo=3, routed)           1.126    54.928    display_inst/seg_OBUF[7]_inst_i_112_n_6
    SLICE_X16Y129        LUT5 (Prop_lut5_I0_O)        0.331    55.259 r  display_inst/seg_OBUF[7]_inst_i_318/O
                         net (fo=1, routed)           0.622    55.880    display_inst/seg_OBUF[7]_inst_i_318_n_0
    SLICE_X17Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    56.486 r  display_inst/seg_OBUF[7]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.486    display_inst/seg_OBUF[7]_inst_i_132_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.600    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.714    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.871 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.625    58.497    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X24Y122        LUT2 (Prop_lut2_I0_O)        0.323    58.820 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.466    61.285    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I3_O)        0.326    61.611 r  display_inst/seg_OBUF[7]_inst_i_264/O
                         net (fo=6, routed)           1.148    62.759    display_inst/seg_OBUF[7]_inst_i_264_n_0
    SLICE_X26Y118        LUT6 (Prop_lut6_I0_O)        0.124    62.883 r  display_inst/seg_OBUF[7]_inst_i_999/O
                         net (fo=1, routed)           0.000    62.883    display_inst/seg_OBUF[7]_inst_i_999_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.415 r  display_inst/seg_OBUF[7]_inst_i_983/CO[3]
                         net (fo=1, routed)           0.000    63.415    display_inst/seg_OBUF[7]_inst_i_983_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.529 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    63.529    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.643 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    63.643    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.757 r  display_inst/seg_OBUF[7]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.757    display_inst/seg_OBUF[7]_inst_i_771_n_0
    SLICE_X26Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.979 r  display_inst/seg_OBUF[7]_inst_i_623/O[0]
                         net (fo=3, routed)           1.006    64.986    display_inst/seg_OBUF[7]_inst_i_623_n_7
    SLICE_X30Y120        LUT3 (Prop_lut3_I0_O)        0.299    65.285 r  display_inst/seg_OBUF[7]_inst_i_430/O
                         net (fo=1, routed)           0.712    65.996    display_inst/seg_OBUF[7]_inst_i_430_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    66.522 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    66.522    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.856 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.013    67.869    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X22Y119        LUT3 (Prop_lut3_I1_O)        0.303    68.172 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.614    68.786    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X23Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    69.184 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.184    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    69.423 r  display_inst/seg_OBUF[7]_inst_i_20/O[2]
                         net (fo=2, routed)           0.980    70.404    display_inst/seg_OBUF[7]_inst_i_20_n_5
    SLICE_X22Y121        LUT2 (Prop_lut2_I0_O)        0.302    70.706 r  display_inst/seg_OBUF[7]_inst_i_36/O
                         net (fo=1, routed)           0.000    70.706    display_inst/seg_OBUF[7]_inst_i_36_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    70.933 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.003    71.935    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X20Y117        LUT5 (Prop_lut5_I4_O)        0.303    72.238 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    72.238    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.639 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.639    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.861 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.224    74.085    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X10Y112        LUT4 (Prop_lut4_I3_O)        0.299    74.384 r  display_inst/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.850    75.234    display_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I4_O)        0.146    75.380 r  display_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.165    75.545    display_inst/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.328    75.873 r  display_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=9, routed)           1.662    77.535    display_inst/sel0[1]
    SLICE_X11Y106        LUT6 (Prop_lut6_I4_O)        0.124    77.659 r  display_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           6.497    84.157    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    87.661 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    87.661    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        81.887ns  (logic 24.550ns (29.980%)  route 57.337ns (70.020%))
  Logic Levels:           78  (CARRY4=45 LUT2=6 LUT3=6 LUT4=4 LUT5=2 LUT6=14 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.797     5.318    clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  received_voltage_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  received_voltage_reg[6]/Q
                         net (fo=4, routed)           1.406     7.180    display_inst/Q[6]
    SLICE_X2Y127         LUT2 (Prop_lut2_I0_O)        0.124     7.304 r  display_inst/seg_OBUF[5]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.304    display_inst/seg_OBUF[5]_inst_i_50_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.837 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.837    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.056 r  display_inst/seg_OBUF[5]_inst_i_89/O[0]
                         net (fo=18, routed)          1.375     9.431    display_inst/seg_OBUF[5]_inst_i_89_n_7
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.295     9.726 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.098    10.824    display_inst/p_1_in__0[9]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    10.948 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.645    11.593    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I4_O)        0.124    11.717 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.243    12.959    display_inst/p_1_in__0[5]
    SLICE_X0Y119         LUT6 (Prop_lut6_I3_O)        0.124    13.083 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.667    13.750    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124    13.874 r  display_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=71, routed)          3.638    17.513    display_inst/p_1_in[1]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124    17.637 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.016    19.653    display_inst/p_1_in[0]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    19.777 r  display_inst/seg_OBUF[5]_inst_i_854/O
                         net (fo=1, routed)           0.000    19.777    display_inst/seg_OBUF[5]_inst_i_854_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.178 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    20.178    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    20.292    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.605 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           1.029    21.633    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X5Y111         LUT3 (Prop_lut3_I0_O)        0.336    21.969 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           0.690    22.659    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.327    22.986 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    22.986    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.387 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.387    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.610 r  display_inst/seg_OBUF[5]_inst_i_119/O[0]
                         net (fo=3, routed)           1.058    24.668    display_inst/seg_OBUF[5]_inst_i_119_n_7
    SLICE_X8Y114         LUT3 (Prop_lut3_I1_O)        0.299    24.967 r  display_inst/seg_OBUF[5]_inst_i_110/O
                         net (fo=1, routed)           0.767    25.734    display_inst/seg_OBUF[5]_inst_i_110_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.254 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.254    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.569 r  display_inst/seg_OBUF[5]_inst_i_38/O[3]
                         net (fo=40, routed)          1.586    28.155    display_inst/seg_OBUF[5]_inst_i_38_n_4
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.307    28.462 r  display_inst/seg_OBUF[5]_inst_i_796/O
                         net (fo=1, routed)           0.000    28.462    display_inst/seg_OBUF[5]_inst_i_796_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.994 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    28.994    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.216 r  display_inst/seg_OBUF[5]_inst_i_524/O[0]
                         net (fo=3, routed)           1.028    30.245    display_inst/seg_OBUF[5]_inst_i_524_n_7
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.299    30.544 r  display_inst/seg_OBUF[5]_inst_i_679/O
                         net (fo=1, routed)           0.703    31.247    display_inst/seg_OBUF[5]_inst_i_679_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.767 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    31.767    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.884 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    31.884    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.001 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    32.001    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.118 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.118    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.235 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.235    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.392 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.511    36.903    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.332    37.235 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         4.372    41.607    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I1_O)        0.124    41.731 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.382    43.113    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.511 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    43.511    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.625 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.009    43.634    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.748 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    43.748    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    43.862    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.175 r  display_inst/seg_OBUF[7]_inst_i_356/O[3]
                         net (fo=2, routed)           1.197    45.372    display_inst/seg_OBUF[7]_inst_i_356_n_4
    SLICE_X14Y125        LUT3 (Prop_lut3_I2_O)        0.335    45.707 r  display_inst/seg_OBUF[7]_inst_i_170/O
                         net (fo=2, routed)           0.708    46.415    display_inst/seg_OBUF[7]_inst_i_170_n_0
    SLICE_X14Y125        LUT4 (Prop_lut4_I3_O)        0.331    46.746 r  display_inst/seg_OBUF[7]_inst_i_174/O
                         net (fo=1, routed)           0.000    46.746    display_inst/seg_OBUF[7]_inst_i_174_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.122 r  display_inst/seg_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    47.122    display_inst/seg_OBUF[7]_inst_i_82_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.341 r  display_inst/seg_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.954    48.295    display_inst/seg_OBUF[7]_inst_i_79_n_7
    SLICE_X19Y125        LUT3 (Prop_lut3_I0_O)        0.323    48.618 r  display_inst/seg_OBUF[7]_inst_i_29/O
                         net (fo=2, routed)           1.094    49.712    display_inst/seg_OBUF[7]_inst_i_29_n_0
    SLICE_X19Y125        LUT4 (Prop_lut4_I3_O)        0.326    50.038 r  display_inst/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000    50.038    display_inst/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.588 r  display_inst/seg_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.588    display_inst/seg_OBUF[7]_inst_i_16_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    50.811 r  display_inst/seg_OBUF[7]_inst_i_435/O[0]
                         net (fo=14, routed)          1.684    52.495    display_inst/seg_OBUF[7]_inst_i_435_n_7
    SLICE_X21Y124        LUT2 (Prop_lut2_I1_O)        0.299    52.794 r  display_inst/seg_OBUF[7]_inst_i_688/O
                         net (fo=1, routed)           0.000    52.794    display_inst/seg_OBUF[7]_inst_i_688_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.344 r  display_inst/seg_OBUF[7]_inst_i_461/CO[3]
                         net (fo=1, routed)           0.009    53.353    display_inst/seg_OBUF[7]_inst_i_461_n_0
    SLICE_X21Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.467 r  display_inst/seg_OBUF[7]_inst_i_279/CO[3]
                         net (fo=1, routed)           0.000    53.467    display_inst/seg_OBUF[7]_inst_i_279_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.801 r  display_inst/seg_OBUF[7]_inst_i_112/O[1]
                         net (fo=3, routed)           1.126    54.928    display_inst/seg_OBUF[7]_inst_i_112_n_6
    SLICE_X16Y129        LUT5 (Prop_lut5_I0_O)        0.331    55.259 r  display_inst/seg_OBUF[7]_inst_i_318/O
                         net (fo=1, routed)           0.622    55.880    display_inst/seg_OBUF[7]_inst_i_318_n_0
    SLICE_X17Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    56.486 r  display_inst/seg_OBUF[7]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.486    display_inst/seg_OBUF[7]_inst_i_132_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.600    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.714    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.871 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.625    58.497    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X24Y122        LUT2 (Prop_lut2_I0_O)        0.323    58.820 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.466    61.285    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I3_O)        0.326    61.611 r  display_inst/seg_OBUF[7]_inst_i_264/O
                         net (fo=6, routed)           1.148    62.759    display_inst/seg_OBUF[7]_inst_i_264_n_0
    SLICE_X26Y118        LUT6 (Prop_lut6_I0_O)        0.124    62.883 r  display_inst/seg_OBUF[7]_inst_i_999/O
                         net (fo=1, routed)           0.000    62.883    display_inst/seg_OBUF[7]_inst_i_999_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.415 r  display_inst/seg_OBUF[7]_inst_i_983/CO[3]
                         net (fo=1, routed)           0.000    63.415    display_inst/seg_OBUF[7]_inst_i_983_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.529 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    63.529    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.643 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    63.643    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.757 r  display_inst/seg_OBUF[7]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.757    display_inst/seg_OBUF[7]_inst_i_771_n_0
    SLICE_X26Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.979 r  display_inst/seg_OBUF[7]_inst_i_623/O[0]
                         net (fo=3, routed)           1.006    64.986    display_inst/seg_OBUF[7]_inst_i_623_n_7
    SLICE_X30Y120        LUT3 (Prop_lut3_I0_O)        0.299    65.285 r  display_inst/seg_OBUF[7]_inst_i_430/O
                         net (fo=1, routed)           0.712    65.996    display_inst/seg_OBUF[7]_inst_i_430_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    66.522 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    66.522    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.856 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.013    67.869    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X22Y119        LUT3 (Prop_lut3_I1_O)        0.303    68.172 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.614    68.786    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X23Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    69.184 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.184    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    69.423 r  display_inst/seg_OBUF[7]_inst_i_20/O[2]
                         net (fo=2, routed)           0.980    70.404    display_inst/seg_OBUF[7]_inst_i_20_n_5
    SLICE_X22Y121        LUT2 (Prop_lut2_I0_O)        0.302    70.706 r  display_inst/seg_OBUF[7]_inst_i_36/O
                         net (fo=1, routed)           0.000    70.706    display_inst/seg_OBUF[7]_inst_i_36_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    70.933 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.003    71.935    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X20Y117        LUT5 (Prop_lut5_I4_O)        0.303    72.238 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    72.238    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.639 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.639    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.861 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.408    74.269    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X10Y111        LUT4 (Prop_lut4_I2_O)        0.299    74.568 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.803    75.371    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I5_O)        0.124    75.495 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           1.087    76.582    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I5_O)        0.124    76.706 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.995    77.701    display_inst/sel0[3]
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124    77.825 r  display_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.860    83.685    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    87.205 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    87.205    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        78.149ns  (logic 23.788ns (30.439%)  route 54.361ns (69.561%))
  Logic Levels:           74  (CARRY4=44 LUT2=6 LUT3=6 LUT4=3 LUT5=2 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.797     5.318    clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  received_voltage_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  received_voltage_reg[6]/Q
                         net (fo=4, routed)           1.406     7.180    display_inst/Q[6]
    SLICE_X2Y127         LUT2 (Prop_lut2_I0_O)        0.124     7.304 r  display_inst/seg_OBUF[5]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.304    display_inst/seg_OBUF[5]_inst_i_50_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.837 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.837    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.056 r  display_inst/seg_OBUF[5]_inst_i_89/O[0]
                         net (fo=18, routed)          1.375     9.431    display_inst/seg_OBUF[5]_inst_i_89_n_7
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.295     9.726 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.098    10.824    display_inst/p_1_in__0[9]
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124    10.948 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.645    11.593    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I4_O)        0.124    11.717 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.243    12.959    display_inst/p_1_in__0[5]
    SLICE_X0Y119         LUT6 (Prop_lut6_I3_O)        0.124    13.083 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.667    13.750    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I4_O)        0.124    13.874 r  display_inst/seg_OBUF[6]_inst_i_15/O
                         net (fo=71, routed)          3.638    17.513    display_inst/p_1_in[1]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124    17.637 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.016    19.653    display_inst/p_1_in[0]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    19.777 r  display_inst/seg_OBUF[5]_inst_i_854/O
                         net (fo=1, routed)           0.000    19.777    display_inst/seg_OBUF[5]_inst_i_854_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.178 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    20.178    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    20.292    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.605 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           1.029    21.633    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X5Y111         LUT3 (Prop_lut3_I0_O)        0.336    21.969 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           0.690    22.659    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.327    22.986 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    22.986    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.387 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.387    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.610 r  display_inst/seg_OBUF[5]_inst_i_119/O[0]
                         net (fo=3, routed)           1.058    24.668    display_inst/seg_OBUF[5]_inst_i_119_n_7
    SLICE_X8Y114         LUT3 (Prop_lut3_I1_O)        0.299    24.967 r  display_inst/seg_OBUF[5]_inst_i_110/O
                         net (fo=1, routed)           0.767    25.734    display_inst/seg_OBUF[5]_inst_i_110_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.254 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.254    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.569 r  display_inst/seg_OBUF[5]_inst_i_38/O[3]
                         net (fo=40, routed)          1.586    28.155    display_inst/seg_OBUF[5]_inst_i_38_n_4
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.307    28.462 r  display_inst/seg_OBUF[5]_inst_i_796/O
                         net (fo=1, routed)           0.000    28.462    display_inst/seg_OBUF[5]_inst_i_796_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.994 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    28.994    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.216 r  display_inst/seg_OBUF[5]_inst_i_524/O[0]
                         net (fo=3, routed)           1.028    30.245    display_inst/seg_OBUF[5]_inst_i_524_n_7
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.299    30.544 r  display_inst/seg_OBUF[5]_inst_i_679/O
                         net (fo=1, routed)           0.703    31.247    display_inst/seg_OBUF[5]_inst_i_679_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.767 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    31.767    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.884 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    31.884    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.001 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    32.001    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.118 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.118    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.235 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.235    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.392 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.511    36.903    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.332    37.235 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         4.372    41.607    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I1_O)        0.124    41.731 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.382    43.113    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.511 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    43.511    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.625 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.009    43.634    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.748 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    43.748    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    43.862    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.175 r  display_inst/seg_OBUF[7]_inst_i_356/O[3]
                         net (fo=2, routed)           1.197    45.372    display_inst/seg_OBUF[7]_inst_i_356_n_4
    SLICE_X14Y125        LUT3 (Prop_lut3_I2_O)        0.335    45.707 r  display_inst/seg_OBUF[7]_inst_i_170/O
                         net (fo=2, routed)           0.708    46.415    display_inst/seg_OBUF[7]_inst_i_170_n_0
    SLICE_X14Y125        LUT4 (Prop_lut4_I3_O)        0.331    46.746 r  display_inst/seg_OBUF[7]_inst_i_174/O
                         net (fo=1, routed)           0.000    46.746    display_inst/seg_OBUF[7]_inst_i_174_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.122 r  display_inst/seg_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    47.122    display_inst/seg_OBUF[7]_inst_i_82_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.341 r  display_inst/seg_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.954    48.295    display_inst/seg_OBUF[7]_inst_i_79_n_7
    SLICE_X19Y125        LUT3 (Prop_lut3_I0_O)        0.323    48.618 r  display_inst/seg_OBUF[7]_inst_i_29/O
                         net (fo=2, routed)           1.094    49.712    display_inst/seg_OBUF[7]_inst_i_29_n_0
    SLICE_X19Y125        LUT4 (Prop_lut4_I3_O)        0.326    50.038 r  display_inst/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000    50.038    display_inst/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.588 r  display_inst/seg_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.588    display_inst/seg_OBUF[7]_inst_i_16_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    50.811 r  display_inst/seg_OBUF[7]_inst_i_435/O[0]
                         net (fo=14, routed)          1.684    52.495    display_inst/seg_OBUF[7]_inst_i_435_n_7
    SLICE_X21Y124        LUT2 (Prop_lut2_I1_O)        0.299    52.794 r  display_inst/seg_OBUF[7]_inst_i_688/O
                         net (fo=1, routed)           0.000    52.794    display_inst/seg_OBUF[7]_inst_i_688_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.344 r  display_inst/seg_OBUF[7]_inst_i_461/CO[3]
                         net (fo=1, routed)           0.009    53.353    display_inst/seg_OBUF[7]_inst_i_461_n_0
    SLICE_X21Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.467 r  display_inst/seg_OBUF[7]_inst_i_279/CO[3]
                         net (fo=1, routed)           0.000    53.467    display_inst/seg_OBUF[7]_inst_i_279_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.801 r  display_inst/seg_OBUF[7]_inst_i_112/O[1]
                         net (fo=3, routed)           1.126    54.928    display_inst/seg_OBUF[7]_inst_i_112_n_6
    SLICE_X16Y129        LUT5 (Prop_lut5_I0_O)        0.331    55.259 r  display_inst/seg_OBUF[7]_inst_i_318/O
                         net (fo=1, routed)           0.622    55.880    display_inst/seg_OBUF[7]_inst_i_318_n_0
    SLICE_X17Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    56.486 r  display_inst/seg_OBUF[7]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.486    display_inst/seg_OBUF[7]_inst_i_132_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.600    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.714    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.871 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.625    58.497    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X24Y122        LUT2 (Prop_lut2_I0_O)        0.323    58.820 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.466    61.285    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I3_O)        0.326    61.611 r  display_inst/seg_OBUF[7]_inst_i_264/O
                         net (fo=6, routed)           1.148    62.759    display_inst/seg_OBUF[7]_inst_i_264_n_0
    SLICE_X26Y118        LUT6 (Prop_lut6_I0_O)        0.124    62.883 r  display_inst/seg_OBUF[7]_inst_i_999/O
                         net (fo=1, routed)           0.000    62.883    display_inst/seg_OBUF[7]_inst_i_999_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.415 r  display_inst/seg_OBUF[7]_inst_i_983/CO[3]
                         net (fo=1, routed)           0.000    63.415    display_inst/seg_OBUF[7]_inst_i_983_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.529 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    63.529    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.643 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    63.643    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.757 r  display_inst/seg_OBUF[7]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.757    display_inst/seg_OBUF[7]_inst_i_771_n_0
    SLICE_X26Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.979 r  display_inst/seg_OBUF[7]_inst_i_623/O[0]
                         net (fo=3, routed)           1.006    64.986    display_inst/seg_OBUF[7]_inst_i_623_n_7
    SLICE_X30Y120        LUT3 (Prop_lut3_I0_O)        0.299    65.285 r  display_inst/seg_OBUF[7]_inst_i_430/O
                         net (fo=1, routed)           0.712    65.996    display_inst/seg_OBUF[7]_inst_i_430_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    66.522 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    66.522    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.856 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.013    67.869    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X22Y119        LUT3 (Prop_lut3_I1_O)        0.303    68.172 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.614    68.786    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X23Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    69.184 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.184    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    69.423 r  display_inst/seg_OBUF[7]_inst_i_20/O[2]
                         net (fo=2, routed)           0.980    70.404    display_inst/seg_OBUF[7]_inst_i_20_n_5
    SLICE_X22Y121        LUT2 (Prop_lut2_I0_O)        0.302    70.706 r  display_inst/seg_OBUF[7]_inst_i_36/O
                         net (fo=1, routed)           0.000    70.706    display_inst/seg_OBUF[7]_inst_i_36_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    70.933 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.003    71.935    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X20Y117        LUT5 (Prop_lut5_I4_O)        0.303    72.238 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    72.238    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    72.486 r  display_inst/seg_OBUF[7]_inst_i_3/O[3]
                         net (fo=12, routed)          2.054    74.540    display_inst/seg_OBUF[7]_inst_i_3_n_4
    SLICE_X13Y107        LUT6 (Prop_lut6_I1_O)        0.306    74.846 r  display_inst/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.124    79.970    seg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    83.467 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    83.467    seg[7]
    V7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.565ns  (logic 4.447ns (38.452%)  route 7.118ns (61.548%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.737     5.258    display_inst/clk_IBUF_BUFG
    SLICE_X13Y111        FDRE                                         r  display_inst/cur_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.419     5.677 r  display_inst/cur_digit_reg[1]/Q
                         net (fo=20, routed)          1.177     6.854    display_inst/cur_digit[1]
    SLICE_X11Y112        LUT2 (Prop_lut2_I0_O)        0.327     7.181 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.941    13.123    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    16.824 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.824    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.276ns  (logic 4.241ns (37.612%)  route 7.035ns (62.388%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.737     5.258    display_inst/clk_IBUF_BUFG
    SLICE_X13Y111        FDRE                                         r  display_inst/cur_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.419     5.677 f  display_inst/cur_digit_reg[1]/Q
                         net (fo=20, routed)          0.973     6.650    display_inst/cur_digit[1]
    SLICE_X10Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.949 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.062    13.011    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    16.534 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.534    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/sclk_clock_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.209ns (32.519%)  route 0.434ns (67.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.671     1.555    dac/conversion_wait_timer/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/Q
                         net (fo=4, routed)           0.245     1.964    dac/conversion_wait_timer/non_zero_delay.delay_counter_reg_n_0_[0]
    SLICE_X3Y135         LUT4 (Prop_lut4_I3_O)        0.045     2.009 r  dac/conversion_wait_timer/sclk_clock_enable_reg_i_1/O
                         net (fo=1, routed)           0.188     2.197    dac/conversion_wait_timer_n_1
    SLICE_X3Y136         LDCE                                         r  dac/sclk_clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/cs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.362ns (76.073%)  route 0.428ns (23.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.671     1.555    dac/clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  dac/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  dac/cs_reg_reg/Q
                         net (fo=6, routed)           0.428     2.124    cs_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.345 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.345    cs
    A14                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.354ns (74.551%)  route 0.462ns (25.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.669     1.553    dac/clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  dac/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  dac/d_out_reg/Q
                         net (fo=1, routed)           0.462     2.156    d_in_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.369 r  d_in_OBUF_inst/O
                         net (fo=0)                   0.000     3.369    d_in
    A16                                                               r  d_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/sclk_clock/divided_clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.405ns (72.049%)  route 0.545ns (27.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.671     1.555    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  dac/sclk_clock/divided_clk_reg_reg/Q
                         net (fo=4, routed)           0.545     2.248    sclk_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.257     3.505 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.505    sclk
    B16                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.374ns (51.484%)  route 1.295ns (48.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.663     1.547    dac/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  dac/output_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  dac/output_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.295     3.005    lopt_10
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.215 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.215    LD[4]
    W18                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.380ns (49.481%)  route 1.408ns (50.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.666     1.550    dac/clk_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  dac/output_data_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  dac/output_data_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.408     3.122    lopt_11
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.338 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.338    LD[5]
    U15                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[21]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.363ns (45.045%)  route 1.663ns (54.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.639     1.523    dac/clk_IBUF_BUFG
    SLICE_X9Y131         FDRE                                         r  dac/output_data_reg[21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  dac/output_data_reg[21]_lopt_replica/Q
                         net (fo=1, routed)           1.663     3.327    lopt_6
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.549 r  LD_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.549    LD[15]
    L1                                                                r  LD[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.395ns (44.741%)  route 1.722ns (55.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.666     1.550    dac/clk_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  dac/output_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  dac/output_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.722     3.436    lopt_7
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.667 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.667    LD[1]
    E19                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.349ns (42.785%)  route 1.805ns (57.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.638     1.522    dac/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  dac/output_data_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dac/output_data_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           1.805     3.467    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.676 r  LD_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.676    LD[13]
    N3                                                                r  LD[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.153ns  (logic 1.366ns (43.334%)  route 1.786ns (56.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.663     1.547    dac/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  dac/output_data_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  dac/output_data_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.786     3.497    lopt_8
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.699 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.699    LD[2]
    U19                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.467ns  (logic 1.854ns (21.900%)  route 6.613ns (78.100%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=7, routed)           5.126     6.582    dac/dac_enable_IBUF
    SLICE_X4Y136         LUT5 (Prop_lut5_I2_O)        0.124     6.706 f  dac/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.890     7.596    dac/CS_trigger/FSM_sequential_state_reg[0]_2
    SLICE_X4Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.720 r  dac/CS_trigger/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.597     8.317    dac/CS_trigger/FSM_sequential_state[2]_i_2_n_0
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.150     8.467 r  dac/CS_trigger/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.467    dac/CS_trigger_n_0
    SLICE_X4Y135         FDRE                                         r  dac/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.677     5.018    dac/clk_IBUF_BUFG
    SLICE_X4Y135         FDRE                                         r  dac/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 1.828ns (21.659%)  route 6.613ns (78.341%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=7, routed)           5.126     6.582    dac/dac_enable_IBUF
    SLICE_X4Y136         LUT5 (Prop_lut5_I2_O)        0.124     6.706 f  dac/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.890     7.596    dac/CS_trigger/FSM_sequential_state_reg[0]_2
    SLICE_X4Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.720 r  dac/CS_trigger/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.597     8.317    dac/CS_trigger/FSM_sequential_state[2]_i_2_n_0
    SLICE_X4Y135         LUT5 (Prop_lut5_I3_O)        0.124     8.441 r  dac/CS_trigger/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.441    dac/CS_trigger_n_1
    SLICE_X4Y135         FDRE                                         r  dac/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.677     5.018    dac/clk_IBUF_BUFG
    SLICE_X4Y135         FDRE                                         r  dac/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.275ns  (logic 1.828ns (22.092%)  route 6.447ns (77.908%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=7, routed)           5.126     6.582    dac/dac_enable_IBUF
    SLICE_X4Y136         LUT5 (Prop_lut5_I2_O)        0.124     6.706 f  dac/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.890     7.596    dac/CS_trigger/FSM_sequential_state_reg[0]_2
    SLICE_X4Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.720 r  dac/CS_trigger/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.431     8.151    dac/CS_trigger/FSM_sequential_state[2]_i_2_n_0
    SLICE_X4Y135         LUT3 (Prop_lut3_I1_O)        0.124     8.275 r  dac/CS_trigger/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.275    dac/CS_trigger_n_2
    SLICE_X4Y135         FDRE                                         r  dac/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.677     5.018    dac/clk_IBUF_BUFG
    SLICE_X4Y135         FDRE                                         r  dac/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/d_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.121ns  (logic 1.594ns (19.633%)  route 6.526ns (80.367%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.725     7.166    dac/reset_IBUF
    SLICE_X7Y135         LUT4 (Prop_lut4_I0_O)        0.153     7.319 r  dac/d_out_i_1/O
                         net (fo=1, routed)           0.801     8.121    dac/d_out_i_1_n_0
    SLICE_X7Y133         FDRE                                         r  dac/d_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.675     5.016    dac/clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  dac/d_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.920ns  (logic 1.565ns (19.765%)  route 6.354ns (80.235%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.725     7.166    dac/reset_IBUF
    SLICE_X7Y135         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.629     7.920    dac/clear
    SLICE_X6Y135         FDRE                                         r  dac/current_bit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.677     5.018    dac/clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  dac/current_bit_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.920ns  (logic 1.565ns (19.765%)  route 6.354ns (80.235%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.725     7.166    dac/reset_IBUF
    SLICE_X7Y135         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.629     7.920    dac/clear
    SLICE_X6Y135         FDRE                                         r  dac/current_bit_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.677     5.018    dac/clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  dac/current_bit_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 1.565ns (20.116%)  route 6.216ns (79.884%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.725     7.166    dac/reset_IBUF
    SLICE_X7Y135         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.491     7.781    dac/clear
    SLICE_X7Y134         FDRE                                         r  dac/current_bit_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.676     5.017    dac/clk_IBUF_BUFG
    SLICE_X7Y134         FDRE                                         r  dac/current_bit_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 1.565ns (20.116%)  route 6.216ns (79.884%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.725     7.166    dac/reset_IBUF
    SLICE_X7Y135         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.491     7.781    dac/clear
    SLICE_X7Y134         FDSE                                         r  dac/current_bit_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.676     5.017    dac/clk_IBUF_BUFG
    SLICE_X7Y134         FDSE                                         r  dac/current_bit_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 1.565ns (20.116%)  route 6.216ns (79.884%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.725     7.166    dac/reset_IBUF
    SLICE_X7Y135         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.491     7.781    dac/clear
    SLICE_X7Y134         FDSE                                         r  dac/current_bit_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.676     5.017    dac/clk_IBUF_BUFG
    SLICE_X7Y134         FDSE                                         r  dac/current_bit_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 1.565ns (20.116%)  route 6.216ns (79.884%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.725     7.166    dac/reset_IBUF
    SLICE_X7Y135         LUT4 (Prop_lut4_I0_O)        0.124     7.290 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.491     7.781    dac/clear
    SLICE_X7Y134         FDRE                                         r  dac/current_bit_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.676     5.017    dac/clk_IBUF_BUFG
    SLICE_X7Y134         FDRE                                         r  dac/current_bit_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac/sclk_clock_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            dac/sclk_clock/clock_divider_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.203ns (44.110%)  route 0.257ns (55.890%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         LDCE                         0.000     0.000 r  dac/sclk_clock_enable_reg/G
    SLICE_X3Y136         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dac/sclk_clock_enable_reg/Q
                         net (fo=3, routed)           0.257     0.415    dac/sclk_clock/sclk_clock_enable
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.045     0.460 r  dac/sclk_clock/clock_divider_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.460    dac/sclk_clock/clock_divider_counter[1]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  dac/sclk_clock/clock_divider_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.945     2.073    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  dac/sclk_clock/clock_divider_counter_reg[1]/C

Slack:                    inf
  Source:                 dac/sclk_clock_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            dac/sclk_clock/divided_clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.205ns (44.352%)  route 0.257ns (55.648%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         LDCE                         0.000     0.000 r  dac/sclk_clock_enable_reg/G
    SLICE_X3Y136         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dac/sclk_clock_enable_reg/Q
                         net (fo=3, routed)           0.257     0.415    dac/sclk_clock/sclk_clock_enable
    SLICE_X2Y135         LUT4 (Prop_lut4_I0_O)        0.047     0.462 r  dac/sclk_clock/divided_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.462    dac/sclk_clock/divided_clk_reg_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.945     2.073    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/C

Slack:                    inf
  Source:                 dac/sclk_clock_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            dac/sclk_clock/clock_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.203ns (41.327%)  route 0.288ns (58.673%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         LDCE                         0.000     0.000 r  dac/sclk_clock_enable_reg/G
    SLICE_X3Y136         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dac/sclk_clock_enable_reg/Q
                         net (fo=3, routed)           0.288     0.446    dac/sclk_clock/sclk_clock_enable
    SLICE_X2Y135         LUT3 (Prop_lut3_I2_O)        0.045     0.491 r  dac/sclk_clock/clock_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.491    dac/sclk_clock/clock_divider_counter[0]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  dac/sclk_clock/clock_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.945     2.073    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  dac/sclk_clock/clock_divider_counter_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst/rx_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.224ns (28.784%)  route 0.555ns (71.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.555     0.779    uart_rx_inst/D[0]
    SLICE_X1Y123         FDRE                                         r  uart_rx_inst/rx_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.935     2.063    uart_rx_inst/CLK
    SLICE_X1Y123         FDRE                                         r  uart_rx_inst/rx_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[13]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.210ns (12.592%)  route 1.454ns (87.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.454     1.664    dac/reset_IBUF
    SLICE_X2Y123         FDRE                                         r  dac/output_data_reg[13]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  dac/output_data_reg[13]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[6]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.210ns (12.592%)  route 1.454ns (87.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.454     1.664    dac/reset_IBUF
    SLICE_X2Y123         FDRE                                         r  dac/output_data_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  dac/output_data_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[10]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.210ns (12.152%)  route 1.515ns (87.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.515     1.724    dac/reset_IBUF
    SLICE_X2Y126         FDRE                                         r  dac/output_data_reg[10]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  dac/output_data_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[12]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.210ns (12.152%)  route 1.515ns (87.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.515     1.724    dac/reset_IBUF
    SLICE_X2Y126         FDRE                                         r  dac/output_data_reg[12]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  dac/output_data_reg[12]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[8]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.210ns (12.152%)  route 1.515ns (87.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.515     1.724    dac/reset_IBUF
    SLICE_X2Y126         FDRE                                         r  dac/output_data_reg[8]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  dac/output_data_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.210ns (11.350%)  route 1.636ns (88.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.636     1.846    dac/reset_IBUF
    SLICE_X2Y131         FDRE                                         r  dac/mult_stage_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.941     2.069    dac/clk_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  dac/mult_stage_reg[26]/C





