{"sha": "e086f51d5432adff34744ecb1403b80fab0f553c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTA4NmY1MWQ1NDMyYWRmZjM0NzQ0ZWNiMTQwM2I4MGZhYjBmNTUzYw==", "commit": {"author": {"name": "Hartmut Penner", "email": "hpenner@de.ibm.com", "date": "2004-02-11T14:30:13Z"}, "committer": {"name": "Hartmut Penner", "email": "hpenner@gcc.gnu.org", "date": "2004-02-11T14:30:13Z"}, "message": "altivec.md (*movv4si_internal): At least one operand must be register_operand.\n\n     * config/rs6000/altivec.md (*movv4si_internal): At least one\n       operand must be register_operand.\n       (*movv8hi_internal1): Likewise.\n       (*movv16qi_internal1): Likewise.\n       (*movv4sf_internal1): Likewise.\n\nFrom-SVN: r77654", "tree": {"sha": "78dac7391869909c80ed651b2d9ad91439e491c7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/78dac7391869909c80ed651b2d9ad91439e491c7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e086f51d5432adff34744ecb1403b80fab0f553c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e086f51d5432adff34744ecb1403b80fab0f553c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e086f51d5432adff34744ecb1403b80fab0f553c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e086f51d5432adff34744ecb1403b80fab0f553c/comments", "author": null, "committer": null, "parents": [{"sha": "e66b2fcf9796f050419ab428b766540375c57f05", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e66b2fcf9796f050419ab428b766540375c57f05", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e66b2fcf9796f050419ab428b766540375c57f05"}], "stats": {"total": 24, "additions": 16, "deletions": 8}, "files": [{"sha": "5d96c917c8c42db96cc118ba380737035b8e9823", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e086f51d5432adff34744ecb1403b80fab0f553c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e086f51d5432adff34744ecb1403b80fab0f553c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e086f51d5432adff34744ecb1403b80fab0f553c", "patch": "@@ -1,3 +1,11 @@\n+2004-02-11  Hartmut Penner  <hpenner@de.ibm.com>\n+\t\n+\t* config/rs6000/altivec.md (*movv4si_internal): At least one\n+\toperand must be register_operand.\n+\t(*movv8hi_internal1): Likewise.\n+\t(*movv16qi_internal1): Likewise.\n+\t(*movv4sf_internal1): Likewise.\n+\n 2004-02-10  Aldy Hernandez  <aldyh@redhat.com>\n                                                                                 \n         * config/rs6000/spe.md (\"*movv2si_internal\"): Check for register"}, {"sha": "2ede79d9f5c8c5cae44631d803d30c290a42253c", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e086f51d5432adff34744ecb1403b80fab0f553c/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e086f51d5432adff34744ecb1403b80fab0f553c/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=e086f51d5432adff34744ecb1403b80fab0f553c", "patch": "@@ -94,8 +94,8 @@\n   [(set (match_operand:V4SI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r,v\")\n \t(match_operand:V4SI 1 \"input_operand\" \"v,m,v,r,o,r,W\"))]\n   \"TARGET_ALTIVEC \n-   && (altivec_register_operand (operands[0], V4SImode) \n-       || altivec_register_operand (operands[1], V4SImode))\"\n+   && (register_operand (operands[0], V4SImode) \n+       || register_operand (operands[1], V4SImode))\"\n   \"*\n {\n   switch (which_alternative)\n@@ -142,8 +142,8 @@\n   [(set (match_operand:V8HI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r,v\")\n \t(match_operand:V8HI 1 \"input_operand\" \"v,m,v,r,o,r,W\"))]\n   \"TARGET_ALTIVEC \n-   && (altivec_register_operand (operands[0], V8HImode) \n-       || altivec_register_operand (operands[1], V8HImode))\"\n+   && (register_operand (operands[0], V8HImode) \n+       || register_operand (operands[1], V8HImode))\"\n   \"*\n {\n    switch (which_alternative)\n@@ -190,8 +190,8 @@\n   [(set (match_operand:V16QI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r,v\")\n \t(match_operand:V16QI 1 \"input_operand\" \"v,m,v,r,o,r,W\"))]\n   \"TARGET_ALTIVEC\n-   && (altivec_register_operand (operands[0], V16QImode)\n-       || altivec_register_operand (operands[1], V16QImode))\"\n+   && (register_operand (operands[0], V16QImode)\n+       || register_operand (operands[1], V16QImode))\"\n   \"*\n {\n   switch (which_alternative)\n@@ -238,8 +238,8 @@\n   [(set (match_operand:V4SF 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r,v\")\n \t(match_operand:V4SF 1 \"input_operand\" \"v,m,v,r,o,r,W\"))]\n   \"TARGET_ALTIVEC\n-   && (altivec_register_operand (operands[0], V4SFmode)\n-       || altivec_register_operand (operands[1], V4SFmode))\"\n+   && (register_operand (operands[0], V4SFmode)\n+       || register_operand (operands[1], V4SFmode))\"\n   \"*\n {\n   switch (which_alternative)"}]}