<stg><name>matmult</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="31">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="33">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="3">
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="5">
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="17">
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="6" to="4">
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="44">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="8">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="8" to="9">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="9" to="10">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="10" to="11">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="11" to="12">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="12" to="13">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="13" to="14">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="14" to="15">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="15" to="16">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="16" to="6">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="17" to="2">
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="17" to="18">
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="18" to="17">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %a) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %b) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %out_r) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @matmult_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4  %out_vec = alloca [100 x float], align 16

]]></node>
<StgValue><ssdm name="out_vec"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i7 [ 0, %0 ], [ %i_1, %.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul1 = phi i14 [ 0, %0 ], [ %next_mul2, %.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:2  %next_mul2 = add i14 %phi_mul1, 100

]]></node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %exitcond4 = icmp eq i7 %i, -28

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:5  %i_1 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond4, label %4, label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader7:0  %j = phi i7 [ %j_1, %1 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:1  %exitcond3 = icmp eq i7 %j, -28

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:3  %j_1 = add i7 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %exitcond3, label %.preheader6, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_1 = zext i7 %j to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_vec_addr = getelementptr inbounds [100 x float]* %out_vec, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="out_vec_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:2  store float 0.000000e+00, float* %out_vec_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader6:0  %k = phi i7 [ 0, %.preheader7 ], [ %k_1, %.preheader5 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader6:1  %phi_mul = phi i14 [ 0, %.preheader7 ], [ %next_mul, %.preheader5 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:2  %next_mul = add i14 %phi_mul, 100

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:3  %exitcond2 = icmp eq i7 %k, -28

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:5  %k_1 = add i7 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:6  br i1 %exitcond2, label %.preheader, label %.preheader5.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="14" op_0_bw="7">
<![CDATA[
.preheader5.preheader:0  %tmp_3_cast = zext i7 %k to i14

]]></node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5.preheader:1  %tmp_4 = add i14 %phi_mul1, %tmp_3_cast

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="14">
<![CDATA[
.preheader5.preheader:2  %tmp_4_cast = zext i14 %tmp_4 to i64

]]></node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:3  %a_addr = getelementptr [10000 x float]* %a, i64 0, i64 %tmp_4_cast

]]></node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="14">
<![CDATA[
.preheader5.preheader:4  %a_load = load float* %a_addr, align 4

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="14">
<![CDATA[
.preheader5.preheader:4  %a_load = load float* %a_addr, align 4

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:5  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader5:0  %j1 = phi i7 [ %j_3, %2 ], [ 0, %.preheader5.preheader ]

]]></node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:1  %exitcond1 = icmp eq i7 %j1, -28

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:3  %j_3 = add i7 %j1, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond1, label %.preheader6, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_8_cast = zext i7 %j1 to i14

]]></node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_2 = add i14 %phi_mul, %tmp_8_cast

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_10_cast = zext i14 %tmp_2 to i64

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %b_addr = getelementptr [10000 x float]* %b, i64 0, i64 %tmp_10_cast

]]></node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="14">
<![CDATA[
:5  %b_load = load float* %b_addr, align 4

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="14">
<![CDATA[
:5  %b_load = load float* %b_addr, align 4

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_9 = fmul float %a_load, %b_load

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_9 = fmul float %a_load, %b_load

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_8 = zext i7 %j1 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_9 = fmul float %a_load, %b_load

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %out_vec_addr_2 = getelementptr inbounds [100 x float]* %out_vec, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="out_vec_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="7">
<![CDATA[
:8  %out_vec_load_1 = load float* %out_vec_addr_2, align 4

]]></node>
<StgValue><ssdm name="out_vec_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_9 = fmul float %a_load, %b_load

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="7">
<![CDATA[
:8  %out_vec_load_1 = load float* %out_vec_addr_2, align 4

]]></node>
<StgValue><ssdm name="out_vec_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="75" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fadd float %out_vec_load_1, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="76" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fadd float %out_vec_load_1, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="77" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fadd float %out_vec_load_1, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="78" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fadd float %out_vec_load_1, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="79" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fadd float %out_vec_load_1, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="80" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:10  store float %tmp_s, float* %out_vec_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="82" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %j2 = phi i7 [ %j_2, %3 ], [ 0, %.preheader6 ]

]]></node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="83" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %exitcond = icmp eq i7 %j2, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="84" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="85" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %j_2 = add i7 %j2, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="86" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_5 = zext i7 %j2 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="88" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_5_cast = zext i7 %j2 to i14

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="89" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_7 = add i14 %phi_mul1, %tmp_5_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="90" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %out_vec_addr_1 = getelementptr inbounds [100 x float]* %out_vec, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="out_vec_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="7">
<![CDATA[
:6  %out_vec_load = load float* %out_vec_addr_1, align 4

]]></node>
<StgValue><ssdm name="out_vec_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="92" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_7_cast = zext i14 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="93" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %out_addr = getelementptr [10000 x float]* %out_r, i64 0, i64 %tmp_7_cast

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="94" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="7">
<![CDATA[
:6  %out_vec_load = load float* %out_vec_addr_1, align 4

]]></node>
<StgValue><ssdm name="out_vec_load"/></StgValue>
</operation>

<operation id="95" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store float %out_vec_load, float* %out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="122" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="126" from="_ssdm_op_SpecBitsMap" to="stg_19" fromId="125" toId="19">
</dataflow>
<dataflow id="127" from="a" to="stg_19" fromId="122" toId="19">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecBitsMap" to="stg_20" fromId="125" toId="20">
</dataflow>
<dataflow id="129" from="b" to="stg_20" fromId="123" toId="20">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecBitsMap" to="stg_21" fromId="125" toId="21">
</dataflow>
<dataflow id="131" from="out_r" to="stg_21" fromId="124" toId="21">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecTopModule" to="stg_22" fromId="132" toId="22">
</dataflow>
<dataflow id="135" from="matmult_str" to="stg_22" fromId="134" toId="22">
</dataflow>
<dataflow id="137" from="stg_136" to="out_vec" fromId="136" toId="23">
</dataflow>
<dataflow id="139" from="stg_138" to="i" fromId="138" toId="25">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="140" from="stg_24" to="i" fromId="24" toId="25">
</dataflow>
<dataflow id="141" from="i_1" to="i" fromId="30" toId="25">
<BackEdge/>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="stg_86" to="i" fromId="86" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="144" from="stg_143" to="phi_mul1" fromId="143" toId="26">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="stg_24" to="phi_mul1" fromId="24" toId="26">
</dataflow>
<dataflow id="146" from="next_mul2" to="phi_mul1" fromId="27" toId="26">
<BackEdge/>
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="stg_86" to="phi_mul1" fromId="86" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="148" from="phi_mul1" to="next_mul2" fromId="26" toId="27">
</dataflow>
<dataflow id="150" from="stg_149" to="next_mul2" fromId="149" toId="27">
</dataflow>
<dataflow id="151" from="i" to="exitcond4" fromId="25" toId="28">
</dataflow>
<dataflow id="153" from="stg_152" to="exitcond4" fromId="152" toId="28">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="154" toId="29">
</dataflow>
<dataflow id="157" from="stg_156" to="empty" fromId="156" toId="29">
</dataflow>
<dataflow id="158" from="stg_156" to="empty" fromId="156" toId="29">
</dataflow>
<dataflow id="159" from="stg_156" to="empty" fromId="156" toId="29">
</dataflow>
<dataflow id="160" from="i" to="i_1" fromId="25" toId="30">
</dataflow>
<dataflow id="162" from="stg_161" to="i_1" fromId="161" toId="30">
</dataflow>
<dataflow id="163" from="exitcond4" to="stg_31" fromId="28" toId="31">
</dataflow>
<dataflow id="164" from="j_1" to="j" fromId="36" toId="33">
<BackEdge/>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="stg_41" to="j" fromId="41" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="166" from="stg_138" to="j" fromId="138" toId="33">
<condition id="86">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="stg_31" to="j" fromId="31" toId="33">
</dataflow>
<dataflow id="168" from="j" to="exitcond3" fromId="33" toId="34">
</dataflow>
<dataflow id="169" from="stg_152" to="exitcond3" fromId="152" toId="34">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="154" toId="35">
</dataflow>
<dataflow id="171" from="stg_156" to="empty_3" fromId="156" toId="35">
</dataflow>
<dataflow id="172" from="stg_156" to="empty_3" fromId="156" toId="35">
</dataflow>
<dataflow id="173" from="stg_156" to="empty_3" fromId="156" toId="35">
</dataflow>
<dataflow id="174" from="j" to="j_1" fromId="33" toId="36">
</dataflow>
<dataflow id="175" from="stg_161" to="j_1" fromId="161" toId="36">
</dataflow>
<dataflow id="176" from="exitcond3" to="stg_37" fromId="34" toId="37">
</dataflow>
<dataflow id="177" from="j" to="tmp_1" fromId="33" toId="38">
</dataflow>
<dataflow id="178" from="out_vec" to="out_vec_addr" fromId="23" toId="39">
</dataflow>
<dataflow id="180" from="stg_179" to="out_vec_addr" fromId="179" toId="39">
</dataflow>
<dataflow id="181" from="tmp_1" to="out_vec_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="183" from="stg_182" to="stg_40" fromId="182" toId="40">
</dataflow>
<dataflow id="184" from="out_vec_addr" to="stg_40" fromId="39" toId="40">
</dataflow>
<dataflow id="185" from="stg_138" to="k" fromId="138" toId="42">
<condition id="87">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="stg_37" to="k" fromId="37" toId="42">
</dataflow>
<dataflow id="187" from="k_1" to="k" fromId="47" toId="42">
<BackEdge/>
<condition id="88">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="stg_60" to="k" fromId="60" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="189" from="stg_143" to="phi_mul" fromId="143" toId="43">
<condition id="89">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="stg_37" to="phi_mul" fromId="37" toId="43">
</dataflow>
<dataflow id="191" from="next_mul" to="phi_mul" fromId="44" toId="43">
<BackEdge/>
<condition id="90">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="stg_60" to="phi_mul" fromId="60" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="193" from="phi_mul" to="next_mul" fromId="43" toId="44">
</dataflow>
<dataflow id="194" from="stg_149" to="next_mul" fromId="149" toId="44">
</dataflow>
<dataflow id="195" from="k" to="exitcond2" fromId="42" toId="45">
</dataflow>
<dataflow id="196" from="stg_152" to="exitcond2" fromId="152" toId="45">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="154" toId="46">
</dataflow>
<dataflow id="198" from="stg_156" to="empty_4" fromId="156" toId="46">
</dataflow>
<dataflow id="199" from="stg_156" to="empty_4" fromId="156" toId="46">
</dataflow>
<dataflow id="200" from="stg_156" to="empty_4" fromId="156" toId="46">
</dataflow>
<dataflow id="201" from="k" to="k_1" fromId="42" toId="47">
</dataflow>
<dataflow id="202" from="stg_161" to="k_1" fromId="161" toId="47">
</dataflow>
<dataflow id="203" from="exitcond2" to="stg_48" fromId="45" toId="48">
</dataflow>
<dataflow id="204" from="k" to="tmp_3_cast" fromId="42" toId="49">
</dataflow>
<dataflow id="205" from="phi_mul1" to="tmp_4" fromId="26" toId="50">
</dataflow>
<dataflow id="206" from="tmp_3_cast" to="tmp_4" fromId="49" toId="50">
</dataflow>
<dataflow id="207" from="tmp_4" to="tmp_4_cast" fromId="50" toId="51">
</dataflow>
<dataflow id="208" from="a" to="a_addr" fromId="122" toId="52">
</dataflow>
<dataflow id="209" from="stg_179" to="a_addr" fromId="179" toId="52">
</dataflow>
<dataflow id="210" from="tmp_4_cast" to="a_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="211" from="a_addr" to="a_load" fromId="52" toId="53">
</dataflow>
<dataflow id="212" from="a_addr" to="a_load" fromId="52" toId="54">
</dataflow>
<dataflow id="213" from="j_3" to="j1" fromId="59" toId="56">
<BackEdge/>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="stg_81" to="j1" fromId="81" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="215" from="stg_138" to="j1" fromId="138" toId="56">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="stg_55" to="j1" fromId="55" toId="56">
</dataflow>
<dataflow id="217" from="j1" to="exitcond1" fromId="56" toId="57">
</dataflow>
<dataflow id="218" from="stg_152" to="exitcond1" fromId="152" toId="57">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="154" toId="58">
</dataflow>
<dataflow id="220" from="stg_156" to="empty_5" fromId="156" toId="58">
</dataflow>
<dataflow id="221" from="stg_156" to="empty_5" fromId="156" toId="58">
</dataflow>
<dataflow id="222" from="stg_156" to="empty_5" fromId="156" toId="58">
</dataflow>
<dataflow id="223" from="j1" to="j_3" fromId="56" toId="59">
</dataflow>
<dataflow id="224" from="stg_161" to="j_3" fromId="161" toId="59">
</dataflow>
<dataflow id="225" from="exitcond1" to="stg_60" fromId="57" toId="60">
</dataflow>
<dataflow id="226" from="j1" to="tmp_8_cast" fromId="56" toId="61">
</dataflow>
<dataflow id="227" from="phi_mul" to="tmp_2" fromId="43" toId="62">
</dataflow>
<dataflow id="228" from="tmp_8_cast" to="tmp_2" fromId="61" toId="62">
</dataflow>
<dataflow id="229" from="tmp_2" to="tmp_10_cast" fromId="62" toId="63">
</dataflow>
<dataflow id="230" from="b" to="b_addr" fromId="123" toId="64">
</dataflow>
<dataflow id="231" from="stg_179" to="b_addr" fromId="179" toId="64">
</dataflow>
<dataflow id="232" from="tmp_10_cast" to="b_addr" fromId="63" toId="64">
</dataflow>
<dataflow id="233" from="b_addr" to="b_load" fromId="64" toId="65">
</dataflow>
<dataflow id="234" from="b_addr" to="b_load" fromId="64" toId="66">
</dataflow>
<dataflow id="235" from="a_load" to="tmp_9" fromId="54" toId="67">
</dataflow>
<dataflow id="236" from="b_load" to="tmp_9" fromId="66" toId="67">
</dataflow>
<dataflow id="237" from="a_load" to="tmp_9" fromId="54" toId="68">
</dataflow>
<dataflow id="238" from="b_load" to="tmp_9" fromId="66" toId="68">
</dataflow>
<dataflow id="239" from="j1" to="tmp_8" fromId="56" toId="69">
</dataflow>
<dataflow id="240" from="a_load" to="tmp_9" fromId="54" toId="70">
</dataflow>
<dataflow id="241" from="b_load" to="tmp_9" fromId="66" toId="70">
</dataflow>
<dataflow id="242" from="out_vec" to="out_vec_addr_2" fromId="23" toId="71">
</dataflow>
<dataflow id="243" from="stg_179" to="out_vec_addr_2" fromId="179" toId="71">
</dataflow>
<dataflow id="244" from="tmp_8" to="out_vec_addr_2" fromId="69" toId="71">
</dataflow>
<dataflow id="245" from="out_vec_addr_2" to="out_vec_load_1" fromId="71" toId="72">
</dataflow>
<dataflow id="246" from="a_load" to="tmp_9" fromId="54" toId="73">
</dataflow>
<dataflow id="247" from="b_load" to="tmp_9" fromId="66" toId="73">
</dataflow>
<dataflow id="248" from="out_vec_addr_2" to="out_vec_load_1" fromId="71" toId="74">
</dataflow>
<dataflow id="249" from="out_vec_load_1" to="tmp_s" fromId="74" toId="75">
</dataflow>
<dataflow id="250" from="tmp_9" to="tmp_s" fromId="73" toId="75">
</dataflow>
<dataflow id="251" from="out_vec_load_1" to="tmp_s" fromId="74" toId="76">
</dataflow>
<dataflow id="252" from="tmp_9" to="tmp_s" fromId="73" toId="76">
</dataflow>
<dataflow id="253" from="out_vec_load_1" to="tmp_s" fromId="74" toId="77">
</dataflow>
<dataflow id="254" from="tmp_9" to="tmp_s" fromId="73" toId="77">
</dataflow>
<dataflow id="255" from="out_vec_load_1" to="tmp_s" fromId="74" toId="78">
</dataflow>
<dataflow id="256" from="tmp_9" to="tmp_s" fromId="73" toId="78">
</dataflow>
<dataflow id="257" from="out_vec_load_1" to="tmp_s" fromId="74" toId="79">
</dataflow>
<dataflow id="258" from="tmp_9" to="tmp_s" fromId="73" toId="79">
</dataflow>
<dataflow id="259" from="tmp_s" to="stg_80" fromId="79" toId="80">
</dataflow>
<dataflow id="260" from="out_vec_addr_2" to="stg_80" fromId="71" toId="80">
</dataflow>
<dataflow id="261" from="j_2" to="j2" fromId="85" toId="82">
<BackEdge/>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="262" from="stg_96" to="j2" fromId="96" toId="82">
<BackEdge/>
</dataflow>
<dataflow id="263" from="stg_138" to="j2" fromId="138" toId="82">
<condition id="94">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="264" from="stg_48" to="j2" fromId="48" toId="82">
</dataflow>
<dataflow id="265" from="j2" to="exitcond" fromId="82" toId="83">
</dataflow>
<dataflow id="266" from="stg_152" to="exitcond" fromId="152" toId="83">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="154" toId="84">
</dataflow>
<dataflow id="268" from="stg_156" to="empty_6" fromId="156" toId="84">
</dataflow>
<dataflow id="269" from="stg_156" to="empty_6" fromId="156" toId="84">
</dataflow>
<dataflow id="270" from="stg_156" to="empty_6" fromId="156" toId="84">
</dataflow>
<dataflow id="271" from="j2" to="j_2" fromId="82" toId="85">
</dataflow>
<dataflow id="272" from="stg_161" to="j_2" fromId="161" toId="85">
</dataflow>
<dataflow id="273" from="exitcond" to="stg_86" fromId="83" toId="86">
</dataflow>
<dataflow id="274" from="j2" to="tmp_5" fromId="82" toId="87">
</dataflow>
<dataflow id="275" from="j2" to="tmp_5_cast" fromId="82" toId="88">
</dataflow>
<dataflow id="276" from="phi_mul1" to="tmp_7" fromId="26" toId="89">
</dataflow>
<dataflow id="277" from="tmp_5_cast" to="tmp_7" fromId="88" toId="89">
</dataflow>
<dataflow id="278" from="out_vec" to="out_vec_addr_1" fromId="23" toId="90">
</dataflow>
<dataflow id="279" from="stg_179" to="out_vec_addr_1" fromId="179" toId="90">
</dataflow>
<dataflow id="280" from="tmp_5" to="out_vec_addr_1" fromId="87" toId="90">
</dataflow>
<dataflow id="281" from="out_vec_addr_1" to="out_vec_load" fromId="90" toId="91">
</dataflow>
<dataflow id="282" from="tmp_7" to="tmp_7_cast" fromId="89" toId="92">
</dataflow>
<dataflow id="283" from="out_r" to="out_addr" fromId="124" toId="93">
</dataflow>
<dataflow id="284" from="stg_179" to="out_addr" fromId="179" toId="93">
</dataflow>
<dataflow id="285" from="tmp_7_cast" to="out_addr" fromId="92" toId="93">
</dataflow>
<dataflow id="286" from="out_vec_addr_1" to="out_vec_load" fromId="90" toId="94">
</dataflow>
<dataflow id="287" from="out_vec_load" to="stg_95" fromId="94" toId="95">
</dataflow>
<dataflow id="288" from="out_addr" to="stg_95" fromId="93" toId="95">
</dataflow>
<dataflow id="289" from="exitcond4" to="stg_2" fromId="28" toId="2">
</dataflow>
<dataflow id="290" from="exitcond3" to="stg_3" fromId="34" toId="3">
</dataflow>
<dataflow id="291" from="exitcond2" to="stg_4" fromId="45" toId="4">
</dataflow>
<dataflow id="292" from="exitcond1" to="stg_6" fromId="57" toId="6">
</dataflow>
<dataflow id="293" from="exitcond" to="stg_17" fromId="83" toId="17">
</dataflow>
</dataflows>


</stg>
