

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Mon Aug  5 20:34:11 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_2_fp2_ap_d2r5_ap_d2r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  494124|  494124|  494124|  494124|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_2_fu_530      |conv_2      |    9905|    9905|    9905|    9905|   none  |
        |grp_max_pool_2_fu_666  |max_pool_2  |     165|     165|     165|     165|   none  |
        |grp_dense_out_fu_686   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_1_fu_698      |conv_1      |  309661|  309661|  309661|  309661|   none  |
        |grp_max_pool_1_fu_709  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_flat_fu_727        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    1624|    1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1   |      56|      56|         2|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    408|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|     79|   20010|  25856|    0|
|Memory           |      108|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|   1180|    -|
|Register         |        -|      -|     358|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      110|     79|   20464|  27474|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       39|     35|      19|     51|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |cnn_CRTL_BUS_s_axi_U       |cnn_CRTL_BUS_s_axi    |        0|      0|     36|     40|    0|
    |cnn_fadd_32ns_32ncud_U145  |cnn_fadd_32ns_32ncud  |        0|      2|    227|    403|    0|
    |cnn_fcmp_32ns_32neOg_U147  |cnn_fcmp_32ns_32neOg  |        0|      0|     66|    239|    0|
    |cnn_fmul_32ns_32ndEe_U146  |cnn_fmul_32ns_32ndEe  |        0|      3|    128|    320|    0|
    |grp_conv_1_fu_698          |conv_1                |        1|      5|    697|   1502|    0|
    |grp_conv_2_fu_530          |conv_2                |        0|     55|  15070|  13795|    0|
    |grp_dense_out_fu_686       |dense_out             |        1|     14|   1493|   3440|    0|
    |grp_flat_fu_727            |flat                  |        0|      0|     98|    314|    0|
    |grp_max_pool_1_fu_709      |max_pool_1            |        0|      0|    236|    671|    0|
    |grp_max_pool_2_fu_666      |max_pool_2            |        0|      0|   1959|   5132|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                      |                      |        2|     79|  20010|  25856|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_U        |cnn_conv_1_input      |        2|   0|   0|    0|    784|   32|     1|        25088|
    |conv_1_out_U          |cnn_conv_1_out        |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_0_U        |cnn_conv_2_out_0      |        2|   0|   0|    0|    528|   32|     1|        16896|
    |conv_2_out_1_U        |cnn_conv_2_out_1      |        2|   0|   0|    0|    352|   32|     1|        11264|
    |conv_2_out_2_U        |cnn_conv_2_out_1      |        2|   0|   0|    0|    352|   32|     1|        11264|
    |conv_2_out_3_U        |cnn_conv_2_out_1      |        2|   0|   0|    0|    352|   32|     1|        11264|
    |conv_2_out_4_U        |cnn_conv_2_out_1      |        2|   0|   0|    0|    352|   32|     1|        11264|
    |dense_1_bias_U        |cnn_dense_1_bias      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U         |cnn_dense_1_out       |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U     |cnn_dense_1_weights   |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U        |cnn_dense_2_bias      |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U         |cnn_dense_2_out       |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U     |cnn_dense_2_weights   |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |flat_array_U          |cnn_flat_array        |        1|   0|   0|    0|    400|   32|     1|        12800|
    |max_pool_1_out_0_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_1_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_2_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_3_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_4_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_5_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_2_out_0_U    |cnn_max_pool_2_oubjl  |        2|   0|   0|    0|    160|   32|     1|         5120|
    |max_pool_2_out_1_U    |cnn_max_pool_2_oubjl  |        2|   0|   0|    0|    160|   32|     1|         5120|
    |max_pool_2_out_2_0_U  |cnn_max_pool_2_oubll  |        1|   0|   0|    0|     80|   32|     1|         2560|
    +----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                 |                      |      108|  96|  30|    0|  30250|  736|    23|       968000|
    +----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_4_fu_1032_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln14_5_fu_898_p2    |     +    |      0|  0|  21|          15|           6|
    |add_ln14_fu_904_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln27_fu_846_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln28_fu_851_p2      |     +    |      0|  0|  14|          10|           1|
    |i_1_fu_867_p2           |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_971_p2           |     +    |      0|  0|  15|           5|           1|
    |i_fu_783_p2             |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_789_p2         |     +    |      0|  0|  14|          10|           5|
    |j_1_fu_887_p2           |     +    |      0|  0|  15|           9|           1|
    |j_2_fu_991_p2           |     +    |      0|  0|  15|           6|           1|
    |j_fu_831_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln14_fu_1026_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln27_fu_819_p2      |     -    |      0|  0|  13|          11|          11|
    |and_ln19_1_fu_1078_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_950_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_985_p2   |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_881_p2     |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_938_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_1060_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_1066_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_932_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_fu_777_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_825_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_1_fu_965_p2    |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln9_fu_861_p2      |   icmp   |      0|  0|  11|           6|           5|
    |or_ln19_1_fu_1072_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_944_p2       |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0          |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0          |  select  |      0|  0|  32|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 408|         236|         120|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  181|         41|    1|         41|
    |conv_1_input_address0        |   15|          3|   10|         30|
    |conv_1_input_ce0             |   15|          3|    1|          3|
    |conv_1_out_address0          |   15|          3|   12|         36|
    |conv_1_out_ce0               |   15|          3|    1|          3|
    |conv_1_out_we0               |    9|          2|    1|          2|
    |conv_2_out_0_address0        |   15|          3|   10|         30|
    |conv_2_out_0_ce0             |   15|          3|    1|          3|
    |conv_2_out_0_ce1             |    9|          2|    1|          2|
    |conv_2_out_0_we0             |    9|          2|    1|          2|
    |conv_2_out_1_address0        |   15|          3|    9|         27|
    |conv_2_out_1_ce0             |   15|          3|    1|          3|
    |conv_2_out_1_ce1             |    9|          2|    1|          2|
    |conv_2_out_1_we0             |    9|          2|    1|          2|
    |conv_2_out_2_address0        |   15|          3|    9|         27|
    |conv_2_out_2_ce0             |   15|          3|    1|          3|
    |conv_2_out_2_ce1             |    9|          2|    1|          2|
    |conv_2_out_2_we0             |    9|          2|    1|          2|
    |conv_2_out_3_address0        |   15|          3|    9|         27|
    |conv_2_out_3_ce0             |   15|          3|    1|          3|
    |conv_2_out_3_ce1             |    9|          2|    1|          2|
    |conv_2_out_3_we0             |    9|          2|    1|          2|
    |conv_2_out_4_address0        |   15|          3|    9|         27|
    |conv_2_out_4_ce0             |   15|          3|    1|          3|
    |conv_2_out_4_ce1             |    9|          2|    1|          2|
    |conv_2_out_4_we0             |    9|          2|    1|          2|
    |dense_1_out_address0         |   15|          3|    6|         18|
    |dense_2_out_address0         |   15|          3|    5|         15|
    |dense_2_out_ce0              |   15|          3|    1|          3|
    |flat_array_address0          |   15|          3|    9|         27|
    |flat_array_ce0               |   15|          3|    1|          3|
    |flat_array_we0               |    9|          2|    1|          2|
    |grp_fu_739_p0                |   15|          3|   32|         96|
    |grp_fu_739_p1                |   21|          4|   32|        128|
    |grp_fu_747_p0                |   15|          3|   32|         96|
    |grp_fu_747_p1                |   15|          3|   32|         96|
    |i_0_i9_reg_496               |    9|          2|    5|         10|
    |i_0_i_reg_451                |    9|          2|    6|         12|
    |i_0_reg_419                  |    9|          2|    5|         10|
    |ix_in_0_reg_407              |    9|          2|   10|         20|
    |ix_in_1_reg_430              |    9|          2|   10|         20|
    |j_0_i13_reg_519              |    9|          2|    6|         12|
    |j_0_i_reg_474                |    9|          2|    9|         18|
    |j_0_reg_440                  |    9|          2|    5|         10|
    |max_pool_1_out_0_address0    |   15|          3|    8|         24|
    |max_pool_1_out_0_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_0_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_0_we0         |    9|          2|    1|          2|
    |max_pool_1_out_1_address0    |   15|          3|    8|         24|
    |max_pool_1_out_1_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_1_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_1_we0         |    9|          2|    1|          2|
    |max_pool_1_out_2_address0    |   15|          3|    8|         24|
    |max_pool_1_out_2_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_2_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_2_we0         |    9|          2|    1|          2|
    |max_pool_1_out_3_address0    |   15|          3|    8|         24|
    |max_pool_1_out_3_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_3_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_3_we0         |    9|          2|    1|          2|
    |max_pool_1_out_4_address0    |   15|          3|    8|         24|
    |max_pool_1_out_4_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_4_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_4_we0         |    9|          2|    1|          2|
    |max_pool_1_out_5_address0    |   15|          3|    8|         24|
    |max_pool_1_out_5_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_5_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_5_we0         |    9|          2|    1|          2|
    |max_pool_2_out_0_address0    |   15|          3|    8|         24|
    |max_pool_2_out_0_ce0         |   15|          3|    1|          3|
    |max_pool_2_out_0_ce1         |    9|          2|    1|          2|
    |max_pool_2_out_0_we0         |    9|          2|    1|          2|
    |max_pool_2_out_0_we1         |    9|          2|    1|          2|
    |max_pool_2_out_1_address0    |   15|          3|    8|         24|
    |max_pool_2_out_1_ce0         |   15|          3|    1|          3|
    |max_pool_2_out_1_ce1         |    9|          2|    1|          2|
    |max_pool_2_out_1_we0         |    9|          2|    1|          2|
    |max_pool_2_out_1_we1         |    9|          2|    1|          2|
    |max_pool_2_out_2_0_address0  |   15|          3|    7|         21|
    |max_pool_2_out_2_0_ce0       |   15|          3|    1|          3|
    |max_pool_2_out_2_0_we0       |    9|          2|    1|          2|
    |phi_mul_reg_485              |    9|          2|   15|         30|
    |sum_0_i12_reg_507            |    9|          2|   32|         64|
    |sum_0_i_reg_462              |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1180|        249|  472|       1320|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln14_5_reg_1161                 |  15|   0|   15|          0|
    |add_ln27_reg_1124                   |  11|   0|   11|          0|
    |add_ln28_reg_1129                   |  10|   0|   10|          0|
    |ap_CS_fsm                           |  40|   0|   40|          0|
    |grp_conv_1_fu_698_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_530_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_out_fu_686_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_727_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_709_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_666_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i9_reg_496                      |   5|   0|    5|          0|
    |i_0_i_reg_451                       |   6|   0|    6|          0|
    |i_0_reg_419                         |   5|   0|    5|          0|
    |i_1_reg_1137                        |   6|   0|    6|          0|
    |i_2_reg_1199                        |   5|   0|    5|          0|
    |i_reg_1096                          |   5|   0|    5|          0|
    |ix_in_0_reg_407                     |  10|   0|   10|          0|
    |ix_in_1_reg_430                     |  10|   0|   10|          0|
    |ix_in_reg_1101                      |  10|   0|   10|          0|
    |j_0_i13_reg_519                     |   6|   0|    6|          0|
    |j_0_i_reg_474                       |   9|   0|    9|          0|
    |j_0_reg_440                         |   5|   0|    5|          0|
    |j_1_reg_1156                        |   9|   0|    9|          0|
    |j_2_reg_1218                        |   6|   0|    6|          0|
    |j_reg_1114                          |   5|   0|    5|          0|
    |phi_mul_reg_485                     |  15|   0|   15|          0|
    |reg_761                             |  32|   0|   32|          0|
    |reg_772                             |  32|   0|   32|          0|
    |sub_ln27_reg_1106                   |   9|   0|   11|          2|
    |sum_0_i12_reg_507                   |  32|   0|   32|          0|
    |sum_0_i_reg_462                     |  32|   0|   32|          0|
    |zext_ln13_1_reg_1210                |   5|   0|   12|          7|
    |zext_ln13_reg_1148                  |   6|   0|   15|          9|
    |zext_ln14_4_reg_1204                |   5|   0|   64|         59|
    |zext_ln14_reg_1142                  |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 358|   0|  493|        135|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 27 
15 --> 16 22 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 15 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 40 28 
28 --> 29 35 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 28 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 27 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%conv_1_input = alloca [784 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 49 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 50 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 51 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 53 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %1" [cnn/cnn.cpp:23]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:28]   --->   Operation 55 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_72 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn/cnn.cpp:27]   --->   Operation 56 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %tmp_72 to i11" [cnn/cnn.cpp:27]   --->   Operation 57 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_73 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn/cnn.cpp:27]   --->   Operation 58 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %tmp_73 to i11" [cnn/cnn.cpp:27]   --->   Operation 59 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%sub_ln27 = sub i11 %zext_ln27, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 60 'sub' 'sub_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 61 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input) nounwind" [cnn/cnn.cpp:33]   --->   Operation 62 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %3 ]" [cnn/cnn.cpp:28]   --->   Operation 63 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j, %3 ]"   --->   Operation 64 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 65 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 67 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:25]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 70 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 71 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %j_0 to i11" [cnn/cnn.cpp:27]   --->   Operation 72 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%add_ln27 = add i11 %sub_ln27, %zext_ln27_3" [cnn/cnn.cpp:27]   --->   Operation 73 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 74 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 75 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 76 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i11 %add_ln27 to i64" [cnn/cnn.cpp:27]   --->   Operation 77 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%conv_1_input_addr = getelementptr [784 x float]* %conv_1_input, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 78 'getelementptr' 'conv_1_input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input) nounwind" [cnn/cnn.cpp:33]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x float]* @conv_1_out, [169 x float]* @max_pool_1_out_0, [169 x float]* @max_pool_1_out_1, [169 x float]* @max_pool_1_out_2, [169 x float]* @max_pool_1_out_3, [169 x float]* @max_pool_1_out_4, [169 x float]* @max_pool_1_out_5) nounwind" [cnn/cnn.cpp:38]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x float]* @conv_1_out, [169 x float]* @max_pool_1_out_0, [169 x float]* @max_pool_1_out_1, [169 x float]* @max_pool_1_out_2, [169 x float]* @max_pool_1_out_3, [169 x float]* @max_pool_1_out_4, [169 x float]* @max_pool_1_out_5) nounwind" [cnn/cnn.cpp:38]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([528 x float]* @conv_2_out_0, [352 x float]* @conv_2_out_1, [352 x float]* @conv_2_out_2, [352 x float]* @conv_2_out_3, [352 x float]* @conv_2_out_4) nounwind" [cnn/cnn.cpp:43]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([528 x float]* @conv_2_out_0, [352 x float]* @conv_2_out_1, [352 x float]* @conv_2_out_2, [352 x float]* @conv_2_out_3, [352 x float]* @conv_2_out_4) nounwind" [cnn/cnn.cpp:43]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([160 x float]* @max_pool_2_out_0, [160 x float]* @max_pool_2_out_1, [80 x float]* @max_pool_2_out_2_0) nounwind" [cnn/cnn.cpp:48]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([160 x float]* @max_pool_2_out_0, [160 x float]* @max_pool_2_out_1, [80 x float]* @max_pool_2_out_2_0) nounwind" [cnn/cnn.cpp:48]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 90 [1/1] (1.76ns)   --->   "br label %4" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 1.82>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 91 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0_i, -14" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 92 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 93 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 94 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader, label %DENSE_LOOP_begin" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str22) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 96 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_10_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str22) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 97 'specregionbegin' 'tmp_10_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 98 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0_i to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 99 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (1.76ns)   --->   "br label %5" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 100 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_14 : Operation 101 [1/1] (1.76ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 101 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 15 <SV = 12> <Delay = 5.19>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %DENSE_LOOP_begin ], [ %sum, %6 ]"   --->   Operation 102 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j_1, %6 ]"   --->   Operation 103 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln14_5, %6 ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 104 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 105 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 106 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (1.82ns)   --->   "%j_1 = add i9 %j_0_i, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 107 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %6" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %j_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 109 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (1.94ns)   --->   "%add_ln14_5 = add i15 %phi_mul, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 110 'add' 'add_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %zext_ln13, %phi_mul" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 111 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 112 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_9" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 113 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 114 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 115 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 115 'load' 'flat_array_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_15 : Operation 116 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 116 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 117 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 118 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 118 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 16 <SV = 13> <Delay = 15.6>
ST_16 : Operation 119 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 119 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 120 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 120 'load' 'dense_1_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_16 : Operation 121 [2/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 121 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 12.3>
ST_17 : Operation 122 [1/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 122 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 10.5>
ST_18 : Operation 123 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 123 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 10.5>
ST_19 : Operation 124 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 124 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 10.5>
ST_20 : Operation 125 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 125 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 10.5>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str123) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 126 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 127 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "br label %5" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 13> <Delay = 13.7>
ST_22 : Operation 129 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 129 'load' 'dense_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_22 : Operation 130 [4/4] (10.5ns)   --->   "%tmp_i_38 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 130 'fadd' 'tmp_i_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 10.5>
ST_23 : Operation 131 [3/4] (10.5ns)   --->   "%tmp_i_38 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 131 'fadd' 'tmp_i_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 10.5>
ST_24 : Operation 132 [2/4] (10.5ns)   --->   "%tmp_i_38 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 132 'fadd' 'tmp_i_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 15.9>
ST_25 : Operation 133 [1/4] (10.5ns)   --->   "%tmp_i_38 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 133 'fadd' 'tmp_i_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 134 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_38, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 134 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 9.66>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 135 'getelementptr' 'dense_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i_38 to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 136 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 137 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 138 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 139 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 140 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 140 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 141 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 142 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_38, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 142 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 143 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i_38" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 144 'select' 'select_ln19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 145 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_26 : Operation 146 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str22, i32 %tmp_10_i) nounwind" [cnn/dense_1.cpp:22->cnn/cnn.cpp:58]   --->   Operation 146 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 147 [1/1] (0.00ns)   --->   "br label %4" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 12> <Delay = 1.78>
ST_27 : Operation 148 [1/1] (0.00ns)   --->   "%i_0_i9 = phi i5 [ %i_2, %DENSE_LOOP_end1 ], [ 0, %dense_1.exit.preheader ]"   --->   Operation 148 'phi' 'i_0_i9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 149 [1/1] (1.36ns)   --->   "%icmp_ln9_1 = icmp eq i5 %i_0_i9, -2" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 149 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 150 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 151 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i9, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 151 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str26) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 153 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_8_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str26) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 154 'specregionbegin' 'tmp_8_i' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i5 %i_0_i9 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 155 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %i_0_i9 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 156 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (1.76ns)   --->   "br label %7" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 157 'br' <Predicate = (!icmp_ln9_1)> <Delay = 1.76>
ST_27 : Operation 158 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 158 'call' <Predicate = (icmp_ln9_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 13> <Delay = 7.04>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%sum_0_i12 = phi float [ 0.000000e+00, %DENSE_LOOP_begin1 ], [ %sum_1, %8 ]"   --->   Operation 159 'phi' 'sum_0_i12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (0.00ns)   --->   "%j_0_i13 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_2, %8 ]"   --->   Operation 160 'phi' 'j_0_i13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 161 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_0_i13, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 161 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 162 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j_0_i13, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 163 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %8" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %j_0_i13 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 165 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_74 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i13, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 166 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i11 %tmp_74 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 167 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_75 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i13, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 168 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i7 %tmp_75 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 169 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_10, %zext_ln14_11" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 170 'sub' 'sub_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 171 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_4 = add i12 %sub_ln14, %zext_ln13_1" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 171 'add' 'add_ln14_4' <Predicate = (!icmp_ln13_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_4 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 172 'sext' 'sext_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 173 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 173 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 174 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 174 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 175 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 175 'load' 'dense_1_out_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_28 : Operation 176 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 176 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 177 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 178 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 178 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 29 <SV = 14> <Delay = 15.6>
ST_29 : Operation 179 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 179 'load' 'dense_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_29 : Operation 180 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 180 'load' 'dense_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_29 : Operation 181 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 181 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 12.3>
ST_30 : Operation 182 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 182 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 10.5>
ST_31 : Operation 183 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i12, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 183 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 10.5>
ST_32 : Operation 184 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i12, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 184 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 10.5>
ST_33 : Operation 185 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i12, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 185 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 10.5>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str127) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 186 'specloopname' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 187 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i12, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 187 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 188 [1/1] (0.00ns)   --->   "br label %7" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 14> <Delay = 13.7>
ST_35 : Operation 189 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 189 'load' 'dense_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_35 : Operation 190 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i12, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 190 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 15> <Delay = 10.5>
ST_36 : Operation 191 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i12, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 191 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 10.5>
ST_37 : Operation 192 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i12, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 192 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 17> <Delay = 15.9>
ST_38 : Operation 193 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i12, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 193 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 194 [2/2] (5.43ns)   --->   "%tmp_59 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 194 'fcmp' 'tmp_59' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 18> <Delay = 8.73>
ST_39 : Operation 195 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 195 'getelementptr' 'dense_2_out_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 196 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 197 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 198 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 199 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_58, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 199 'icmp' 'icmp_ln19_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 200 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 200 'icmp' 'icmp_ln19_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 201 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 202 [1/2] (5.43ns)   --->   "%tmp_59 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 202 'fcmp' 'tmp_59' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_59" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 203 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 204 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 204 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 205 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 205 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_39 : Operation 206 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str26, i32 %tmp_8_i) nounwind" [cnn/dense_2.cpp:22->cnn/cnn.cpp:63]   --->   Operation 206 'specregionend' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (0.00ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 13> <Delay = 0.00>
ST_40 : Operation 208 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 208 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 209 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 209 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000]
conv_1_input         (alloca           ) [ 00111100000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
ix_in_0              (phi              ) [ 00111000000000000000000000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000000000000000000]
icmp_ln23            (icmp             ) [ 00111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                    (add              ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000000000000000000]
ix_in                (add              ) [ 01111000000000000000000000000000000000000]
tmp_72               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000000000000000000]
tmp_73               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_2          (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln27             (sub              ) [ 00011000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
ix_in_1              (phi              ) [ 00010000000000000000000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000000000000000000]
icmp_ln25            (icmp             ) [ 00111000000000000000000000000000000000000]
empty_35             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j                    (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln27_1          (zext             ) [ 00000000000000000000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000000000000000000]
zext_ln27_3          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27             (add              ) [ 00001000000000000000000000000000000000000]
add_ln28             (add              ) [ 00111000000000000000000000000000000000000]
br_ln0               (br               ) [ 01111000000000000000000000000000000000000]
cnn_input_load       (load             ) [ 00000000000000000000000000000000000000000]
sext_ln27            (sext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111100000000000000]
i_0_i                (phi              ) [ 00000000000000100000000000000000000000000]
icmp_ln9             (icmp             ) [ 00000000000000111111111111100000000000000]
empty_36             (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_1                  (add              ) [ 00000000000001111111111111100000000000000]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_10_i             (specregionbegin  ) [ 00000000000000011111111111100000000000000]
zext_ln14            (zext             ) [ 00000000000000011111111111100000000000000]
zext_ln13            (zext             ) [ 00000000000000011111110000000000000000000]
br_ln13              (br               ) [ 00000000000000111111111111100000000000000]
br_ln9               (br               ) [ 00000000000000111111111111111111111111110]
sum_0_i              (phi              ) [ 00000000000000011111111111000000000000000]
j_0_i                (phi              ) [ 00000000000000010000000000000000000000000]
phi_mul              (phi              ) [ 00000000000000010000000000000000000000000]
icmp_ln13            (icmp             ) [ 00000000000000111111111111100000000000000]
empty_37             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_1                  (add              ) [ 00000000000000111111111111100000000000000]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_5          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln14_5           (add              ) [ 00000000000000111111111111100000000000000]
add_ln14             (add              ) [ 00000000000000000000000000000000000000000]
zext_ln14_9          (zext             ) [ 00000000000000000000000000000000000000000]
dense_1_weights_addr (getelementptr    ) [ 00000000000000001000000000000000000000000]
flat_array_addr      (getelementptr    ) [ 00000000000000001000000000000000000000000]
dense_1_bias_addr    (getelementptr    ) [ 00000000000000000000001000000000000000000]
flat_array_load      (load             ) [ 00000000000000000100000000000000000000000]
dense_1_weights_load (load             ) [ 00000000000000000100000000000000000000000]
tmp_i                (fmul             ) [ 00000000000000000011110000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
sum                  (fadd             ) [ 00000000000000111111111111100000000000000]
br_ln13              (br               ) [ 00000000000000111111111111100000000000000]
dense_1_bias_load    (load             ) [ 00000000000000000000000111000000000000000]
tmp_i_38             (fadd             ) [ 00000000000000000000000000100000000000000]
dense_1_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19         (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_1          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19              (or               ) [ 00000000000000000000000000000000000000000]
tmp_s                (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19             (and              ) [ 00000000000000000000000000000000000000000]
select_ln19          (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
empty_39             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111100000000000000]
i_0_i9               (phi              ) [ 00000000000000000000000000010000000000000]
icmp_ln9_1           (icmp             ) [ 00000000000000000000000000011111111111110]
empty_40             (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_2                  (add              ) [ 00000000000000100000000000011111111111110]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_8_i              (specregionbegin  ) [ 00000000000000000000000000001111111111110]
zext_ln14_4          (zext             ) [ 00000000000000000000000000001111111111110]
zext_ln13_1          (zext             ) [ 00000000000000000000000000001111111000000]
br_ln13              (br               ) [ 00000000000000000000000000011111111111110]
sum_0_i12            (phi              ) [ 00000000000000000000000000001111111111100]
j_0_i13              (phi              ) [ 00000000000000000000000000001000000000000]
icmp_ln13_1          (icmp             ) [ 00000000000000000000000000011111111111110]
empty_41             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_2                  (add              ) [ 00000000000000000000000000011111111111110]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_6          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_74               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_10         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_75               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_11         (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln14             (sub              ) [ 00000000000000000000000000000000000000000]
add_ln14_4           (add              ) [ 00000000000000000000000000000000000000000]
sext_ln14            (sext             ) [ 00000000000000000000000000000000000000000]
dense_2_weights_addr (getelementptr    ) [ 00000000000000000000000000000100000000000]
dense_1_out_addr_1   (getelementptr    ) [ 00000000000000000000000000000100000000000]
dense_2_bias_addr    (getelementptr    ) [ 00000000000000000000000000000000000100000]
dense_1_out_load     (load             ) [ 00000000000000000000000000000010000000000]
dense_2_weights_load (load             ) [ 00000000000000000000000000000010000000000]
tmp_7_i              (fmul             ) [ 00000000000000000000000000000001111000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
sum_1                (fadd             ) [ 00000000000000000000000000011111111111110]
br_ln13              (br               ) [ 00000000000000000000000000011111111111110]
dense_2_bias_load    (load             ) [ 00000000000000000000000000000000000011100]
tmp_i1               (fadd             ) [ 00000000000000000000000000000000000000010]
dense_2_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19_1       (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_58               (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19_1         (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19_2          (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_3          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19_1            (or               ) [ 00000000000000000000000000000000000000000]
tmp_59               (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19_1           (and              ) [ 00000000000000000000000000000000000000000]
select_ln19_1        (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
empty_42             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000000100000000000011111111111110]
call_ln66            (call             ) [ 00000000000000000000000000000000000000000]
ret_ln67             (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_1_out_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_pool_1_out_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_pool_1_out_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_pool_1_out_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_pool_1_out_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="max_pool_1_out_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_2_weights_0_0_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_2_weights_0_0_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_2_weights_0_0_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_2_weights_0_0_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_2_weights_0_0_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_2_weights_0_0_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_2_weights_0_1_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_2_weights_0_1_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_2_weights_0_1_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_2_weights_0_1_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_2_weights_0_1_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_2_weights_0_1_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_2_weights_0_2_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_2_weights_0_2_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_2_weights_0_2_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_2_weights_0_2_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_2_weights_0_2_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_2_weights_0_2_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_2_weights_1_0_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_2_weights_1_0_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_2_weights_1_0_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_2_weights_1_0_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_2_weights_1_0_4">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_2_weights_1_0_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_2_weights_1_1_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_2_weights_1_1_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_2_weights_1_1_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_2_weights_1_1_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_2_weights_1_1_4">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_2_weights_1_1_5">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_2_weights_1_2_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_2_weights_1_2_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_2_weights_1_2_2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv_2_weights_1_2_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv_2_weights_1_2_4">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv_2_weights_1_2_5">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv_2_weights_2_0_0">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv_2_weights_2_0_1">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv_2_weights_2_0_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv_2_weights_2_0_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv_2_weights_2_0_4">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv_2_weights_2_0_5">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv_2_weights_2_1_0">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv_2_weights_2_1_1">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv_2_weights_2_1_2">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv_2_weights_2_1_3">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv_2_weights_2_1_4">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv_2_weights_2_1_5">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="conv_2_weights_2_2_0">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="conv_2_weights_2_2_1">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="conv_2_weights_2_2_2">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="conv_2_weights_2_2_3">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="conv_2_weights_2_2_4">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="conv_2_weights_2_2_5">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="conv_2_bias">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="conv_2_out_0">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="conv_2_out_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="conv_2_out_2">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="conv_2_out_3">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="conv_2_out_4">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="max_pool_2_out_0">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="max_pool_2_out_1">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="max_pool_2_out_2_0">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="flat_array">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="dense_1_weights">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="dense_1_bias">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="dense_1_out">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="dense_2_weights">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="dense_2_bias">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="dense_2_out">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="dense_out_weights">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="dense_out_bias">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="278" class="1004" name="conv_1_input_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="cnn_input_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="10" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="conv_1_input_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="11" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_addr/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln27_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="dense_1_weights_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="15" slack="0"/>
<pin id="312" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_addr/15 "/>
</bind>
</comp>

<comp id="315" class="1004" name="flat_array_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/15 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/15 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="15" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_load/15 "/>
</bind>
</comp>

<comp id="334" class="1004" name="dense_1_bias_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="1"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_addr/15 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_load/15 "/>
</bind>
</comp>

<comp id="347" class="1004" name="dense_1_out_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="6" slack="6"/>
<pin id="351" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/26 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17/26 dense_1_out_load/28 "/>
</bind>
</comp>

<comp id="360" class="1004" name="dense_2_weights_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="12" slack="0"/>
<pin id="364" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/28 "/>
</bind>
</comp>

<comp id="367" class="1004" name="dense_1_out_addr_1_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr_1/28 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/28 "/>
</bind>
</comp>

<comp id="381" class="1004" name="dense_2_bias_addr_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="5" slack="1"/>
<pin id="385" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/28 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/28 "/>
</bind>
</comp>

<comp id="394" class="1004" name="dense_2_out_addr_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="6"/>
<pin id="398" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/39 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln17_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/39 "/>
</bind>
</comp>

<comp id="407" class="1005" name="ix_in_0_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="1"/>
<pin id="409" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="ix_in_0_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="10" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="i_0_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="i_0_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="5" slack="0"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="430" class="1005" name="ix_in_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="432" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="ix_in_1_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="1"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="10" slack="0"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="440" class="1005" name="j_0_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="1"/>
<pin id="442" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="j_0_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="451" class="1005" name="i_0_i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="1"/>
<pin id="453" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_0_i_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="6" slack="0"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/14 "/>
</bind>
</comp>

<comp id="462" class="1005" name="sum_0_i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="sum_0_i_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="32" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/15 "/>
</bind>
</comp>

<comp id="474" class="1005" name="j_0_i_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="1"/>
<pin id="476" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="j_0_i_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="9" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/15 "/>
</bind>
</comp>

<comp id="485" class="1005" name="phi_mul_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="15" slack="1"/>
<pin id="487" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="phi_mul_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="15" slack="0"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/15 "/>
</bind>
</comp>

<comp id="496" class="1005" name="i_0_i9_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="1"/>
<pin id="498" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i9 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="i_0_i9_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="1" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i9/27 "/>
</bind>
</comp>

<comp id="507" class="1005" name="sum_0_i12_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i12 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="sum_0_i12_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="32" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i12/28 "/>
</bind>
</comp>

<comp id="519" class="1005" name="j_0_i13_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="1"/>
<pin id="521" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i13 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="j_0_i13_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i13/28 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_conv_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="0" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="32" slack="0"/>
<pin id="534" dir="0" index="3" bw="32" slack="0"/>
<pin id="535" dir="0" index="4" bw="32" slack="0"/>
<pin id="536" dir="0" index="5" bw="32" slack="0"/>
<pin id="537" dir="0" index="6" bw="32" slack="0"/>
<pin id="538" dir="0" index="7" bw="32" slack="0"/>
<pin id="539" dir="0" index="8" bw="32" slack="0"/>
<pin id="540" dir="0" index="9" bw="32" slack="0"/>
<pin id="541" dir="0" index="10" bw="32" slack="0"/>
<pin id="542" dir="0" index="11" bw="32" slack="0"/>
<pin id="543" dir="0" index="12" bw="32" slack="0"/>
<pin id="544" dir="0" index="13" bw="32" slack="0"/>
<pin id="545" dir="0" index="14" bw="32" slack="0"/>
<pin id="546" dir="0" index="15" bw="32" slack="0"/>
<pin id="547" dir="0" index="16" bw="32" slack="0"/>
<pin id="548" dir="0" index="17" bw="32" slack="0"/>
<pin id="549" dir="0" index="18" bw="32" slack="0"/>
<pin id="550" dir="0" index="19" bw="32" slack="0"/>
<pin id="551" dir="0" index="20" bw="32" slack="0"/>
<pin id="552" dir="0" index="21" bw="32" slack="0"/>
<pin id="553" dir="0" index="22" bw="32" slack="0"/>
<pin id="554" dir="0" index="23" bw="32" slack="0"/>
<pin id="555" dir="0" index="24" bw="32" slack="0"/>
<pin id="556" dir="0" index="25" bw="32" slack="0"/>
<pin id="557" dir="0" index="26" bw="32" slack="0"/>
<pin id="558" dir="0" index="27" bw="32" slack="0"/>
<pin id="559" dir="0" index="28" bw="32" slack="0"/>
<pin id="560" dir="0" index="29" bw="32" slack="0"/>
<pin id="561" dir="0" index="30" bw="32" slack="0"/>
<pin id="562" dir="0" index="31" bw="32" slack="0"/>
<pin id="563" dir="0" index="32" bw="32" slack="0"/>
<pin id="564" dir="0" index="33" bw="32" slack="0"/>
<pin id="565" dir="0" index="34" bw="32" slack="0"/>
<pin id="566" dir="0" index="35" bw="32" slack="0"/>
<pin id="567" dir="0" index="36" bw="32" slack="0"/>
<pin id="568" dir="0" index="37" bw="32" slack="0"/>
<pin id="569" dir="0" index="38" bw="32" slack="0"/>
<pin id="570" dir="0" index="39" bw="32" slack="0"/>
<pin id="571" dir="0" index="40" bw="32" slack="0"/>
<pin id="572" dir="0" index="41" bw="32" slack="0"/>
<pin id="573" dir="0" index="42" bw="32" slack="0"/>
<pin id="574" dir="0" index="43" bw="32" slack="0"/>
<pin id="575" dir="0" index="44" bw="32" slack="0"/>
<pin id="576" dir="0" index="45" bw="32" slack="0"/>
<pin id="577" dir="0" index="46" bw="32" slack="0"/>
<pin id="578" dir="0" index="47" bw="32" slack="0"/>
<pin id="579" dir="0" index="48" bw="32" slack="0"/>
<pin id="580" dir="0" index="49" bw="32" slack="0"/>
<pin id="581" dir="0" index="50" bw="32" slack="0"/>
<pin id="582" dir="0" index="51" bw="32" slack="0"/>
<pin id="583" dir="0" index="52" bw="32" slack="0"/>
<pin id="584" dir="0" index="53" bw="32" slack="0"/>
<pin id="585" dir="0" index="54" bw="32" slack="0"/>
<pin id="586" dir="0" index="55" bw="32" slack="0"/>
<pin id="587" dir="0" index="56" bw="32" slack="0"/>
<pin id="588" dir="0" index="57" bw="32" slack="0"/>
<pin id="589" dir="0" index="58" bw="32" slack="0"/>
<pin id="590" dir="0" index="59" bw="32" slack="0"/>
<pin id="591" dir="0" index="60" bw="32" slack="0"/>
<pin id="592" dir="0" index="61" bw="32" slack="0"/>
<pin id="593" dir="0" index="62" bw="32" slack="0"/>
<pin id="594" dir="0" index="63" bw="32" slack="0"/>
<pin id="595" dir="0" index="64" bw="32" slack="0"/>
<pin id="596" dir="0" index="65" bw="32" slack="0"/>
<pin id="597" dir="0" index="66" bw="32" slack="0"/>
<pin id="598" dir="1" index="67" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_max_pool_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="0" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="32" slack="0"/>
<pin id="670" dir="0" index="3" bw="32" slack="0"/>
<pin id="671" dir="0" index="4" bw="32" slack="0"/>
<pin id="672" dir="0" index="5" bw="32" slack="0"/>
<pin id="673" dir="0" index="6" bw="32" slack="0"/>
<pin id="674" dir="0" index="7" bw="32" slack="0"/>
<pin id="675" dir="0" index="8" bw="32" slack="0"/>
<pin id="676" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_dense_out_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="0" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="32" slack="0"/>
<pin id="690" dir="0" index="3" bw="32" slack="0"/>
<pin id="691" dir="0" index="4" bw="32" slack="0"/>
<pin id="692" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/27 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_conv_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="0" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="701" dir="0" index="2" bw="32" slack="0"/>
<pin id="702" dir="0" index="3" bw="32" slack="0"/>
<pin id="703" dir="0" index="4" bw="32" slack="0"/>
<pin id="704" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_max_pool_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="0" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="0" index="2" bw="32" slack="0"/>
<pin id="713" dir="0" index="3" bw="32" slack="0"/>
<pin id="714" dir="0" index="4" bw="32" slack="0"/>
<pin id="715" dir="0" index="5" bw="32" slack="0"/>
<pin id="716" dir="0" index="6" bw="32" slack="0"/>
<pin id="717" dir="0" index="7" bw="32" slack="0"/>
<pin id="718" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="grp_flat_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="0" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="0" index="2" bw="32" slack="0"/>
<pin id="731" dir="0" index="3" bw="32" slack="0"/>
<pin id="732" dir="0" index="4" bw="32" slack="0"/>
<pin id="733" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/12 "/>
</bind>
</comp>

<comp id="739" class="1004" name="grp_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/18 tmp_i_38/22 sum_1/31 tmp_i1/35 "/>
</bind>
</comp>

<comp id="747" class="1004" name="grp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/16 tmp_7_i/29 "/>
</bind>
</comp>

<comp id="755" class="1004" name="grp_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/25 tmp_59/38 "/>
</bind>
</comp>

<comp id="761" class="1005" name="reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_7_i "/>
</bind>
</comp>

<comp id="766" class="1005" name="reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_38 tmp_i1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="icmp_ln23_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="0" index="1" bw="5" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="i_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="ix_in_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="10" slack="0"/>
<pin id="791" dir="0" index="1" bw="6" slack="0"/>
<pin id="792" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_72_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="0"/>
<pin id="797" dir="0" index="1" bw="5" slack="0"/>
<pin id="798" dir="0" index="2" bw="1" slack="0"/>
<pin id="799" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln27_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="10" slack="0"/>
<pin id="805" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_73_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="7" slack="0"/>
<pin id="809" dir="0" index="1" bw="5" slack="0"/>
<pin id="810" dir="0" index="2" bw="1" slack="0"/>
<pin id="811" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73/2 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln27_2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="7" slack="0"/>
<pin id="817" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="sub_ln27_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="10" slack="0"/>
<pin id="821" dir="0" index="1" bw="7" slack="0"/>
<pin id="822" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="icmp_ln25_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="0"/>
<pin id="827" dir="0" index="1" bw="5" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="j_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln27_1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="10" slack="0"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/3 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln27_3_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="0"/>
<pin id="844" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln27_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="11" slack="1"/>
<pin id="848" dir="0" index="1" bw="5" slack="0"/>
<pin id="849" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln28_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln27_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="11" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="icmp_ln9_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="6" slack="0"/>
<pin id="863" dir="0" index="1" bw="6" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/14 "/>
</bind>
</comp>

<comp id="867" class="1004" name="i_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="6" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln14_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="6" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/14 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln13_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="6" slack="0"/>
<pin id="879" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/14 "/>
</bind>
</comp>

<comp id="881" class="1004" name="icmp_ln13_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="9" slack="0"/>
<pin id="883" dir="0" index="1" bw="9" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/15 "/>
</bind>
</comp>

<comp id="887" class="1004" name="j_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="9" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/15 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln14_5_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="9" slack="0"/>
<pin id="895" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/15 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln14_5_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="15" slack="0"/>
<pin id="900" dir="0" index="1" bw="7" slack="0"/>
<pin id="901" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_5/15 "/>
</bind>
</comp>

<comp id="904" class="1004" name="add_ln14_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="6" slack="1"/>
<pin id="906" dir="0" index="1" bw="15" slack="0"/>
<pin id="907" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/15 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln14_9_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="15" slack="0"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/15 "/>
</bind>
</comp>

<comp id="914" class="1004" name="bitcast_ln19_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/26 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="32" slack="0"/>
<pin id="921" dir="0" index="2" bw="6" slack="0"/>
<pin id="922" dir="0" index="3" bw="6" slack="0"/>
<pin id="923" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="928" class="1004" name="trunc_ln19_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="0"/>
<pin id="930" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/26 "/>
</bind>
</comp>

<comp id="932" class="1004" name="icmp_ln19_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/26 "/>
</bind>
</comp>

<comp id="938" class="1004" name="icmp_ln19_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="23" slack="0"/>
<pin id="940" dir="0" index="1" bw="23" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/26 "/>
</bind>
</comp>

<comp id="944" class="1004" name="or_ln19_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/26 "/>
</bind>
</comp>

<comp id="950" class="1004" name="and_ln19_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/26 "/>
</bind>
</comp>

<comp id="956" class="1004" name="select_ln19_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="0" index="2" bw="32" slack="1"/>
<pin id="960" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/26 "/>
</bind>
</comp>

<comp id="965" class="1004" name="icmp_ln9_1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="0"/>
<pin id="967" dir="0" index="1" bw="5" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/27 "/>
</bind>
</comp>

<comp id="971" class="1004" name="i_2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/27 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln14_4_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="5" slack="0"/>
<pin id="979" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/27 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln13_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="5" slack="0"/>
<pin id="983" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/27 "/>
</bind>
</comp>

<comp id="985" class="1004" name="icmp_ln13_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="6" slack="0"/>
<pin id="987" dir="0" index="1" bw="6" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/28 "/>
</bind>
</comp>

<comp id="991" class="1004" name="j_2_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="6" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/28 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln14_6_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="6" slack="0"/>
<pin id="999" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/28 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_74_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="11" slack="0"/>
<pin id="1004" dir="0" index="1" bw="6" slack="0"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/28 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln14_10_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="11" slack="0"/>
<pin id="1012" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_10/28 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_75_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="7" slack="0"/>
<pin id="1016" dir="0" index="1" bw="6" slack="0"/>
<pin id="1017" dir="0" index="2" bw="1" slack="0"/>
<pin id="1018" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/28 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="zext_ln14_11_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="7" slack="0"/>
<pin id="1024" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_11/28 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="sub_ln14_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="11" slack="0"/>
<pin id="1028" dir="0" index="1" bw="7" slack="0"/>
<pin id="1029" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/28 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="add_ln14_4_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="12" slack="0"/>
<pin id="1034" dir="0" index="1" bw="5" slack="1"/>
<pin id="1035" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/28 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="sext_ln14_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="12" slack="0"/>
<pin id="1039" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/28 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="bitcast_ln19_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/39 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_58_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="0"/>
<pin id="1048" dir="0" index="1" bw="32" slack="0"/>
<pin id="1049" dir="0" index="2" bw="6" slack="0"/>
<pin id="1050" dir="0" index="3" bw="6" slack="0"/>
<pin id="1051" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/39 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="trunc_ln19_1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="0"/>
<pin id="1058" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/39 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="icmp_ln19_2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="0"/>
<pin id="1062" dir="0" index="1" bw="8" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/39 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="icmp_ln19_3_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="23" slack="0"/>
<pin id="1068" dir="0" index="1" bw="23" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/39 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="or_ln19_1_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/39 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="and_ln19_1_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/39 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="select_ln19_1_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="32" slack="0"/>
<pin id="1087" dir="0" index="2" bw="32" slack="1"/>
<pin id="1088" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/39 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="i_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="5" slack="0"/>
<pin id="1098" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1101" class="1005" name="ix_in_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="0"/>
<pin id="1103" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1106" class="1005" name="sub_ln27_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="11" slack="1"/>
<pin id="1108" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln27 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="j_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="5" slack="0"/>
<pin id="1116" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1119" class="1005" name="cnn_input_addr_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="10" slack="1"/>
<pin id="1121" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1124" class="1005" name="add_ln27_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="11" slack="1"/>
<pin id="1126" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="add_ln28_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="10" slack="0"/>
<pin id="1131" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="i_1_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="6" slack="0"/>
<pin id="1139" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="zext_ln14_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="1"/>
<pin id="1144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="zext_ln13_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="15" slack="1"/>
<pin id="1150" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="j_1_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="9" slack="0"/>
<pin id="1158" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="add_ln14_5_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="15" slack="0"/>
<pin id="1163" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14_5 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="dense_1_weights_addr_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="15" slack="1"/>
<pin id="1168" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_addr "/>
</bind>
</comp>

<comp id="1171" class="1005" name="flat_array_addr_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="9" slack="1"/>
<pin id="1173" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="1176" class="1005" name="dense_1_bias_addr_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="6" slack="1"/>
<pin id="1178" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_addr "/>
</bind>
</comp>

<comp id="1181" class="1005" name="flat_array_load_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="1"/>
<pin id="1183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="1186" class="1005" name="dense_1_weights_load_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_load "/>
</bind>
</comp>

<comp id="1191" class="1005" name="dense_1_bias_load_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="1"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_load "/>
</bind>
</comp>

<comp id="1199" class="1005" name="i_2_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="5" slack="0"/>
<pin id="1201" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="zext_ln14_4_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="64" slack="1"/>
<pin id="1206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_4 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="zext_ln13_1_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="12" slack="1"/>
<pin id="1212" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="j_2_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="6" slack="0"/>
<pin id="1220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="dense_2_weights_addr_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="11" slack="1"/>
<pin id="1225" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="1228" class="1005" name="dense_1_out_addr_1_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="6" slack="1"/>
<pin id="1230" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="dense_2_bias_addr_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="5" slack="1"/>
<pin id="1235" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="1238" class="1005" name="dense_1_out_load_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="1"/>
<pin id="1240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="1243" class="1005" name="dense_2_weights_load_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="1"/>
<pin id="1245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="1248" class="1005" name="dense_2_bias_load_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="1"/>
<pin id="1250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="281"><net_src comp="172" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="208" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="208" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="289" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="150" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="208" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="148" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="208" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="308" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="152" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="208" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="154" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="208" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="347" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="156" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="208" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="154" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="208" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="367" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="380"><net_src comp="360" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="158" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="208" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="381" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="160" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="208" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="186" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="411" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="422"><net_src comp="188" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="439"><net_src comp="407" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="188" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="220" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="234" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="466" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="477"><net_src comp="236" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="238" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="188" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="234" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="511" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="522"><net_src comp="220" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="599"><net_src comp="214" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="600"><net_src comp="132" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="601"><net_src comp="134" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="602"><net_src comp="136" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="603"><net_src comp="138" pin="0"/><net_sink comp="530" pin=4"/></net>

<net id="604"><net_src comp="140" pin="0"/><net_sink comp="530" pin=5"/></net>

<net id="605"><net_src comp="22" pin="0"/><net_sink comp="530" pin=6"/></net>

<net id="606"><net_src comp="10" pin="0"/><net_sink comp="530" pin=7"/></net>

<net id="607"><net_src comp="24" pin="0"/><net_sink comp="530" pin=8"/></net>

<net id="608"><net_src comp="12" pin="0"/><net_sink comp="530" pin=9"/></net>

<net id="609"><net_src comp="26" pin="0"/><net_sink comp="530" pin=10"/></net>

<net id="610"><net_src comp="14" pin="0"/><net_sink comp="530" pin=11"/></net>

<net id="611"><net_src comp="28" pin="0"/><net_sink comp="530" pin=12"/></net>

<net id="612"><net_src comp="16" pin="0"/><net_sink comp="530" pin=13"/></net>

<net id="613"><net_src comp="30" pin="0"/><net_sink comp="530" pin=14"/></net>

<net id="614"><net_src comp="18" pin="0"/><net_sink comp="530" pin=15"/></net>

<net id="615"><net_src comp="32" pin="0"/><net_sink comp="530" pin=16"/></net>

<net id="616"><net_src comp="20" pin="0"/><net_sink comp="530" pin=17"/></net>

<net id="617"><net_src comp="34" pin="0"/><net_sink comp="530" pin=18"/></net>

<net id="618"><net_src comp="36" pin="0"/><net_sink comp="530" pin=19"/></net>

<net id="619"><net_src comp="38" pin="0"/><net_sink comp="530" pin=20"/></net>

<net id="620"><net_src comp="40" pin="0"/><net_sink comp="530" pin=21"/></net>

<net id="621"><net_src comp="42" pin="0"/><net_sink comp="530" pin=22"/></net>

<net id="622"><net_src comp="44" pin="0"/><net_sink comp="530" pin=23"/></net>

<net id="623"><net_src comp="46" pin="0"/><net_sink comp="530" pin=24"/></net>

<net id="624"><net_src comp="48" pin="0"/><net_sink comp="530" pin=25"/></net>

<net id="625"><net_src comp="50" pin="0"/><net_sink comp="530" pin=26"/></net>

<net id="626"><net_src comp="52" pin="0"/><net_sink comp="530" pin=27"/></net>

<net id="627"><net_src comp="54" pin="0"/><net_sink comp="530" pin=28"/></net>

<net id="628"><net_src comp="56" pin="0"/><net_sink comp="530" pin=29"/></net>

<net id="629"><net_src comp="58" pin="0"/><net_sink comp="530" pin=30"/></net>

<net id="630"><net_src comp="60" pin="0"/><net_sink comp="530" pin=31"/></net>

<net id="631"><net_src comp="62" pin="0"/><net_sink comp="530" pin=32"/></net>

<net id="632"><net_src comp="64" pin="0"/><net_sink comp="530" pin=33"/></net>

<net id="633"><net_src comp="66" pin="0"/><net_sink comp="530" pin=34"/></net>

<net id="634"><net_src comp="68" pin="0"/><net_sink comp="530" pin=35"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="530" pin=36"/></net>

<net id="636"><net_src comp="72" pin="0"/><net_sink comp="530" pin=37"/></net>

<net id="637"><net_src comp="74" pin="0"/><net_sink comp="530" pin=38"/></net>

<net id="638"><net_src comp="76" pin="0"/><net_sink comp="530" pin=39"/></net>

<net id="639"><net_src comp="78" pin="0"/><net_sink comp="530" pin=40"/></net>

<net id="640"><net_src comp="80" pin="0"/><net_sink comp="530" pin=41"/></net>

<net id="641"><net_src comp="82" pin="0"/><net_sink comp="530" pin=42"/></net>

<net id="642"><net_src comp="84" pin="0"/><net_sink comp="530" pin=43"/></net>

<net id="643"><net_src comp="86" pin="0"/><net_sink comp="530" pin=44"/></net>

<net id="644"><net_src comp="88" pin="0"/><net_sink comp="530" pin=45"/></net>

<net id="645"><net_src comp="90" pin="0"/><net_sink comp="530" pin=46"/></net>

<net id="646"><net_src comp="92" pin="0"/><net_sink comp="530" pin=47"/></net>

<net id="647"><net_src comp="94" pin="0"/><net_sink comp="530" pin=48"/></net>

<net id="648"><net_src comp="96" pin="0"/><net_sink comp="530" pin=49"/></net>

<net id="649"><net_src comp="98" pin="0"/><net_sink comp="530" pin=50"/></net>

<net id="650"><net_src comp="100" pin="0"/><net_sink comp="530" pin=51"/></net>

<net id="651"><net_src comp="102" pin="0"/><net_sink comp="530" pin=52"/></net>

<net id="652"><net_src comp="104" pin="0"/><net_sink comp="530" pin=53"/></net>

<net id="653"><net_src comp="106" pin="0"/><net_sink comp="530" pin=54"/></net>

<net id="654"><net_src comp="108" pin="0"/><net_sink comp="530" pin=55"/></net>

<net id="655"><net_src comp="110" pin="0"/><net_sink comp="530" pin=56"/></net>

<net id="656"><net_src comp="112" pin="0"/><net_sink comp="530" pin=57"/></net>

<net id="657"><net_src comp="114" pin="0"/><net_sink comp="530" pin=58"/></net>

<net id="658"><net_src comp="116" pin="0"/><net_sink comp="530" pin=59"/></net>

<net id="659"><net_src comp="118" pin="0"/><net_sink comp="530" pin=60"/></net>

<net id="660"><net_src comp="120" pin="0"/><net_sink comp="530" pin=61"/></net>

<net id="661"><net_src comp="122" pin="0"/><net_sink comp="530" pin=62"/></net>

<net id="662"><net_src comp="124" pin="0"/><net_sink comp="530" pin=63"/></net>

<net id="663"><net_src comp="126" pin="0"/><net_sink comp="530" pin=64"/></net>

<net id="664"><net_src comp="128" pin="0"/><net_sink comp="530" pin=65"/></net>

<net id="665"><net_src comp="130" pin="0"/><net_sink comp="530" pin=66"/></net>

<net id="677"><net_src comp="216" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="678"><net_src comp="142" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="679"><net_src comp="144" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="680"><net_src comp="146" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="681"><net_src comp="132" pin="0"/><net_sink comp="666" pin=4"/></net>

<net id="682"><net_src comp="134" pin="0"/><net_sink comp="666" pin=5"/></net>

<net id="683"><net_src comp="136" pin="0"/><net_sink comp="666" pin=6"/></net>

<net id="684"><net_src comp="138" pin="0"/><net_sink comp="666" pin=7"/></net>

<net id="685"><net_src comp="140" pin="0"/><net_sink comp="666" pin=8"/></net>

<net id="693"><net_src comp="268" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="2" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="162" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="696"><net_src comp="160" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="697"><net_src comp="164" pin="0"/><net_sink comp="686" pin=4"/></net>

<net id="705"><net_src comp="206" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="4" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="6" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="708"><net_src comp="8" pin="0"/><net_sink comp="698" pin=4"/></net>

<net id="719"><net_src comp="212" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="720"><net_src comp="8" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="10" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="722"><net_src comp="12" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="723"><net_src comp="14" pin="0"/><net_sink comp="709" pin=4"/></net>

<net id="724"><net_src comp="16" pin="0"/><net_sink comp="709" pin=5"/></net>

<net id="725"><net_src comp="18" pin="0"/><net_sink comp="709" pin=6"/></net>

<net id="726"><net_src comp="20" pin="0"/><net_sink comp="709" pin=7"/></net>

<net id="734"><net_src comp="218" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="148" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="142" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="737"><net_src comp="144" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="738"><net_src comp="146" pin="0"/><net_sink comp="727" pin=4"/></net>

<net id="743"><net_src comp="462" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="341" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="507" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="388" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="751"><net_src comp="322" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="328" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="753"><net_src comp="354" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="375" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="759"><net_src comp="739" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="234" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="747" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="769"><net_src comp="739" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="775"><net_src comp="739" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="781"><net_src comp="423" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="190" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="423" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="196" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="411" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="198" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="800"><net_src comp="200" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="423" pin="4"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="188" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="795" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="202" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="423" pin="4"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="204" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="818"><net_src comp="807" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="803" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="815" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="444" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="190" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="444" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="196" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="433" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="845"><net_src comp="444" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="842" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="855"><net_src comp="433" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="210" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="865"><net_src comp="455" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="222" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="455" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="226" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="455" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="455" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="478" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="240" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="478" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="244" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="478" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="902"><net_src comp="489" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="246" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="489" pin="4"/><net_sink comp="904" pin=1"/></net>

<net id="912"><net_src comp="904" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="917"><net_src comp="772" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="250" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="914" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="926"><net_src comp="252" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="927"><net_src comp="254" pin="0"/><net_sink comp="918" pin=3"/></net>

<net id="931"><net_src comp="914" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="918" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="256" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="928" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="258" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="932" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="944" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="755" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="961"><net_src comp="950" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="234" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="772" pin="1"/><net_sink comp="956" pin=2"/></net>

<net id="964"><net_src comp="956" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="969"><net_src comp="500" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="262" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="500" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="196" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="500" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="500" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="523" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="222" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="523" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="226" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="523" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1007"><net_src comp="270" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="523" pin="4"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="188" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1013"><net_src comp="1002" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1019"><net_src comp="272" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="523" pin="4"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="274" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1025"><net_src comp="1014" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1030"><net_src comp="1010" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1022" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="1032" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1045"><net_src comp="772" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1052"><net_src comp="250" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1042" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1054"><net_src comp="252" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1055"><net_src comp="254" pin="0"/><net_sink comp="1046" pin=3"/></net>

<net id="1059"><net_src comp="1042" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1064"><net_src comp="1046" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="256" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="1056" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="258" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1060" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="1072" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="755" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1089"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="234" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1091"><net_src comp="772" pin="1"/><net_sink comp="1084" pin=2"/></net>

<net id="1092"><net_src comp="1084" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="1099"><net_src comp="783" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1104"><net_src comp="789" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1109"><net_src comp="819" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1117"><net_src comp="831" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1122"><net_src comp="282" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1127"><net_src comp="846" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1132"><net_src comp="851" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1140"><net_src comp="867" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1145"><net_src comp="873" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1151"><net_src comp="877" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1159"><net_src comp="887" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1164"><net_src comp="898" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1169"><net_src comp="308" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1174"><net_src comp="315" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1179"><net_src comp="334" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1184"><net_src comp="322" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1189"><net_src comp="328" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1194"><net_src comp="341" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1202"><net_src comp="971" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1207"><net_src comp="977" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="1213"><net_src comp="981" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1221"><net_src comp="991" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1226"><net_src comp="360" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1231"><net_src comp="367" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1236"><net_src comp="381" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1241"><net_src comp="354" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1246"><net_src comp="375" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1251"><net_src comp="388" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="739" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {27 40 }
	Port: conv_1_out | {2 5 }
	Port: max_pool_1_out_0 | {6 7 }
	Port: max_pool_1_out_1 | {6 7 }
	Port: max_pool_1_out_2 | {6 7 }
	Port: max_pool_1_out_3 | {6 7 }
	Port: max_pool_1_out_4 | {6 7 }
	Port: max_pool_1_out_5 | {6 7 }
	Port: conv_2_out_0 | {8 9 }
	Port: conv_2_out_1 | {8 9 }
	Port: conv_2_out_2 | {8 9 }
	Port: conv_2_out_3 | {8 9 }
	Port: conv_2_out_4 | {8 9 }
	Port: max_pool_2_out_0 | {10 11 }
	Port: max_pool_2_out_1 | {10 11 }
	Port: max_pool_2_out_2_0 | {10 11 }
	Port: flat_array | {12 13 }
	Port: dense_1_out | {26 }
	Port: dense_2_out | {39 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights | {2 5 }
	Port: cnn : conv_1_bias | {2 5 }
	Port: cnn : conv_1_out | {6 7 }
	Port: cnn : max_pool_1_out_0 | {8 9 }
	Port: cnn : max_pool_1_out_1 | {8 9 }
	Port: cnn : max_pool_1_out_2 | {8 9 }
	Port: cnn : max_pool_1_out_3 | {8 9 }
	Port: cnn : max_pool_1_out_4 | {8 9 }
	Port: cnn : max_pool_1_out_5 | {8 9 }
	Port: cnn : conv_2_weights_0_0_0 | {8 9 }
	Port: cnn : conv_2_weights_0_0_1 | {8 9 }
	Port: cnn : conv_2_weights_0_0_2 | {8 9 }
	Port: cnn : conv_2_weights_0_0_3 | {8 9 }
	Port: cnn : conv_2_weights_0_0_4 | {8 9 }
	Port: cnn : conv_2_weights_0_0_5 | {8 9 }
	Port: cnn : conv_2_weights_0_1_0 | {8 9 }
	Port: cnn : conv_2_weights_0_1_1 | {8 9 }
	Port: cnn : conv_2_weights_0_1_2 | {8 9 }
	Port: cnn : conv_2_weights_0_1_3 | {8 9 }
	Port: cnn : conv_2_weights_0_1_4 | {8 9 }
	Port: cnn : conv_2_weights_0_1_5 | {8 9 }
	Port: cnn : conv_2_weights_0_2_0 | {8 9 }
	Port: cnn : conv_2_weights_0_2_1 | {8 9 }
	Port: cnn : conv_2_weights_0_2_2 | {8 9 }
	Port: cnn : conv_2_weights_0_2_3 | {8 9 }
	Port: cnn : conv_2_weights_0_2_4 | {8 9 }
	Port: cnn : conv_2_weights_0_2_5 | {8 9 }
	Port: cnn : conv_2_weights_1_0_0 | {8 9 }
	Port: cnn : conv_2_weights_1_0_1 | {8 9 }
	Port: cnn : conv_2_weights_1_0_2 | {8 9 }
	Port: cnn : conv_2_weights_1_0_3 | {8 9 }
	Port: cnn : conv_2_weights_1_0_4 | {8 9 }
	Port: cnn : conv_2_weights_1_0_5 | {8 9 }
	Port: cnn : conv_2_weights_1_1_0 | {8 9 }
	Port: cnn : conv_2_weights_1_1_1 | {8 9 }
	Port: cnn : conv_2_weights_1_1_2 | {8 9 }
	Port: cnn : conv_2_weights_1_1_3 | {8 9 }
	Port: cnn : conv_2_weights_1_1_4 | {8 9 }
	Port: cnn : conv_2_weights_1_1_5 | {8 9 }
	Port: cnn : conv_2_weights_1_2_0 | {8 9 }
	Port: cnn : conv_2_weights_1_2_1 | {8 9 }
	Port: cnn : conv_2_weights_1_2_2 | {8 9 }
	Port: cnn : conv_2_weights_1_2_3 | {8 9 }
	Port: cnn : conv_2_weights_1_2_4 | {8 9 }
	Port: cnn : conv_2_weights_1_2_5 | {8 9 }
	Port: cnn : conv_2_weights_2_0_0 | {8 9 }
	Port: cnn : conv_2_weights_2_0_1 | {8 9 }
	Port: cnn : conv_2_weights_2_0_2 | {8 9 }
	Port: cnn : conv_2_weights_2_0_3 | {8 9 }
	Port: cnn : conv_2_weights_2_0_4 | {8 9 }
	Port: cnn : conv_2_weights_2_0_5 | {8 9 }
	Port: cnn : conv_2_weights_2_1_0 | {8 9 }
	Port: cnn : conv_2_weights_2_1_1 | {8 9 }
	Port: cnn : conv_2_weights_2_1_2 | {8 9 }
	Port: cnn : conv_2_weights_2_1_3 | {8 9 }
	Port: cnn : conv_2_weights_2_1_4 | {8 9 }
	Port: cnn : conv_2_weights_2_1_5 | {8 9 }
	Port: cnn : conv_2_weights_2_2_0 | {8 9 }
	Port: cnn : conv_2_weights_2_2_1 | {8 9 }
	Port: cnn : conv_2_weights_2_2_2 | {8 9 }
	Port: cnn : conv_2_weights_2_2_3 | {8 9 }
	Port: cnn : conv_2_weights_2_2_4 | {8 9 }
	Port: cnn : conv_2_weights_2_2_5 | {8 9 }
	Port: cnn : conv_2_bias | {8 9 }
	Port: cnn : conv_2_out_0 | {10 11 }
	Port: cnn : conv_2_out_1 | {10 11 }
	Port: cnn : conv_2_out_2 | {10 11 }
	Port: cnn : conv_2_out_3 | {10 11 }
	Port: cnn : conv_2_out_4 | {10 11 }
	Port: cnn : max_pool_2_out_0 | {12 13 }
	Port: cnn : max_pool_2_out_1 | {12 13 }
	Port: cnn : max_pool_2_out_2_0 | {12 13 }
	Port: cnn : flat_array | {15 16 }
	Port: cnn : dense_1_weights | {15 16 }
	Port: cnn : dense_1_bias | {15 22 }
	Port: cnn : dense_1_out | {28 29 }
	Port: cnn : dense_2_weights | {28 29 }
	Port: cnn : dense_2_bias | {28 35 }
	Port: cnn : dense_2_out | {27 40 }
	Port: cnn : dense_out_weights | {27 40 }
	Port: cnn : dense_out_bias | {27 40 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		tmp_72 : 1
		zext_ln27 : 2
		tmp_73 : 1
		zext_ln27_2 : 2
		sub_ln27 : 3
	State 3
		icmp_ln25 : 1
		j : 1
		br_ln25 : 2
		zext_ln27_1 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		zext_ln27_3 : 1
		add_ln27 : 2
		add_ln28 : 1
	State 4
		conv_1_input_addr : 1
		store_ln27 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		icmp_ln9 : 1
		i_1 : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
	State 15
		icmp_ln13 : 1
		j_1 : 1
		br_ln13 : 2
		zext_ln14_5 : 1
		add_ln14_5 : 1
		add_ln14 : 1
		zext_ln14_9 : 2
		dense_1_weights_addr : 3
		flat_array_addr : 2
		flat_array_load : 3
		dense_1_weights_load : 4
		dense_1_bias_load : 1
	State 16
		tmp_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_i_38 : 1
	State 23
	State 24
	State 25
		tmp_s : 1
	State 26
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 27
		icmp_ln9_1 : 1
		i_2 : 1
		br_ln9 : 2
		zext_ln14_4 : 1
		zext_ln13_1 : 1
	State 28
		icmp_ln13_1 : 1
		j_2 : 1
		br_ln13 : 2
		zext_ln14_6 : 1
		tmp_74 : 1
		zext_ln14_10 : 2
		tmp_75 : 1
		zext_ln14_11 : 2
		sub_ln14 : 3
		add_ln14_4 : 4
		sext_ln14 : 5
		dense_2_weights_addr : 6
		dense_1_out_addr_1 : 2
		dense_1_out_load : 3
		dense_2_weights_load : 7
		dense_2_bias_load : 1
	State 29
		tmp_7_i : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		tmp_i1 : 1
	State 36
	State 37
	State 38
		tmp_59 : 1
	State 39
		tmp_58 : 1
		trunc_ln19_1 : 1
		icmp_ln19_2 : 2
		icmp_ln19_3 : 2
		or_ln19_1 : 3
		and_ln19_1 : 3
		select_ln19_1 : 3
		store_ln17 : 4
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv_2_fu_530   |    0    |    55   | 216.079 |  10685  |  11375  |    0    |
|          | grp_max_pool_2_fu_666 |    0    |    0    | 60.4357 |   2006  |   4963  |    0    |
|   call   |  grp_dense_out_fu_686 |    0    |    14   | 17.8272 |   1763  |   3233  |    0    |
|          |   grp_conv_1_fu_698   |    0    |    5    | 21.2737 |   863   |   1421  |    0    |
|          | grp_max_pool_1_fu_709 |    0    |    0    |  10.614 |   285   |   616   |    0    |
|          |    grp_flat_fu_727    |    0    |    0    |  7.076  |   168   |   231   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_739      |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_747      |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_755      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_783       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_789     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        j_fu_831       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln27_fu_846    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    add_ln28_fu_851    |    0    |    0    |    0    |    0    |    14   |    0    |
|    add   |       i_1_fu_867      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       j_1_fu_887      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_5_fu_898   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |    add_ln14_fu_904    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       i_2_fu_971      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       j_2_fu_991      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_4_fu_1032  |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_777   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_825   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln9_fu_861    |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln13_fu_881   |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln19_fu_932   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_1_fu_938  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |   icmp_ln9_1_fu_965   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln13_1_fu_985  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_2_fu_1060  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_3_fu_1066  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  select  |   select_ln19_fu_956  |    0    |    0    |    0    |    0    |    32   |    0    |
|          | select_ln19_1_fu_1084 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln27_fu_819    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    sub_ln14_fu_1026   |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    or    |     or_ln19_fu_944    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln19_1_fu_1072   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln19_fu_950    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln19_1_fu_1078  |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_72_fu_795     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_73_fu_807     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_74_fu_1002    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_75_fu_1014    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln27_fu_803   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_815  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_1_fu_837  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_3_fu_842  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln14_fu_873   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln13_fu_877   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln14_5_fu_893  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_9_fu_909  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_4_fu_977  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln13_1_fu_981  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_6_fu_997  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_10_fu_1010 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_11_fu_1022 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln27_fu_857   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln14_fu_1037   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|partselect|       tmp_fu_918      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_58_fu_1046    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |   trunc_ln19_fu_928   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln19_1_fu_1056 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    79   | 333.306 |  16191  |  23210  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|     conv_1_bias    |    0   |   32   |    3   |    -   |
|    conv_1_input    |    2   |    0   |    0   |    0   |
|     conv_1_out     |    8   |    0   |    0   |    0   |
|   conv_1_weights   |    1   |    0   |    0   |    -   |
|     conv_2_bias    |    0   |   32   |    8   |    -   |
|    conv_2_out_0    |    2   |    0   |    0   |    0   |
|    conv_2_out_1    |    2   |    0   |    0   |    0   |
|    conv_2_out_2    |    2   |    0   |    0   |    0   |
|    conv_2_out_3    |    2   |    0   |    0   |    0   |
|    conv_2_out_4    |    2   |    0   |    0   |    0   |
|conv_2_weights_0_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_5|    0   |   32   |    8   |    -   |
|    dense_1_bias    |    1   |    0   |    0   |    -   |
|     dense_1_out    |    1   |    0   |    0   |    0   |
|   dense_1_weights  |   64   |    0   |    0   |    -   |
|    dense_2_bias    |    0   |   32   |   15   |    -   |
|     dense_2_out    |    0   |   64   |   15   |    0   |
|   dense_2_weights  |    4   |    0   |    0   |    -   |
|   dense_out_bias   |    0   |   32   |    5   |    -   |
|  dense_out_weights |    1   |    0   |    0   |    -   |
|     flat_array     |    1   |    0   |    0   |    0   |
|  max_pool_1_out_0  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_1  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_2  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_3  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_4  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_5  |    2   |    0   |    0   |    0   |
|  max_pool_2_out_0  |    2   |    0   |    0   |    0   |
|  max_pool_2_out_1  |    2   |    0   |    0   |    0   |
| max_pool_2_out_2_0 |    1   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   110  |  1920  |   478  |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln14_5_reg_1161     |   15   |
|      add_ln27_reg_1124      |   11   |
|      add_ln28_reg_1129      |   10   |
|   cnn_input_addr_reg_1119   |   10   |
|  dense_1_bias_addr_reg_1176 |    6   |
|  dense_1_bias_load_reg_1191 |   32   |
| dense_1_out_addr_1_reg_1228 |    6   |
|  dense_1_out_load_reg_1238  |   32   |
|dense_1_weights_addr_reg_1166|   15   |
|dense_1_weights_load_reg_1186|   32   |
|  dense_2_bias_addr_reg_1233 |    5   |
|  dense_2_bias_load_reg_1248 |   32   |
|dense_2_weights_addr_reg_1223|   11   |
|dense_2_weights_load_reg_1243|   32   |
|   flat_array_addr_reg_1171  |    9   |
|   flat_array_load_reg_1181  |   32   |
|        i_0_i9_reg_496       |    5   |
|        i_0_i_reg_451        |    6   |
|         i_0_reg_419         |    5   |
|         i_1_reg_1137        |    6   |
|         i_2_reg_1199        |    5   |
|          i_reg_1096         |    5   |
|       ix_in_0_reg_407       |   10   |
|       ix_in_1_reg_430       |   10   |
|        ix_in_reg_1101       |   10   |
|       j_0_i13_reg_519       |    6   |
|        j_0_i_reg_474        |    9   |
|         j_0_reg_440         |    5   |
|         j_1_reg_1156        |    9   |
|         j_2_reg_1218        |    6   |
|          j_reg_1114         |    5   |
|       phi_mul_reg_485       |   15   |
|           reg_761           |   32   |
|           reg_766           |   32   |
|           reg_772           |   32   |
|      sub_ln27_reg_1106      |   11   |
|      sum_0_i12_reg_507      |   32   |
|       sum_0_i_reg_462       |   32   |
|     zext_ln13_1_reg_1210    |   12   |
|      zext_ln13_reg_1148     |   15   |
|     zext_ln14_4_reg_1204    |   64   |
|      zext_ln14_reg_1142     |   64   |
+-----------------------------+--------+
|            Total            |   733  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_289 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_322 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_328 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_341 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_354 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_375 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_388 |  p0  |   2  |   5  |   10   ||    9    |
|  ix_in_0_reg_407  |  p0  |   2  |  10  |   20   ||    9    |
|  sum_0_i_reg_462  |  p0  |   2  |  32  |   64   ||    9    |
| sum_0_i12_reg_507 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_739    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_739    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_747    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_747    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_755    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   822  ||  26.901 ||   183   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   79   |   333  |  16191 |  23210 |    0   |
|   Memory  |   110  |    -   |    -   |  1920  |   478  |    0   |
|Multiplexer|    -   |    -   |   26   |    -   |   183  |    -   |
|  Register |    -   |    -   |    -   |   733  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   110  |   79   |   360  |  18844 |  23871 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
