$date
	Tue Sep 17 09:05:33 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4x2_tb $end
$var wire 1 ! t_out $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$var reg 1 $ t_c $end
$var reg 1 % t_d $end
$var reg 1 & t_s0 $end
$var reg 1 ' t_s1 $end
$scope module my_mux4 $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 * i2 $end
$var wire 1 + i3 $end
$var wire 1 ! out $end
$var wire 1 , s0 $end
$var wire 1 - s1 $end
$var wire 1 . t0 $end
$var wire 1 / t1 $end
$scope module _i0 $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 - j $end
$var wire 1 . o $end
$upscope $end
$scope module _i1 $end
$var wire 1 * i0 $end
$var wire 1 + i1 $end
$var wire 1 - j $end
$var wire 1 / o $end
$upscope $end
$scope module _i2 $end
$var wire 1 . i0 $end
$var wire 1 / i1 $end
$var wire 1 , j $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0!
0/
0.
0'
0-
0&
0,
0%
0+
0$
0*
0#
0)
0"
0(
#10
1!
1.
1"
1(
#15
0!
0.
1'
1-
0"
0(
#20
1!
1.
1#
1)
#25
0!
0.
0'
0-
1&
1,
0#
0)
#30
1!
1/
1$
1*
#35
0!
0/
1'
1-
0$
0*
#40
1!
1/
1%
1+
