

================================================================
== Vitis HLS Report for 'cnn_Pipeline_2'
================================================================
* Date:           Tue Jan 28 19:05:37 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.014 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       33|       33|         1|          1|          1|    34|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     88|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     63|    -|
|Register         |        -|   -|     26|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     26|    151|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln69_1_fu_620_p2   |         +|   0|  0|  14|           6|           1|
    |add_ln69_2_fu_578_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln69_4_fu_626_p2   |         +|   0|  0|  14|           6|           1|
    |add_ln69_fu_558_p2     |         +|   0|  0|  12|          12|           7|
    |icmp_ln69_1_fu_646_p2  |      icmp|   0|  0|  14|           6|           6|
    |icmp_ln69_fu_632_p2    |      icmp|   0|  0|  14|           6|           3|
    |select_ln69_fu_638_p3  |    select|   0|  0|   6|           1|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  88|          43|          30|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_sig_allocacmp_arrayinit_curidx8_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_phi_mul_load            |   9|          2|   12|         24|
    |ap_sig_allocacmp_phi_urem_load           |   9|          2|    6|         12|
    |arrayinit_curidx8_fu_126                 |   9|          2|    6|         12|
    |phi_mul_fu_122                           |   9|          2|   12|         24|
    |phi_urem_fu_118                          |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  63|         14|   49|         98|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |arrayinit_curidx8_fu_126  |   6|   0|    6|          0|
    |phi_mul_fu_122            |  12|   0|   12|          0|
    |phi_urem_fu_118           |   6|   0|    6|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  26|   0|   26|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_2|  return value|
|add_ln69_3            |   in|    6|     ap_none|      add_ln69_3|        scalar|
|pad_img0_address0     |  out|    6|   ap_memory|        pad_img0|         array|
|pad_img0_ce0          |  out|    1|   ap_memory|        pad_img0|         array|
|pad_img0_we0          |  out|    1|   ap_memory|        pad_img0|         array|
|pad_img0_d0           |  out|   24|   ap_memory|        pad_img0|         array|
|pad_img0_1_address0   |  out|    6|   ap_memory|      pad_img0_1|         array|
|pad_img0_1_ce0        |  out|    1|   ap_memory|      pad_img0_1|         array|
|pad_img0_1_we0        |  out|    1|   ap_memory|      pad_img0_1|         array|
|pad_img0_1_d0         |  out|   24|   ap_memory|      pad_img0_1|         array|
|pad_img0_2_address0   |  out|    6|   ap_memory|      pad_img0_2|         array|
|pad_img0_2_ce0        |  out|    1|   ap_memory|      pad_img0_2|         array|
|pad_img0_2_we0        |  out|    1|   ap_memory|      pad_img0_2|         array|
|pad_img0_2_d0         |  out|   24|   ap_memory|      pad_img0_2|         array|
|pad_img0_3_address0   |  out|    6|   ap_memory|      pad_img0_3|         array|
|pad_img0_3_ce0        |  out|    1|   ap_memory|      pad_img0_3|         array|
|pad_img0_3_we0        |  out|    1|   ap_memory|      pad_img0_3|         array|
|pad_img0_3_d0         |  out|   24|   ap_memory|      pad_img0_3|         array|
|pad_img0_4_address0   |  out|    6|   ap_memory|      pad_img0_4|         array|
|pad_img0_4_ce0        |  out|    1|   ap_memory|      pad_img0_4|         array|
|pad_img0_4_we0        |  out|    1|   ap_memory|      pad_img0_4|         array|
|pad_img0_4_d0         |  out|   24|   ap_memory|      pad_img0_4|         array|
|pad_img0_5_address0   |  out|    6|   ap_memory|      pad_img0_5|         array|
|pad_img0_5_ce0        |  out|    1|   ap_memory|      pad_img0_5|         array|
|pad_img0_5_we0        |  out|    1|   ap_memory|      pad_img0_5|         array|
|pad_img0_5_d0         |  out|   24|   ap_memory|      pad_img0_5|         array|
|pad_img0_6_address0   |  out|    6|   ap_memory|      pad_img0_6|         array|
|pad_img0_6_ce0        |  out|    1|   ap_memory|      pad_img0_6|         array|
|pad_img0_6_we0        |  out|    1|   ap_memory|      pad_img0_6|         array|
|pad_img0_6_d0         |  out|   24|   ap_memory|      pad_img0_6|         array|
|pad_img0_7_address0   |  out|    6|   ap_memory|      pad_img0_7|         array|
|pad_img0_7_ce0        |  out|    1|   ap_memory|      pad_img0_7|         array|
|pad_img0_7_we0        |  out|    1|   ap_memory|      pad_img0_7|         array|
|pad_img0_7_d0         |  out|   24|   ap_memory|      pad_img0_7|         array|
|pad_img0_8_address0   |  out|    6|   ap_memory|      pad_img0_8|         array|
|pad_img0_8_ce0        |  out|    1|   ap_memory|      pad_img0_8|         array|
|pad_img0_8_we0        |  out|    1|   ap_memory|      pad_img0_8|         array|
|pad_img0_8_d0         |  out|   24|   ap_memory|      pad_img0_8|         array|
|pad_img0_9_address0   |  out|    6|   ap_memory|      pad_img0_9|         array|
|pad_img0_9_ce0        |  out|    1|   ap_memory|      pad_img0_9|         array|
|pad_img0_9_we0        |  out|    1|   ap_memory|      pad_img0_9|         array|
|pad_img0_9_d0         |  out|   24|   ap_memory|      pad_img0_9|         array|
|pad_img0_10_address0  |  out|    6|   ap_memory|     pad_img0_10|         array|
|pad_img0_10_ce0       |  out|    1|   ap_memory|     pad_img0_10|         array|
|pad_img0_10_we0       |  out|    1|   ap_memory|     pad_img0_10|         array|
|pad_img0_10_d0        |  out|   24|   ap_memory|     pad_img0_10|         array|
|pad_img0_11_address0  |  out|    6|   ap_memory|     pad_img0_11|         array|
|pad_img0_11_ce0       |  out|    1|   ap_memory|     pad_img0_11|         array|
|pad_img0_11_we0       |  out|    1|   ap_memory|     pad_img0_11|         array|
|pad_img0_11_d0        |  out|   24|   ap_memory|     pad_img0_11|         array|
|pad_img0_12_address0  |  out|    6|   ap_memory|     pad_img0_12|         array|
|pad_img0_12_ce0       |  out|    1|   ap_memory|     pad_img0_12|         array|
|pad_img0_12_we0       |  out|    1|   ap_memory|     pad_img0_12|         array|
|pad_img0_12_d0        |  out|   24|   ap_memory|     pad_img0_12|         array|
|pad_img0_13_address0  |  out|    6|   ap_memory|     pad_img0_13|         array|
|pad_img0_13_ce0       |  out|    1|   ap_memory|     pad_img0_13|         array|
|pad_img0_13_we0       |  out|    1|   ap_memory|     pad_img0_13|         array|
|pad_img0_13_d0        |  out|   24|   ap_memory|     pad_img0_13|         array|
|pad_img0_14_address0  |  out|    6|   ap_memory|     pad_img0_14|         array|
|pad_img0_14_ce0       |  out|    1|   ap_memory|     pad_img0_14|         array|
|pad_img0_14_we0       |  out|    1|   ap_memory|     pad_img0_14|         array|
|pad_img0_14_d0        |  out|   24|   ap_memory|     pad_img0_14|         array|
|pad_img0_15_address0  |  out|    6|   ap_memory|     pad_img0_15|         array|
|pad_img0_15_ce0       |  out|    1|   ap_memory|     pad_img0_15|         array|
|pad_img0_15_we0       |  out|    1|   ap_memory|     pad_img0_15|         array|
|pad_img0_15_d0        |  out|   24|   ap_memory|     pad_img0_15|         array|
|pad_img0_16_address0  |  out|    6|   ap_memory|     pad_img0_16|         array|
|pad_img0_16_ce0       |  out|    1|   ap_memory|     pad_img0_16|         array|
|pad_img0_16_we0       |  out|    1|   ap_memory|     pad_img0_16|         array|
|pad_img0_16_d0        |  out|   24|   ap_memory|     pad_img0_16|         array|
|pad_img0_17_address0  |  out|    6|   ap_memory|     pad_img0_17|         array|
|pad_img0_17_ce0       |  out|    1|   ap_memory|     pad_img0_17|         array|
|pad_img0_17_we0       |  out|    1|   ap_memory|     pad_img0_17|         array|
|pad_img0_17_d0        |  out|   24|   ap_memory|     pad_img0_17|         array|
|pad_img0_18_address0  |  out|    6|   ap_memory|     pad_img0_18|         array|
|pad_img0_18_ce0       |  out|    1|   ap_memory|     pad_img0_18|         array|
|pad_img0_18_we0       |  out|    1|   ap_memory|     pad_img0_18|         array|
|pad_img0_18_d0        |  out|   24|   ap_memory|     pad_img0_18|         array|
|pad_img0_19_address0  |  out|    6|   ap_memory|     pad_img0_19|         array|
|pad_img0_19_ce0       |  out|    1|   ap_memory|     pad_img0_19|         array|
|pad_img0_19_we0       |  out|    1|   ap_memory|     pad_img0_19|         array|
|pad_img0_19_d0        |  out|   24|   ap_memory|     pad_img0_19|         array|
|pad_img0_20_address0  |  out|    6|   ap_memory|     pad_img0_20|         array|
|pad_img0_20_ce0       |  out|    1|   ap_memory|     pad_img0_20|         array|
|pad_img0_20_we0       |  out|    1|   ap_memory|     pad_img0_20|         array|
|pad_img0_20_d0        |  out|   24|   ap_memory|     pad_img0_20|         array|
|pad_img0_21_address0  |  out|    6|   ap_memory|     pad_img0_21|         array|
|pad_img0_21_ce0       |  out|    1|   ap_memory|     pad_img0_21|         array|
|pad_img0_21_we0       |  out|    1|   ap_memory|     pad_img0_21|         array|
|pad_img0_21_d0        |  out|   24|   ap_memory|     pad_img0_21|         array|
|pad_img0_22_address0  |  out|    6|   ap_memory|     pad_img0_22|         array|
|pad_img0_22_ce0       |  out|    1|   ap_memory|     pad_img0_22|         array|
|pad_img0_22_we0       |  out|    1|   ap_memory|     pad_img0_22|         array|
|pad_img0_22_d0        |  out|   24|   ap_memory|     pad_img0_22|         array|
|pad_img0_23_address0  |  out|    6|   ap_memory|     pad_img0_23|         array|
|pad_img0_23_ce0       |  out|    1|   ap_memory|     pad_img0_23|         array|
|pad_img0_23_we0       |  out|    1|   ap_memory|     pad_img0_23|         array|
|pad_img0_23_d0        |  out|   24|   ap_memory|     pad_img0_23|         array|
|pad_img0_24_address0  |  out|    6|   ap_memory|     pad_img0_24|         array|
|pad_img0_24_ce0       |  out|    1|   ap_memory|     pad_img0_24|         array|
|pad_img0_24_we0       |  out|    1|   ap_memory|     pad_img0_24|         array|
|pad_img0_24_d0        |  out|   24|   ap_memory|     pad_img0_24|         array|
|pad_img0_25_address0  |  out|    6|   ap_memory|     pad_img0_25|         array|
|pad_img0_25_ce0       |  out|    1|   ap_memory|     pad_img0_25|         array|
|pad_img0_25_we0       |  out|    1|   ap_memory|     pad_img0_25|         array|
|pad_img0_25_d0        |  out|   24|   ap_memory|     pad_img0_25|         array|
|pad_img0_26_address0  |  out|    6|   ap_memory|     pad_img0_26|         array|
|pad_img0_26_ce0       |  out|    1|   ap_memory|     pad_img0_26|         array|
|pad_img0_26_we0       |  out|    1|   ap_memory|     pad_img0_26|         array|
|pad_img0_26_d0        |  out|   24|   ap_memory|     pad_img0_26|         array|
|pad_img0_27_address0  |  out|    6|   ap_memory|     pad_img0_27|         array|
|pad_img0_27_ce0       |  out|    1|   ap_memory|     pad_img0_27|         array|
|pad_img0_27_we0       |  out|    1|   ap_memory|     pad_img0_27|         array|
|pad_img0_27_d0        |  out|   24|   ap_memory|     pad_img0_27|         array|
|trunc_ln              |   in|    2|     ap_none|        trunc_ln|        scalar|
+----------------------+-----+-----+------------+----------------+--------------+

