# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" \
"../../../../MUL_MIPS_CPU.srcs/sources_1/new/cache.v" \
"../../../../MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" \
"../../../../MUL_MIPS_CPU.srcs/sim_1/new/cache_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
