#ifndef __U_ISP_SENSOR_UAPI_H__
#define __U_ISP_SENSOR_UAPI_H__

#include <linux/types.h>

#ifdef __cplusplus
	extern "C" {
#endif
#define MAX_UPDATE_REG 256
typedef struct sns_i2c_info {
	__u16  i2c_addr;
	__u32  i2c_idx;
}sns_i2c_info_t;
struct reg_info {
	__u16 address;
	__u16 val;
};

enum yuv_format_e {
	YUV_SCENCE_MODE = 0,
	YUV_INF_MODE,
	YUV_MUX_MODE,
	YUV_DATA_SEQ,
};

typedef struct sns_sync_info {
	__u32 num_of_regs;
	struct reg_info regs[MAX_UPDATE_REG];
} sns_sync_info_t;
// type see V4L2_SNS_TYPE_E
#define SNS_V4L2_GET_TYPE _IOWR('V', BASE_VIDIOC_PRIVATE + 1, int)

// 0: normal, 1: mirror, 2: flip, 3: mirror and flip
#define SNS_V4L2_SET_MIRROR_FLIP    _IOWR('V', BASE_VIDIOC_PRIVATE + 2, int)

#define SNS_V4L2_GET_I2C_INFO       _IOWR('V', BASE_VIDIOC_PRIVATE + 3, sns_i2c_info_t)

#define SNS_V4L2_SET_HDR_ON         _IOWR('V', BASE_VIDIOC_PRIVATE + 4, int)

#define SNS_V4L2_SET_SNS_SYNC_INFO  _IOWR('V', BASE_VIDIOC_PRIVATE + 5, sns_sync_info_t)

// see any update on sample_comm.h
typedef enum _V4L2_SNS_TYPE_E {
	/* ------ LINEAR BEGIN ------*/
	V4L2_BRIGATES_BG0808_MIPI_2M_30FPS_10BIT,
	V4L2_GCORE_GC02M1_MIPI_2M_30FPS_10BIT,
	V4L2_GCORE_GC1054_MIPI_1M_30FPS_10BIT,
	V4L2_GCORE_GC2053_MIPI_2M_30FPS_10BIT,
	V4L2_GCORE_GC2053_SLAVE_MIPI_2M_30FPS_10BIT,
	V4L2_GCORE_GC2053_1L_MIPI_2M_30FPS_10BIT,
	V4L2_GCORE_GC2093_MIPI_2M_30FPS_10BIT,
	V4L2_GCORE_GC2093_SLAVE_MIPI_2M_30FPS_10BIT,
	V4L2_GCORE_GC2145_MIPI_2M_12FPS_8BIT,
	V4L2_GCORE_GC4023_MIPI_4M_30FPS_10BIT,
	V4L2_GCORE_GC4653_MIPI_4M_30FPS_10BIT,
	V4L2_GCORE_GC4653_SLAVE_MIPI_4M_30FPS_10BIT,
	V4L2_NEXTCHIP_N5_1M_2CH_25FPS_8BIT,
	V4L2_NEXTCHIP_N5_2M_25FPS_8BIT,
	V4L2_NEXTCHIP_N6_2M_4CH_25FPS_8BIT,
	V4L2_ONSEMI_AR2020_20M_25FPS_10BIT,
	V4L2_OV_OS02D10_MIPI_2M_30FPS_10BIT,
	V4L2_OV_OS02D10_SLAVE_MIPI_2M_30FPS_10BIT,
	V4L2_OV_OS02K10_SLAVE_MIPI_2M_30FPS_12BIT,
	V4L2_OV_OS04A10_MIPI_4M_1440P_30FPS_12BIT,
	V4L2_OV_OS04A10_MIPI_4M_1440P_2L_10BIT,
	V4L2_OV_OS04A10_MASTER_MIPI_4M_1440P_2L_10BIT,
	V4L2_OV_OS04A10_SLAVE_MIPI_4M_1440P_2L_10BIT,
	V4L2_OV_OS04C10_MIPI_4M_30FPS_12BIT,
	V4L2_OV_OS04C10_MIPI_4M_1440P_30FPS_12BIT,
	V4L2_OV_OS04C10_SLAVE_MIPI_4M_30FPS_12BIT,
	V4L2_OV_OS04E10_MIPI_4M_30FPS_12BIT,
	V4L2_OV_OS04E10_MIPI_4M_30FPS_2L_10BIT,
	V4L2_OV_OS04E10_SALVE_MIPI_4M_30FPS_2L_10BIT,
	V4L2_OV_OS08A20_MIPI_4M_30FPS_10BIT,
	V4L2_OV_OS08A20_SLAVE_MIPI_4M_30FPS_10BIT,
	V4L2_OV_OS08A20_MIPI_5M_30FPS_10BIT,
	V4L2_OV_OS08A20_SLAVE_MIPI_5M_30FPS_10BIT,
	V4L2_OV_OS08A20_MIPI_8M_30FPS_10BIT,
	V4L2_OV_OS08A20_SLAVE_MIPI_8M_30FPS_10BIT,
	V4L2_OV_OS08B10_MIPI_8M_30FPS_10BIT,
	V4L2_OV_OV2736_MIPI_2M_30FPS_12BIT,
	V4L2_OV_OV4689_MIPI_4M_30FPS_10BIT,
	V4L2_OV_OV6211_MIPI_400P_120FPS_10BIT,
	V4L2_OV_OV7251_MIPI_480P_120FPS_10BIT,
	V4L2_PICO384_THERMAL_384X288,
	V4L2_PICO640_THERMAL_479P,
	V4L2_PIXELPLUS_PR2020_1M_25FPS_8BIT,
	V4L2_PIXELPLUS_PR2020_1M_30FPS_8BIT,
	V4L2_PIXELPLUS_PR2020_2M_25FPS_8BIT,
	V4L2_PIXELPLUS_PR2020_2M_30FPS_8BIT,
	V4L2_PIXELPLUS_PR2100_2M_25FPS_8BIT,
	V4L2_PIXELPLUS_PR2100_2M_2CH_25FPS_8BIT,
	V4L2_PIXELPLUS_PR2100_2M_2CH_2L_25FPS_8BIT,
	V4L2_PIXELPLUS_PR2100_2M_4CH_25FPS_8BIT,
	V4L2_SMS_SC035GS_MIPI_480P_120FPS_12BIT,
	V4L2_SMS_SC035GS_1L_MIPI_480P_120FPS_10BIT,
	V4L2_SMS_SC035HGS_MIPI_480P_120FPS_12BIT,
	V4L2_SMS_SC200AI_MIPI_2M_30FPS_10BIT,
	V4L2_SMS_SC301IOT_MIPI_3M_30FPS_10BIT,
	V4L2_SMS_SC401AI_MIPI_3M_30FPS_10BIT,
	V4L2_SMS_SC401AI_MIPI_4M_30FPS_10BIT,
	V4L2_SMS_SC500AI_MIPI_4M_30FPS_10BIT,
	V4L2_SMS_SC500AI_MIPI_5M_30FPS_10BIT,
	V4L2_SMS_SC501AI_2L_MIPI_5M_30FPS_10BIT,
	V4L2_SMS_SC531AI_2L_MIPI_5M_30FPS_10BIT,
	V4L2_SMS_SC850SL_MIPI_8M_30FPS_12BIT,
	V4L2_SMS_SC3332_MIPI_3M_30FPS_10BIT,
	V4L2_SMS_SC3335_MIPI_3M_30FPS_10BIT,
	V4L2_SMS_SC3335_SLAVE_MIPI_3M_30FPS_10BIT,
	V4L2_SMS_SC3336_MIPI_3M_30FPS_10BIT,
	V4L2_SMS_SC2335_MIPI_2M_30FPS_10BIT,
	V4L2_SMS_SC4210_MIPI_4M_30FPS_12BIT,
	V4L2_SMS_SC4336_MIPI_4M_30FPS_10BIT,
	V4L2_SMS_SC4336P_MIPI_4M_30FPS_10BIT,
	V4L2_SMS_SC4336P_SLAVE_MIPI_4M_30FPS_10BIT,
	V4L2_SMS_SC8238_MIPI_8M_30FPS_10BIT,
	V4L2_SOI_F23_MIPI_2M_30FPS_10BIT,
	V4L2_SOI_F35_MIPI_2M_30FPS_10BIT,
	V4L2_SOI_F35_SLAVE_MIPI_2M_30FPS_10BIT,
	V4L2_SOI_F37P_MIPI_2M_30FPS_10BIT,
	V4L2_SOI_H65_MIPI_1M_30FPS_10BIT,
	V4L2_SOI_K06_MIPI_4M_25FPS_10BIT,
	V4L2_SOI_Q03_MIPI_3M_30FPS_10BIT,
	V4L2_SONY_IMX290_MIPI_1M_30FPS_12BIT,
	V4L2_SONY_IMX290_MIPI_2M_60FPS_12BIT,
	V4L2_SONY_IMX307_MIPI_2M_30FPS_12BIT,
	V4L2_SONY_IMX307_SLAVE_MIPI_2M_30FPS_12BIT,
	V4L2_SONY_IMX307_2L_MIPI_2M_30FPS_12BIT,
	V4L2_SONY_IMX307_SUBLVDS_2M_30FPS_12BIT,
	V4L2_SONY_IMX307_MIPI_2M_60FPS_12BIT,
	V4L2_SONY_IMX307_SUBLVDS_2M_60FPS_12BIT,
	V4L2_SONY_IMX327_MIPI_1M_30FPS_10BIT,
	V4L2_SONY_IMX327_MIPI_2M_30FPS_12BIT,
	V4L2_SONY_IMX327_SLAVE_MIPI_2M_30FPS_12BIT,
	V4L2_SONY_IMX327_2L_MIPI_2M_30FPS_12BIT,
	V4L2_SONY_IMX327_SUBLVDS_2M_30FPS_12BIT,
	V4L2_SONY_IMX327_MIPI_2M_60FPS_12BIT,
	V4L2_SONY_IMX334_MIPI_8M_30FPS_12BIT,
	V4L2_SONY_IMX335_MIPI_4M_30FPS_12BIT,
	V4L2_SONY_IMX335_MIPI_4M_1600P_30FPS_12BIT,
	V4L2_SONY_IMX335_2L_MIPI_4M_30FPS_10BIT,
	V4L2_SONY_IMX335_MIPI_5M_30FPS_12BIT,
	V4L2_SONY_IMX335_MIPI_2M_60FPS_10BIT,
	V4L2_SONY_IMX335_MIPI_4M_60FPS_10BIT,
	V4L2_SONY_IMX335_MIPI_5M_60FPS_10BIT,
	V4L2_SONY_IMX347_MIPI_4M_60FPS_12BIT,
	V4L2_SONY_IMX385_MIPI_2M_30FPS_12BIT,
	V4L2_SONY_IMX412_MIPI_12M_30FPS_12BIT,
	V4L2_SONY_IMX415_MIPI_4M_25FPS_12BIT,
	V4L2_SONY_IMX415_MIPI_5M_25FPS_12BIT,
	V4L2_SONY_IMX415_MIPI_8M_25FPS_12BIT,
	V4L2_SONY_IMX585_MIPI_8M_30FPS_12BIT,
	V4L2_SONY_IMX900_MIPI_3M_70FPS_12BIT,
	V4L2_SONY_IMX900_MONO_MIPI_3M_70FPS_12BIT,
	V4L2_TECHPOINT_TP2850_MIPI_2M_30FPS_8BIT,
	V4L2_TECHPOINT_TP2850_MIPI_4M_30FPS_8BIT,
	V4L2_TECHPOINT_TP2860_MIPI_2M_25FPS_8BIT,
	V4L2_VIVO_MCS369_2M_30FPS_12BIT,
	V4L2_VIVO_MCS369Q_4M_30FPS_12BIT,
	V4L2_VIVO_MM308M2_2M_25FPS_8BIT,
	V4L2_BOARD_FULL_SIZE_MIPI_30FPS_12BIT,
	V4L2_BOARD_MAX_SIZE_MIPI_30FPS_12BIT,
	V4L2_LONTIUM_MIPI_LT6911_1M_60FPS_8BIT,
	V4L2_LONTIUM_MIPI_LT6911_2M_60FPS_8BIT,
	V4L2_LONTIUM_MIPI_LT6911_8M_60FPS_8BIT,
	V4L2_LONTIUM_MIPI_LT6911_1M_30FPS_8BIT,
	V4L2_LONTIUM_MIPI_LT6911_2M_30FPS_8BIT,
	V4L2_LONTIUM_MIPI_LT6911_8M_30FPS_8BIT,
	V4L2_NUC_NC021_MIPI_2M_50FPS_8BIT,
	/* ------ LINEAR END ------*/
	V4L2_SNS_TYPE_LINEAR_BUTT,

	/* ------ WDR 2TO1 BEGIN ------*/
	V4L2_BRIGATES_BG0808_MIPI_2M_30FPS_10BIT_WDR2TO1 = V4L2_SNS_TYPE_LINEAR_BUTT,
	V4L2_GCORE_GC2093_MIPI_2M_30FPS_10BIT_WDR2TO1,
	V4L2_GCORE_GC2093_SLAVE_MIPI_2M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS04A10_MIPI_4M_1440P_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS04A10_MASTER_MIPI_4M_1440P_2L_10BIT_WDR2TO1,
	V4L2_OV_OS04A10_SLAVE_MIPI_4M_1440P_2L_10BIT_WDR2TO1,
	V4L2_OV_OS04C10_MIPI_4M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS04C10_MIPI_4M_1440P_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS04C10_SLAVE_MIPI_4M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS04E10_MIPI_4M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS04E10_MIPI_4M_30FPS_2L_10BIT_WDR2TO1,
	V4L2_OV_OS04E10_SLAVE_MIPI_4M_30FPS_2L_10BIT_WDR2TO1,
	V4L2_OV_OS08A20_MIPI_4M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS08A20_SLAVE_MIPI_4M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS08A20_MIPI_5M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS08A20_SLAVE_MIPI_5M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS08A20_MIPI_8M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS08A20_SLAVE_MIPI_8M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OS08B10_MIPI_8M_30FPS_10BIT_WDR2TO1,
	V4L2_OV_OV2736_MIPI_2M_30FPS_12BIT_WDR2TO1,
	V4L2_SMS_SC200AI_MIPI_2M_30FPS_10BIT_WDR2TO1,
	V4L2_SMS_SC500AI_MIPI_4M_30FPS_10BIT_WDR2TO1,
	V4L2_SMS_SC500AI_MIPI_5M_30FPS_10BIT_WDR2TO1,
	V4L2_SMS_SC850SL_MIPI_8M_30FPS_10BIT_WDR2TO1,
	V4L2_SMS_SC4210_MIPI_4M_30FPS_10BIT_WDR2TO1,
	V4L2_SMS_SC8238_MIPI_8M_15FPS_10BIT_WDR2TO1,
	V4L2_SOI_F35_MIPI_2M_30FPS_10BIT_WDR2TO1,
	V4L2_SOI_F35_SLAVE_MIPI_2M_30FPS_10BIT_WDR2TO1,
	V4L2_SONY_IMX307_MIPI_2M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX307_2L_MIPI_2M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX307_SLAVE_MIPI_2M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX307_SUBLVDS_2M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX327_MIPI_1M_30FPS_10BIT_WDR2TO1,
	V4L2_SONY_IMX327_MIPI_2M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX327_2L_MIPI_2M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX327_SLAVE_MIPI_2M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX327_SUBLVDS_2M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX334_MIPI_8M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX335_MIPI_2M_30FPS_10BIT_WDR2TO1,
	V4L2_SONY_IMX335_MIPI_4M_30FPS_10BIT_WDR2TO1,
	V4L2_SONY_IMX335_MIPI_4M_1600P_30FPS_10BIT_WDR2TO1,
	V4L2_SONY_IMX335_MIPI_5M_30FPS_10BIT_WDR2TO1,
	V4L2_SONY_IMX347_MIPI_4M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX385_MIPI_2M_30FPS_12BIT_WDR2TO1,
	V4L2_SONY_IMX585_MIPI_8M_25FPS_12BIT_WDR2TO1,
	/* ------ WDR 2TO1 END ------*/
	V4L2_SNS_TYPE_BUTT,
} V4L2_SNS_TYPE_E;

typedef enum _V4L2_SNS_CFG_TYPE_E {
	SNS_CFG_TYPE_LINK_NUM,
	SNS_CFG_TYPE_MCLK_FREQ,
	SNS_CFG_TYPE_MCLK_NUM,
	SNS_CFG_TYPE_MAC_FREQ,
	SNS_CFG_TYPE_INPUT_MODE,
	SNS_CFG_TYPE_WDR_MODE,
	SNS_CFG_TYPE_DATE_BIT,
	SNS_CFG_TYPE_MIPI_DEV,
	SNS_CFG_TYPE_DPHY_EN,
	SNS_CFG_TYPE_DPHY_SETTLE,
	SNS_CFG_TYPE_PHY_MODE,
	SNS_CFG_TYPE_DATA_LANE0,
	SNS_CFG_TYPE_DATA_LANE1,
	SNS_CFG_TYPE_DATA_LANE2,
	SNS_CFG_TYPE_DATA_LANE3,
	SNS_CFG_TYPE_DATA_LANE4,
	SNS_CFG_TYPE_PN_SWAP0,
	SNS_CFG_TYPE_PN_SWAP1,
	SNS_CFG_TYPE_PN_SWAP2,
	SNS_CFG_TYPE_PN_SWAP3,
	SNS_CFG_TYPE_PN_SWAP4,
	SNS_CFG_TYPE_MAX,
} V4L2_SNS_CFG_TYPE;

#ifdef __cplusplus
	}
#endif

#endif /* __U_ISP_SENSOR_UAPI_H__ */
