INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robert/Facultate/3_anul/Third-Year/1_sem/CN2/1_lab/lab1_2/adder/adder.srcs/sim_1/new/upOrDown_Counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upOrDown_Counter_tb
