Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 12 20:30:25 2025
| Host         : Nani running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adder_topmodule_control_sets_placed.rpt
| Design       : adder_topmodule
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               7 |            1 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              32 |            6 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+--------------------------------------------------+-------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                   Enable Signal                  |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+--------------------------------------------------+-------------------------+------------------+----------------+--------------+
|  controller1/FSM_onehot_present_state_reg_n_0_[6] |                                                  | controller1/next_state1 |                1 |              1 |         1.00 |
|  controller1/aload_reg_i_1_n_0                    |                                                  |                         |                1 |              1 |         1.00 |
|  controller1/asel_reg_i_1_n_0                     |                                                  |                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                    |                                                  | rst_IBUF                |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                    | controller1/FSM_onehot_present_state_reg[2]_0    | rst_IBUF                |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                    | controller1/E[0]                                 |                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                    | controller1/FSM_onehot_present_state_reg[6]_0[0] |                         |                2 |             16 |         8.00 |
+---------------------------------------------------+--------------------------------------------------+-------------------------+------------------+----------------+--------------+


