Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\GitHub\Projekt5\DigitalThereminVHDL\synth\Audio_clock.qsys --synthesis=VHDL --output-directory=D:\GitHub\Projekt5\DigitalThereminVHDL\synth\IP_Files\Audio_clk\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading synth/Audio_clock.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 17.1]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Audio_clock: Generating Audio_clock "Audio_clock" for QUARTUS_SYNTH
Info: audio_pll_0: "Audio_clock" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Audio_clock: Done "Audio_clock" with 4 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
