#*****************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# dds_test.tcl: Tcl script for re-creating project 'dds_test'
#
# Generated by Vivado on Fri Sep 29 16:22:10 EDT 2023
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (dds_test.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dds.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/lfsr16.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dds_wrapper.v"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/lmh6401_spi.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/lmh6401_spi_wrapper.v"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis_x2.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis_x2_wrapper.v"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dac_prescaler.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dac_prescaler_wrapper.v"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/fifo.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/noise_event_tracker.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/noise_event_tracker_wrapper.v"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/sample_buffer.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/sample_buffer_wrapper.v"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/adc_axis_mux.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/adc_axis_mux_wrapper.v"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/sample_interleaver.v"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/constrs_1/new/lmh6401_io.xdc"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sim_1/new/noise_event_tracker_test.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sim_1/new/axis_x2_test.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sim_1/new/dac_prescaler_test.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sim_1/new/dds_test.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sim_1/new/fifo_test.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sim_1/new/lmh6401_spi_test.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sim_1/new/sample_buffer_test.sv"
#    "/home/reedf/Documents/Xilinx/dds_test/lmh6401_spi_test_behav.wcfg"
#    "/home/reedf/Documents/Xilinx/dds_test/axis_x2_test_behav.wcfg"
#    "/home/reedf/Documents/Xilinx/dds_test/fifo_test_behav.wcfg"
#    "/home/reedf/Documents/Xilinx/dds_test/noise_event_tracker_test_behav.wcfg"
#    "/home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/utils_1/imports/synth_1/top_wrapper.dcp"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/axis.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/dds.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/lfsr16.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/dds_wrapper.v"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/lmh6401_spi.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/lmh6401_spi_wrapper.v"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/axis_x2.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/axis_x2_wrapper.v"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/dac_prescaler.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/dac_prescaler_wrapper.v"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/fifo.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/noise_event_tracker.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/noise_event_tracker_wrapper.v"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/sample_buffer.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/sample_buffer_wrapper.v"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/adc_axis_mux.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/adc_axis_mux_wrapper.v"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sources_1/new/sample_interleaver.v"]"\
 "[file normalize "$origin_dir/dds_test.srcs/constrs_1/new/lmh6401_io.xdc"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sim_1/new/noise_event_tracker_test.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sim_1/new/axis_x2_test.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sim_1/new/dac_prescaler_test.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sim_1/new/dds_test.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sim_1/new/fifo_test.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sim_1/new/lmh6401_spi_test.sv"]"\
 "[file normalize "$origin_dir/dds_test.srcs/sim_1/new/sample_buffer_test.sv"]"\
 "[file normalize "$origin_dir/lmh6401_spi_test_behav.wcfg"]"\
 "[file normalize "$origin_dir/axis_x2_test_behav.wcfg"]"\
 "[file normalize "$origin_dir/fifo_test_behav.wcfg"]"\
 "[file normalize "$origin_dir/noise_event_tracker_test_behav.wcfg"]"\
 "[file normalize "$origin_dir/dds_test.srcs/utils_1/imports/synth_1/top_wrapper.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set paths [list \
 "[file normalize "$origin_dir/../../../ip_repo/myip_test_1_0"]"]"\
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "dds_test"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "dds_test.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xczu28dr-ffvg1517-2-e

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "xilinx.com:zcu111:part0:1.4" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "zcu111" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "251" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/../ip_repo/myip_test_1_0"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/axis.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/dds.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/lfsr16.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/dds_wrapper.v" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/lmh6401_spi.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/lmh6401_spi_wrapper.v" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/axis_x2.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/axis_x2_wrapper.v" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/dac_prescaler.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/dac_prescaler_wrapper.v" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/fifo.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/noise_event_tracker.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/noise_event_tracker_wrapper.v" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/sample_buffer.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/sample_buffer_wrapper.v" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/adc_axis_mux.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/adc_axis_mux_wrapper.v" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sources_1/new/sample_interleaver.v" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "new/axis.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/dds.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/lfsr16.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/lmh6401_spi.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/axis_x2.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/dac_prescaler.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/fifo.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/noise_event_tracker.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/sample_buffer.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/adc_axis_mux.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "top" -value "top_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/dds_test.srcs/constrs_1/new/lmh6401_io.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/lmh6401_io.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/dds_test.srcs/sim_1/new/noise_event_tracker_test.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sim_1/new/axis_x2_test.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sim_1/new/dac_prescaler_test.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sim_1/new/dds_test.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sim_1/new/fifo_test.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sim_1/new/lmh6401_spi_test.sv" ]\
 [file normalize "${origin_dir}/dds_test.srcs/sim_1/new/sample_buffer_test.sv" ]\
 [file normalize "${origin_dir}/lmh6401_spi_test_behav.wcfg" ]\
 [file normalize "${origin_dir}/axis_x2_test_behav.wcfg" ]\
 [file normalize "${origin_dir}/fifo_test_behav.wcfg" ]\
 [file normalize "${origin_dir}/noise_event_tracker_test_behav.wcfg" ]\
]
set imported_files [import_files -fileset sim_1 $files]

# Set 'sim_1' fileset file properties for remote files
# None

# Set 'sim_1' fileset file properties for local files
set file "new/noise_event_tracker_test.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/axis_x2_test.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/dac_prescaler_test.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/dds_test.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/fifo_test.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/lmh6401_spi_test.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/sample_buffer_test.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj


# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "noise_event_tracker_test" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/dds_test.srcs/utils_1/imports/synth_1/top_wrapper.dcp" ]\
]
set imported_files [import_files -fileset utils_1 $files]

# Set 'utils_1' fileset file properties for remote files
# None

# Set 'utils_1' fileset file properties for local files
set file "synth_1/top_wrapper.dcp"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "netlist_only" -value "0" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added
if { [get_files axis.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis.sv
}
if { [get_files dds.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dds.sv
}
if { [get_files lfsr16.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/lfsr16.sv
}
if { [get_files dds_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dds_wrapper.v
}
if { [get_files axis.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis.sv
}
if { [get_files dds.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dds.sv
}
if { [get_files lfsr16.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/lfsr16.sv
}
if { [get_files dds_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dds_wrapper.v
}
if { [get_files lmh6401_spi.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/lmh6401_spi.sv
}
if { [get_files lmh6401_spi_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/lmh6401_spi_wrapper.v
}
if { [get_files axis.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis.sv
}
if { [get_files axis_x2.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis_x2.sv
}
if { [get_files axis_x2_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis_x2_wrapper.v
}
if { [get_files axis.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis.sv
}
if { [get_files axis_x2.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis_x2.sv
}
if { [get_files axis_x2_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis_x2_wrapper.v
}
if { [get_files axis.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis.sv
}
if { [get_files dac_prescaler.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dac_prescaler.sv
}
if { [get_files dac_prescaler_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dac_prescaler_wrapper.v
}
if { [get_files axis.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis.sv
}
if { [get_files dac_prescaler.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dac_prescaler.sv
}
if { [get_files dac_prescaler_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/dac_prescaler_wrapper.v
}
if { [get_files axis.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/axis.sv
}
if { [get_files fifo.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/fifo.sv
}
if { [get_files noise_event_tracker.sv] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/noise_event_tracker.sv
}
if { [get_files noise_event_tracker_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/reedf/Documents/Xilinx/dds_test/dds_test.srcs/sources_1/new/noise_event_tracker_wrapper.v
}


# Proc to create BD top
proc cr_bd_top { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# dac_prescaler_wrapper, dac_prescaler_wrapper, dds_wrapper, dds_wrapper, lmh6401_spi_wrapper, noise_event_tracker_wrapper, axis_x2_wrapper, axis_x2_wrapper



  # CHANGE DESIGN NAME HERE
  set design_name top

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:axi_dma:7.1\
  xilinx.com:ip:axi_gpio:2.0\
  xilinx.com:ip:smartconnect:1.0\
  xilinx.com:ip:axi_timer:2.0\
  xilinx.com:ip:usp_rf_data_converter:2.6\
  xilinx.com:ip:zynq_ultra_ps_e:3.4\
  xilinx.com:ip:axis_data_fifo:2.0\
  xilinx.com:ip:axis_dwidth_converter:1.1\
  xilinx.com:ip:axi_fifo_mm_s:4.2\
  xilinx.com:ip:fir_compiler:7.2\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  dac_prescaler_wrapper\
  dac_prescaler_wrapper\
  dds_wrapper\
  dds_wrapper\
  lmh6401_spi_wrapper\
  noise_event_tracker_wrapper\
  axis_x2_wrapper\
  axis_x2_wrapper\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: adc02_energy_downsample
proc create_hier_cell_adc02_energy_downsample { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_adc02_energy_downsample() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_DATA

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_512


  # Create pins
  create_bd_pin -dir I -type clk axis_aclk_150
  create_bd_pin -dir I -type clk axis_aclk_256
  create_bd_pin -dir I -type clk axis_aclk_512
  create_bd_pin -dir I -type rst axis_aresetn_150
  create_bd_pin -dir I -type rst axis_aresetn_256
  create_bd_pin -dir I -type rst axis_aresetn_512

  # Create instance: adc_cdc_fifo, and set properties
  set adc_cdc_fifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 adc_cdc_fifo ]
  set_property -dict [list \
    CONFIG.FIFO_DEPTH {16} \
    CONFIG.IS_ACLK_ASYNC {1} \
    CONFIG.TDATA_NUM_BYTES {4} \
  ] $adc_cdc_fifo


  # Create instance: adc_cdc_fifo1, and set properties
  set adc_cdc_fifo1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 adc_cdc_fifo1 ]
  set_property -dict [list \
    CONFIG.FIFO_DEPTH {16} \
    CONFIG.IS_ACLK_ASYNC {1} \
    CONFIG.TDATA_NUM_BYTES {2} \
  ] $adc_cdc_fifo1


  # Create instance: adc_dwidth_converter, and set properties
  set adc_dwidth_converter [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 adc_dwidth_converter ]
  set_property -dict [list \
    CONFIG.M_TDATA_NUM_BYTES {4} \
    CONFIG.S_TDATA_NUM_BYTES {2} \
  ] $adc_dwidth_converter


  # Create instance: axis_x2_wrapper_0, and set properties
  set block_name axis_x2_wrapper
  set block_cell_name axis_x2_wrapper_0
  if { [catch {set axis_x2_wrapper_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_x2_wrapper_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: fir16d_32_2, and set properties
  set fir16d_32_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir16d_32_2 ]
  set_property -dict [list \
    CONFIG.Clock_Frequency {150} \
    CONFIG.CoefficientVector {686, 737, 759, 743, 686, 583, 434, 238, -1, -276, -578, -898, -1220, -1529, -1809, -2042, -2211, -2301, -2298, -2190, -1971, -1637, -1191, -641, 0, 712, 1473, 2253, 3019,\
3736, 4368, 4876, 5228, 5390, 5337, 5048, 4512, 3726, 2697, 1445, -1, -1599, -3300, -5042, -6757, -8372, -9810, -10991, -11838, -12279, -12248, -11690, -10560, -8830, -6487, -3537, 0, 4079, 8643, 13615,\
18903, 24403, 30000, 35573, 40995, 46141, 50889, 55124, 58744, 61658, 63793, 65096, 65535, 65096, 63793, 61658, 58744, 55124, 50889, 46141, 40995, 35573, 30000, 24403, 18903, 13615, 8643, 4079, 0, -3537,\
-6487, -8830, -10560, -11690, -12248, -12279, -11838, -10991, -9810, -8372, -6757, -5042, -3300, -1599, -1, 1445, 2697, 3726, 4512, 5048, 5337, 5390, 5228, 4876, 4368, 3736, 3019, 2253, 1473, 712, 0, -641,\
-1191, -1637, -1971, -2190, -2298, -2301, -2211, -2042, -1809, -1529, -1220, -898, -578, -276, -1, 238, 434, 583, 686, 743, 759, 737, 686} \
    CONFIG.Coefficient_Fractional_Bits {0} \
    CONFIG.Coefficient_Sets {1} \
    CONFIG.Coefficient_Sign {Signed} \
    CONFIG.Coefficient_Structure {Inferred} \
    CONFIG.Coefficient_Width {19} \
    CONFIG.ColumnConfig {2} \
    CONFIG.Decimation_Rate {16} \
    CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
    CONFIG.Filter_Type {Decimation} \
    CONFIG.Interpolation_Rate {1} \
    CONFIG.Number_Channels {1} \
    CONFIG.Output_Rounding_Mode {Symmetric_Rounding_to_Zero} \
    CONFIG.Output_Width {16} \
    CONFIG.Quantization {Integer_Coefficients} \
    CONFIG.RateSpecification {Frequency_Specification} \
    CONFIG.Sample_Frequency {32} \
    CONFIG.Zero_Pack_Factor {1} \
  ] $fir16d_32_2


  # Create instance: fir4d_128_32, and set properties
  set fir4d_128_32 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir4d_128_32 ]
  set_property -dict [list \
    CONFIG.Clock_Frequency {150} \
    CONFIG.CoefficientVector {290, 485, 401, -1, -534, -863, -693, 0, 879, 1393, 1100, -1, -1362, -2136, -1672, 0, 2042, 3190, 2492, -1, -3048, -4778, -3754, 0, 4687, 7466, 5993, -1, -7986, -13367, -11481,\
0, 19474, 41538, 58937, 65535, 58937, 41538, 19474, 0, -11481, -13367, -7986, -1, 5993, 7466, 4687, 0, -3754, -4778, -3048, -1, 2492, 3190, 2042, 0, -1672, -2136, -1362, -1, 1100, 1393, 879, 0, -693, -863,\
-534, -1, 401, 485, 290} \
    CONFIG.Coefficient_Fractional_Bits {0} \
    CONFIG.Coefficient_Sets {1} \
    CONFIG.Coefficient_Sign {Signed} \
    CONFIG.Coefficient_Structure {Inferred} \
    CONFIG.Coefficient_Width {18} \
    CONFIG.ColumnConfig {9} \
    CONFIG.Decimation_Rate {4} \
    CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
    CONFIG.Filter_Type {Decimation} \
    CONFIG.Interpolation_Rate {1} \
    CONFIG.Number_Channels {1} \
    CONFIG.Output_Rounding_Mode {Symmetric_Rounding_to_Zero} \
    CONFIG.Output_Width {16} \
    CONFIG.Passband_Max {0.2} \
    CONFIG.Quantization {Integer_Coefficients} \
    CONFIG.RateSpecification {Frequency_Specification} \
    CONFIG.Sample_Frequency {128} \
    CONFIG.Zero_Pack_Factor {1} \
  ] $fir4d_128_32


  # Create instance: fir4d_512_128, and set properties
  set fir4d_512_128 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir4d_512_128 ]
  set_property -dict [list \
    CONFIG.Clock_Frequency {256} \
    CONFIG.CoefficientVector {686, 686, -1, -1220, -2211, -1971, 0, 3019, 5228, 4512, -1, -6757, -11838, -10560, 0, 18903, 40995, 58744, 65535, 58744, 40995, 18903, 0, -10560, -11838, -6757, -1, 4512,\
5228, 3019, 0, -1971, -2211, -1220, -1, 686, 686} \
    CONFIG.Coefficient_Fanout {true} \
    CONFIG.Coefficient_Fractional_Bits {0} \
    CONFIG.Coefficient_Reload {false} \
    CONFIG.Coefficient_Sets {1} \
    CONFIG.Coefficient_Sign {Signed} \
    CONFIG.Coefficient_Structure {Inferred} \
    CONFIG.Coefficient_Width {18} \
    CONFIG.ColumnConfig {10} \
    CONFIG.Control_Broadcast_Fanout {true} \
    CONFIG.Control_Column_Fanout {true} \
    CONFIG.Control_LUT_Pipeline {true} \
    CONFIG.Control_Path_Fanout {true} \
    CONFIG.Data_Path_Broadcast {false} \
    CONFIG.Data_Path_Fanout {true} \
    CONFIG.Data_Width {16} \
    CONFIG.Decimation_Rate {4} \
    CONFIG.Disable_Half_Band_Centre_Tap {false} \
    CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
    CONFIG.Filter_Type {Decimation} \
    CONFIG.Interpolation_Rate {1} \
    CONFIG.No_BRAM_Read_First_Mode {true} \
    CONFIG.No_SRL_Attributes {false} \
    CONFIG.Number_Channels {1} \
    CONFIG.Optimal_Column_Lengths {true} \
    CONFIG.Optimization_Goal {Speed} \
    CONFIG.Optimization_List {Data_Path_Fanout,Pre-Adder_Pipeline,Coefficient_Fanout,Control_Path_Fanout,Control_Column_Fanout,Control_Broadcast_Fanout,Control_LUT_Pipeline,No_BRAM_Read_First_Mode,Optimal_Column_Lengths,Other}\
\
    CONFIG.Optimization_Selection {All} \
    CONFIG.Other {true} \
    CONFIG.Output_Rounding_Mode {Symmetric_Rounding_to_Zero} \
    CONFIG.Output_Width {16} \
    CONFIG.Passband_Max {0.20} \
    CONFIG.Pre_Adder_Pipeline {true} \
    CONFIG.Quantization {Integer_Coefficients} \
    CONFIG.RateSpecification {Frequency_Specification} \
    CONFIG.Sample_Frequency {512} \
    CONFIG.Zero_Pack_Factor {1} \
  ] $fir4d_512_128


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXIS_512] [get_bd_intf_pins adc_dwidth_converter/S_AXIS]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M_AXIS_DATA] [get_bd_intf_pins fir16d_32_2/M_AXIS_DATA]
  connect_bd_intf_net -intf_net adc00_cdc_fifo_M_AXIS [get_bd_intf_pins adc_cdc_fifo/M_AXIS] [get_bd_intf_pins fir4d_512_128/S_AXIS_DATA]
  connect_bd_intf_net -intf_net adc00_dwidth_converter_M_AXIS [get_bd_intf_pins adc_cdc_fifo/S_AXIS] [get_bd_intf_pins adc_dwidth_converter/M_AXIS]
  connect_bd_intf_net -intf_net adc_cdc_fifo1_M_AXIS [get_bd_intf_pins adc_cdc_fifo1/M_AXIS] [get_bd_intf_pins axis_x2_wrapper_0/s_axis]
  connect_bd_intf_net -intf_net axis_x2_wrapper_0_m_axis [get_bd_intf_pins axis_x2_wrapper_0/m_axis] [get_bd_intf_pins fir4d_128_32/S_AXIS_DATA]
  connect_bd_intf_net -intf_net fir4d_128_32_M_AXIS_DATA [get_bd_intf_pins fir16d_32_2/S_AXIS_DATA] [get_bd_intf_pins fir4d_128_32/M_AXIS_DATA]
  connect_bd_intf_net -intf_net fir_4_down_M_AXIS_DATA [get_bd_intf_pins adc_cdc_fifo1/S_AXIS] [get_bd_intf_pins fir4d_512_128/M_AXIS_DATA]

  # Create port connections
  connect_bd_net -net aclk_1 [get_bd_pins axis_aclk_512] [get_bd_pins adc_cdc_fifo/s_axis_aclk] [get_bd_pins adc_dwidth_converter/aclk]
  connect_bd_net -net aresetn_1 [get_bd_pins axis_aresetn_512] [get_bd_pins adc_cdc_fifo/s_axis_aresetn] [get_bd_pins adc_dwidth_converter/aresetn]
  connect_bd_net -net m_axis_aclk1_1 [get_bd_pins axis_aclk_150] [get_bd_pins adc_cdc_fifo1/m_axis_aclk] [get_bd_pins axis_x2_wrapper_0/clk] [get_bd_pins fir16d_32_2/aclk] [get_bd_pins fir4d_128_32/aclk]
  connect_bd_net -net m_axis_aclk_1 [get_bd_pins axis_aclk_256] [get_bd_pins adc_cdc_fifo/m_axis_aclk] [get_bd_pins adc_cdc_fifo1/s_axis_aclk] [get_bd_pins fir4d_512_128/aclk]
  connect_bd_net -net reset_n_1 [get_bd_pins axis_aresetn_150] [get_bd_pins axis_x2_wrapper_0/reset_n]
  connect_bd_net -net s_axis_aresetn_1 [get_bd_pins axis_aresetn_256] [get_bd_pins adc_cdc_fifo1/s_axis_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: adc00_energy_downsample
proc create_hier_cell_adc00_energy_downsample { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_adc00_energy_downsample() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_DATA

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_512


  # Create pins
  create_bd_pin -dir I -type clk axis_aclk_150
  create_bd_pin -dir I -type clk axis_aclk_256
  create_bd_pin -dir I -type clk axis_aclk_512
  create_bd_pin -dir I -type rst axis_aresetn_150
  create_bd_pin -dir I -type rst axis_aresetn_256
  create_bd_pin -dir I -type rst axis_aresetn_512

  # Create instance: adc_cdc_fifo, and set properties
  set adc_cdc_fifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 adc_cdc_fifo ]
  set_property -dict [list \
    CONFIG.FIFO_DEPTH {16} \
    CONFIG.IS_ACLK_ASYNC {1} \
    CONFIG.TDATA_NUM_BYTES {4} \
  ] $adc_cdc_fifo


  # Create instance: adc_cdc_fifo1, and set properties
  set adc_cdc_fifo1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 adc_cdc_fifo1 ]
  set_property -dict [list \
    CONFIG.FIFO_DEPTH {16} \
    CONFIG.IS_ACLK_ASYNC {1} \
  ] $adc_cdc_fifo1


  # Create instance: adc_dwidth_converter, and set properties
  set adc_dwidth_converter [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 adc_dwidth_converter ]
  set_property -dict [list \
    CONFIG.M_TDATA_NUM_BYTES {4} \
    CONFIG.S_TDATA_NUM_BYTES {2} \
  ] $adc_dwidth_converter


  # Create instance: axis_x2_wrapper_0, and set properties
  set block_name axis_x2_wrapper
  set block_cell_name axis_x2_wrapper_0
  if { [catch {set axis_x2_wrapper_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_x2_wrapper_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: fir16d_32_2, and set properties
  set fir16d_32_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir16d_32_2 ]
  set_property -dict [list \
    CONFIG.Clock_Frequency {150} \
    CONFIG.CoefficientVector {686, 737, 759, 743, 686, 583, 434, 238, -1, -276, -578, -898, -1220, -1529, -1809, -2042, -2211, -2301, -2298, -2190, -1971, -1637, -1191, -641, 0, 712, 1473, 2253, 3019,\
3736, 4368, 4876, 5228, 5390, 5337, 5048, 4512, 3726, 2697, 1445, -1, -1599, -3300, -5042, -6757, -8372, -9810, -10991, -11838, -12279, -12248, -11690, -10560, -8830, -6487, -3537, 0, 4079, 8643, 13615,\
18903, 24403, 30000, 35573, 40995, 46141, 50889, 55124, 58744, 61658, 63793, 65096, 65535, 65096, 63793, 61658, 58744, 55124, 50889, 46141, 40995, 35573, 30000, 24403, 18903, 13615, 8643, 4079, 0, -3537,\
-6487, -8830, -10560, -11690, -12248, -12279, -11838, -10991, -9810, -8372, -6757, -5042, -3300, -1599, -1, 1445, 2697, 3726, 4512, 5048, 5337, 5390, 5228, 4876, 4368, 3736, 3019, 2253, 1473, 712, 0, -641,\
-1191, -1637, -1971, -2190, -2298, -2301, -2211, -2042, -1809, -1529, -1220, -898, -578, -276, -1, 238, 434, 583, 686, 743, 759, 737, 686} \
    CONFIG.Coefficient_Fractional_Bits {0} \
    CONFIG.Coefficient_Sets {1} \
    CONFIG.Coefficient_Sign {Signed} \
    CONFIG.Coefficient_Structure {Inferred} \
    CONFIG.Coefficient_Width {19} \
    CONFIG.ColumnConfig {2} \
    CONFIG.Decimation_Rate {16} \
    CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
    CONFIG.Filter_Type {Decimation} \
    CONFIG.Interpolation_Rate {1} \
    CONFIG.Number_Channels {1} \
    CONFIG.Output_Rounding_Mode {Symmetric_Rounding_to_Zero} \
    CONFIG.Output_Width {16} \
    CONFIG.Quantization {Integer_Coefficients} \
    CONFIG.RateSpecification {Frequency_Specification} \
    CONFIG.Sample_Frequency {32} \
    CONFIG.Zero_Pack_Factor {1} \
  ] $fir16d_32_2


  # Create instance: fir4d_128_32, and set properties
  set fir4d_128_32 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir4d_128_32 ]
  set_property -dict [list \
    CONFIG.Clock_Frequency {150} \
    CONFIG.CoefficientVector {290, 485, 401, -1, -534, -863, -693, 0, 879, 1393, 1100, -1, -1362, -2136, -1672, 0, 2042, 3190, 2492, -1, -3048, -4778, -3754, 0, 4687, 7466, 5993, -1, -7986, -13367, -11481,\
0, 19474, 41538, 58937, 65535, 58937, 41538, 19474, 0, -11481, -13367, -7986, -1, 5993, 7466, 4687, 0, -3754, -4778, -3048, -1, 2492, 3190, 2042, 0, -1672, -2136, -1362, -1, 1100, 1393, 879, 0, -693, -863,\
-534, -1, 401, 485, 290} \
    CONFIG.Coefficient_Fractional_Bits {0} \
    CONFIG.Coefficient_Sets {1} \
    CONFIG.Coefficient_Sign {Signed} \
    CONFIG.Coefficient_Structure {Inferred} \
    CONFIG.Coefficient_Width {18} \
    CONFIG.ColumnConfig {9} \
    CONFIG.Decimation_Rate {4} \
    CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
    CONFIG.Filter_Type {Decimation} \
    CONFIG.Interpolation_Rate {1} \
    CONFIG.Number_Channels {1} \
    CONFIG.Output_Rounding_Mode {Symmetric_Rounding_to_Zero} \
    CONFIG.Output_Width {16} \
    CONFIG.Passband_Max {0.2} \
    CONFIG.Quantization {Integer_Coefficients} \
    CONFIG.RateSpecification {Frequency_Specification} \
    CONFIG.Sample_Frequency {128} \
    CONFIG.Zero_Pack_Factor {1} \
  ] $fir4d_128_32


  # Create instance: fir4d_512_128, and set properties
  set fir4d_512_128 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir4d_512_128 ]
  set_property -dict [list \
    CONFIG.Clock_Frequency {256} \
    CONFIG.CoefficientVector {686, 686, -1, -1220, -2211, -1971, 0, 3019, 5228, 4512, -1, -6757, -11838, -10560, 0, 18903, 40995, 58744, 65535, 58744, 40995, 18903, 0, -10560, -11838, -6757, -1, 4512,\
5228, 3019, 0, -1971, -2211, -1220, -1, 686, 686} \
    CONFIG.Coefficient_Fanout {true} \
    CONFIG.Coefficient_Fractional_Bits {0} \
    CONFIG.Coefficient_Reload {false} \
    CONFIG.Coefficient_Sets {1} \
    CONFIG.Coefficient_Sign {Signed} \
    CONFIG.Coefficient_Structure {Inferred} \
    CONFIG.Coefficient_Width {18} \
    CONFIG.ColumnConfig {10} \
    CONFIG.Control_Broadcast_Fanout {true} \
    CONFIG.Control_Column_Fanout {true} \
    CONFIG.Control_LUT_Pipeline {true} \
    CONFIG.Control_Path_Fanout {true} \
    CONFIG.Data_Path_Broadcast {false} \
    CONFIG.Data_Path_Fanout {true} \
    CONFIG.Data_Width {16} \
    CONFIG.Decimation_Rate {4} \
    CONFIG.Disable_Half_Band_Centre_Tap {false} \
    CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
    CONFIG.Filter_Type {Decimation} \
    CONFIG.Interpolation_Rate {1} \
    CONFIG.No_BRAM_Read_First_Mode {true} \
    CONFIG.No_SRL_Attributes {false} \
    CONFIG.Number_Channels {1} \
    CONFIG.Optimal_Column_Lengths {true} \
    CONFIG.Optimization_Goal {Speed} \
    CONFIG.Optimization_List {Data_Path_Fanout,Pre-Adder_Pipeline,Coefficient_Fanout,Control_Path_Fanout,Control_Column_Fanout,Control_Broadcast_Fanout,Control_LUT_Pipeline,No_BRAM_Read_First_Mode,Optimal_Column_Lengths,Other}\
\
    CONFIG.Optimization_Selection {All} \
    CONFIG.Other {true} \
    CONFIG.Output_Rounding_Mode {Symmetric_Rounding_to_Zero} \
    CONFIG.Output_Width {16} \
    CONFIG.Passband_Max {0.20} \
    CONFIG.Pre_Adder_Pipeline {true} \
    CONFIG.Quantization {Integer_Coefficients} \
    CONFIG.RateSpecification {Frequency_Specification} \
    CONFIG.Sample_Frequency {512} \
    CONFIG.Zero_Pack_Factor {1} \
  ] $fir4d_512_128


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXIS_512] [get_bd_intf_pins adc_dwidth_converter/S_AXIS]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M_AXIS_DATA] [get_bd_intf_pins fir16d_32_2/M_AXIS_DATA]
  connect_bd_intf_net -intf_net adc00_cdc_fifo_M_AXIS [get_bd_intf_pins adc_cdc_fifo/M_AXIS] [get_bd_intf_pins fir4d_512_128/S_AXIS_DATA]
  connect_bd_intf_net -intf_net adc00_dwidth_converter_M_AXIS [get_bd_intf_pins adc_cdc_fifo/S_AXIS] [get_bd_intf_pins adc_dwidth_converter/M_AXIS]
  connect_bd_intf_net -intf_net adc_cdc_fifo1_M_AXIS [get_bd_intf_pins adc_cdc_fifo1/M_AXIS] [get_bd_intf_pins axis_x2_wrapper_0/s_axis]
  connect_bd_intf_net -intf_net axis_x2_wrapper_0_m_axis [get_bd_intf_pins axis_x2_wrapper_0/m_axis] [get_bd_intf_pins fir4d_128_32/S_AXIS_DATA]
  connect_bd_intf_net -intf_net fir4d_128_32_M_AXIS_DATA [get_bd_intf_pins fir16d_32_2/S_AXIS_DATA] [get_bd_intf_pins fir4d_128_32/M_AXIS_DATA]
  connect_bd_intf_net -intf_net fir_4_down_M_AXIS_DATA [get_bd_intf_pins adc_cdc_fifo1/S_AXIS] [get_bd_intf_pins fir4d_512_128/M_AXIS_DATA]

  # Create port connections
  connect_bd_net -net aclk_1 [get_bd_pins axis_aclk_512] [get_bd_pins adc_cdc_fifo/s_axis_aclk] [get_bd_pins adc_dwidth_converter/aclk]
  connect_bd_net -net aresetn_1 [get_bd_pins axis_aresetn_512] [get_bd_pins adc_cdc_fifo/s_axis_aresetn] [get_bd_pins adc_dwidth_converter/aresetn]
  connect_bd_net -net m_axis_aclk1_1 [get_bd_pins axis_aclk_150] [get_bd_pins adc_cdc_fifo1/m_axis_aclk] [get_bd_pins axis_x2_wrapper_0/clk] [get_bd_pins fir16d_32_2/aclk] [get_bd_pins fir4d_128_32/aclk]
  connect_bd_net -net m_axis_aclk_1 [get_bd_pins axis_aclk_256] [get_bd_pins adc_cdc_fifo/m_axis_aclk] [get_bd_pins adc_cdc_fifo1/s_axis_aclk] [get_bd_pins fir4d_512_128/aclk]
  connect_bd_net -net reset_n_1 [get_bd_pins axis_aresetn_150] [get_bd_pins axis_x2_wrapper_0/reset_n]
  connect_bd_net -net s_axis_aresetn_1 [get_bd_pins axis_aresetn_256] [get_bd_pins adc_cdc_fifo1/s_axis_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: noise_tracker
proc create_hier_cell_noise_tracker { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_noise_tracker() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_noise_buf_cfg

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s00_axis_512

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s02_axis_512


  # Create pins
  create_bd_pin -dir I -type clk axis_aclk_150
  create_bd_pin -dir I -type clk axis_aclk_512
  create_bd_pin -dir I -type rst axis_aresetn_150
  create_bd_pin -dir I -type rst axis_aresetn_512
  create_bd_pin -dir I -type clk clk_adc0_256

  # Create instance: adc00_energy_downsample
  create_hier_cell_adc00_energy_downsample $hier_obj adc00_energy_downsample

  # Create instance: adc02_energy_downsample
  create_hier_cell_adc02_energy_downsample $hier_obj adc02_energy_downsample

  # Create instance: adc_reset_256, and set properties
  set adc_reset_256 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 adc_reset_256 ]

  # Create instance: axi_fifo_noise_buf_cfg, and set properties
  set axi_fifo_noise_buf_cfg [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_noise_buf_cfg ]
  set_property -dict [list \
    CONFIG.C_USE_RX_DATA {0} \
    CONFIG.C_USE_TX_CTRL {0} \
  ] $axi_fifo_noise_buf_cfg


  # Create instance: noise_event_tracker_0, and set properties
  set block_name noise_event_tracker_wrapper
  set block_cell_name noise_event_tracker_0
  if { [catch {set noise_event_tracker_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $noise_event_tracker_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins m_axis] [get_bd_intf_pins noise_event_tracker_0/m_axis]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXI_noise_buf_cfg] [get_bd_intf_pins axi_fifo_noise_buf_cfg/S_AXI]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins s00_axis_512] [get_bd_intf_pins adc00_energy_downsample/S_AXIS_512]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins s02_axis_512] [get_bd_intf_pins adc02_energy_downsample/S_AXIS_512]
  connect_bd_intf_net -intf_net adc00_energy_downsample_M_AXIS_DATA [get_bd_intf_pins adc00_energy_downsample/M_AXIS_DATA] [get_bd_intf_pins noise_event_tracker_0/s00_axis]
  connect_bd_intf_net -intf_net adc02_energy_downsample_M_AXIS_DATA [get_bd_intf_pins adc02_energy_downsample/M_AXIS_DATA] [get_bd_intf_pins noise_event_tracker_0/s02_axis]
  connect_bd_intf_net -intf_net axi_fifo_noise_buf_cfg_AXI_STR_TXD [get_bd_intf_pins axi_fifo_noise_buf_cfg/AXI_STR_TXD] [get_bd_intf_pins noise_event_tracker_0/s_axis_config]

  # Create port connections
  connect_bd_net -net adc_reset_256_peripheral_aresetn [get_bd_pins adc00_energy_downsample/axis_aresetn_256] [get_bd_pins adc02_energy_downsample/axis_aresetn_256] [get_bd_pins adc_reset_256/peripheral_aresetn]
  connect_bd_net -net axis_aclk_512_1 [get_bd_pins axis_aclk_512] [get_bd_pins adc00_energy_downsample/axis_aclk_512] [get_bd_pins adc02_energy_downsample/axis_aclk_512]
  connect_bd_net -net axis_aresetn_512_1 [get_bd_pins axis_aresetn_512] [get_bd_pins adc00_energy_downsample/axis_aresetn_512] [get_bd_pins adc02_energy_downsample/axis_aresetn_512]
  connect_bd_net -net clk_1 [get_bd_pins axis_aclk_150] [get_bd_pins adc00_energy_downsample/axis_aclk_150] [get_bd_pins adc02_energy_downsample/axis_aclk_150] [get_bd_pins axi_fifo_noise_buf_cfg/s_axi_aclk] [get_bd_pins noise_event_tracker_0/clk]
  connect_bd_net -net reset_n_1 [get_bd_pins axis_aresetn_150] [get_bd_pins adc00_energy_downsample/axis_aresetn_150] [get_bd_pins adc02_energy_downsample/axis_aresetn_150] [get_bd_pins adc_reset_256/ext_reset_in] [get_bd_pins axi_fifo_noise_buf_cfg/s_axi_aresetn] [get_bd_pins noise_event_tracker_0/reset_n]
  connect_bd_net -net slowest_sync_clk_1 [get_bd_pins clk_adc0_256] [get_bd_pins adc00_energy_downsample/axis_aclk_256] [get_bd_pins adc02_energy_downsample/axis_aclk_256] [get_bd_pins adc_reset_256/slowest_sync_clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: lmh6401_hier
proc create_hier_cell_lmh6401_hier { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_lmh6401_hier() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI


  # Create pins
  create_bd_pin -dir O -from 1 -to 0 cs_n
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn
  create_bd_pin -dir O sck
  create_bd_pin -dir O sdi

  # Create instance: axi_fifo_lmh6401, and set properties
  set axi_fifo_lmh6401 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_lmh6401 ]
  set_property -dict [list \
    CONFIG.C_USE_RX_DATA {0} \
    CONFIG.C_USE_TX_CTRL {0} \
  ] $axi_fifo_lmh6401


  # Create instance: lmh6401_spi_wrapper_0, and set properties
  set block_name lmh6401_spi_wrapper
  set block_cell_name lmh6401_spi_wrapper_0
  if { [catch {set lmh6401_spi_wrapper_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $lmh6401_spi_wrapper_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_fifo_lmh6401/S_AXI]
  connect_bd_intf_net -intf_net axi_fifo_lmh6401_AXI_STR_TXD [get_bd_intf_pins axi_fifo_lmh6401/AXI_STR_TXD] [get_bd_intf_pins lmh6401_spi_wrapper_0/data_in]

  # Create port connections
  connect_bd_net -net lmh6401_spi_wrapper_0_cs_n [get_bd_pins cs_n] [get_bd_pins lmh6401_spi_wrapper_0/cs_n]
  connect_bd_net -net lmh6401_spi_wrapper_0_sck [get_bd_pins sck] [get_bd_pins lmh6401_spi_wrapper_0/sck]
  connect_bd_net -net lmh6401_spi_wrapper_0_sdi [get_bd_pins sdi] [get_bd_pins lmh6401_spi_wrapper_0/sdi]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins axi_fifo_lmh6401/s_axi_aclk] [get_bd_pins lmh6401_spi_wrapper_0/clk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins axi_fifo_lmh6401/s_axi_aresetn] [get_bd_pins lmh6401_spi_wrapper_0/reset_n]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: dds_hier_1
proc create_hier_cell_dds_hier_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_dds_hier_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_COS_SCALE

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_PINC

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 cos_out


  # Create pins
  create_bd_pin -dir O pinc_change
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_fifo_pinc_1, and set properties
  set axi_fifo_pinc_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_pinc_1 ]
  set_property -dict [list \
    CONFIG.C_USE_RX_DATA {0} \
    CONFIG.C_USE_TX_CTRL {0} \
  ] $axi_fifo_pinc_1


  # Create instance: axi_fifo_scale_1, and set properties
  set axi_fifo_scale_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_scale_1 ]
  set_property -dict [list \
    CONFIG.C_USE_RX_DATA {0} \
    CONFIG.C_USE_TX_CTRL {0} \
  ] $axi_fifo_scale_1


  # Create instance: dds_wrapper_1, and set properties
  set block_name dds_wrapper
  set block_cell_name dds_wrapper_1
  if { [catch {set dds_wrapper_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $dds_wrapper_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI_PINC] [get_bd_intf_pins axi_fifo_pinc_1/S_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins cos_out] [get_bd_intf_pins dds_wrapper_1/cos_out]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins S_AXI_COS_SCALE] [get_bd_intf_pins axi_fifo_scale_1/S_AXI]
  connect_bd_intf_net -intf_net axi_fifo_pinc_1_AXI_STR_TXD [get_bd_intf_pins axi_fifo_pinc_1/AXI_STR_TXD] [get_bd_intf_pins dds_wrapper_1/phase_inc_in]
  connect_bd_intf_net -intf_net axi_fifo_scale_1_AXI_STR_TXD [get_bd_intf_pins axi_fifo_scale_1/AXI_STR_TXD] [get_bd_intf_pins dds_wrapper_1/cos_scale_in]

  # Create port connections
  connect_bd_net -net dds_wrapper_1_pinc_change [get_bd_pins pinc_change] [get_bd_pins dds_wrapper_1/pinc_change]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins axi_fifo_pinc_1/s_axi_aclk] [get_bd_pins axi_fifo_scale_1/s_axi_aclk] [get_bd_pins dds_wrapper_1/clk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins axi_fifo_pinc_1/s_axi_aresetn] [get_bd_pins axi_fifo_scale_1/s_axi_aresetn] [get_bd_pins dds_wrapper_1/reset_n]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: dds_hier_0
proc create_hier_cell_dds_hier_0 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_dds_hier_0() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_COS_SCALE

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_PINC

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 cos_out


  # Create pins
  create_bd_pin -dir O pinc_change
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_fifo_pinc_0, and set properties
  set axi_fifo_pinc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_pinc_0 ]
  set_property -dict [list \
    CONFIG.C_USE_RX_DATA {0} \
    CONFIG.C_USE_TX_CTRL {0} \
  ] $axi_fifo_pinc_0


  # Create instance: axi_fifo_scale_0, and set properties
  set axi_fifo_scale_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_scale_0 ]
  set_property -dict [list \
    CONFIG.C_USE_RX_DATA {0} \
    CONFIG.C_USE_TX_CTRL {0} \
  ] $axi_fifo_scale_0


  # Create instance: dds_wrapper_0, and set properties
  set block_name dds_wrapper
  set block_cell_name dds_wrapper_0
  if { [catch {set dds_wrapper_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $dds_wrapper_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI_PINC] [get_bd_intf_pins axi_fifo_pinc_0/S_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins cos_out] [get_bd_intf_pins dds_wrapper_0/cos_out]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins S_AXI_COS_SCALE] [get_bd_intf_pins axi_fifo_scale_0/S_AXI]
  connect_bd_intf_net -intf_net axi_fifo_pinc_0_AXI_STR_TXD [get_bd_intf_pins axi_fifo_pinc_0/AXI_STR_TXD] [get_bd_intf_pins dds_wrapper_0/phase_inc_in]
  connect_bd_intf_net -intf_net axi_fifo_scale_0_AXI_STR_TXD [get_bd_intf_pins axi_fifo_scale_0/AXI_STR_TXD] [get_bd_intf_pins dds_wrapper_0/cos_scale_in]

  # Create port connections
  connect_bd_net -net dds_wrapper_0_pinc_change [get_bd_pins pinc_change] [get_bd_pins dds_wrapper_0/pinc_change]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins axi_fifo_pinc_0/s_axi_aclk] [get_bd_pins axi_fifo_scale_0/s_axi_aclk] [get_bd_pins dds_wrapper_0/clk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins axi_fifo_pinc_0/s_axi_aresetn] [get_bd_pins axi_fifo_scale_0/s_axi_aresetn] [get_bd_pins dds_wrapper_0/reset_n]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: dac_rate_converter_1
proc create_hier_cell_dac_rate_converter_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_dac_rate_converter_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS


  # Create pins
  create_bd_pin -dir I -type rst aresetn
  create_bd_pin -dir I -type clk m_axis_aclk
  create_bd_pin -dir I -type clk s_axis_aclk
  create_bd_pin -dir I -type rst s_axis_aresetn

  # Create instance: dac_1_cdc_fifo, and set properties
  set dac_1_cdc_fifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 dac_1_cdc_fifo ]
  set_property -dict [list \
    CONFIG.FIFO_DEPTH {16} \
    CONFIG.IS_ACLK_ASYNC {1} \
    CONFIG.TDATA_NUM_BYTES {128} \
  ] $dac_1_cdc_fifo


  # Create instance: dac_1_dwidth_converter, and set properties
  set dac_1_dwidth_converter [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 dac_1_dwidth_converter ]
  set_property -dict [list \
    CONFIG.M_TDATA_NUM_BYTES {32} \
    CONFIG.S_TDATA_NUM_BYTES {128} \
  ] $dac_1_dwidth_converter


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M_AXIS] [get_bd_intf_pins dac_1_dwidth_converter/M_AXIS]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins dac_1_cdc_fifo/S_AXIS]
  connect_bd_intf_net -intf_net dac_1_cdc_fifo_M_AXIS [get_bd_intf_pins dac_1_cdc_fifo/M_AXIS] [get_bd_intf_pins dac_1_dwidth_converter/S_AXIS]

  # Create port connections
  connect_bd_net -net aresetn_1 [get_bd_pins aresetn] [get_bd_pins dac_1_dwidth_converter/aresetn]
  connect_bd_net -net m_axis_aclk_1 [get_bd_pins m_axis_aclk] [get_bd_pins dac_1_cdc_fifo/m_axis_aclk] [get_bd_pins dac_1_dwidth_converter/aclk]
  connect_bd_net -net s_axis_aclk_1 [get_bd_pins s_axis_aclk] [get_bd_pins dac_1_cdc_fifo/s_axis_aclk]
  connect_bd_net -net s_axis_aresetn_1 [get_bd_pins s_axis_aresetn] [get_bd_pins dac_1_cdc_fifo/s_axis_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: dac_rate_converter_0
proc create_hier_cell_dac_rate_converter_0 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_dac_rate_converter_0() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS


  # Create pins
  create_bd_pin -dir I -type rst aresetn
  create_bd_pin -dir I -type clk m_axis_aclk
  create_bd_pin -dir I -type clk s_axis_aclk
  create_bd_pin -dir I -type rst s_axis_aresetn

  # Create instance: dac_0_cdc_fifo, and set properties
  set dac_0_cdc_fifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 dac_0_cdc_fifo ]
  set_property -dict [list \
    CONFIG.FIFO_DEPTH {16} \
    CONFIG.IS_ACLK_ASYNC {1} \
    CONFIG.TDATA_NUM_BYTES {128} \
  ] $dac_0_cdc_fifo


  # Create instance: dac_0_dwidth_converter, and set properties
  set dac_0_dwidth_converter [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 dac_0_dwidth_converter ]
  set_property -dict [list \
    CONFIG.M_TDATA_NUM_BYTES {32} \
    CONFIG.S_TDATA_NUM_BYTES {128} \
  ] $dac_0_dwidth_converter


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M_AXIS] [get_bd_intf_pins dac_0_dwidth_converter/M_AXIS]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins dac_0_cdc_fifo/S_AXIS]
  connect_bd_intf_net -intf_net dac_0_cdc_fifo_M_AXIS [get_bd_intf_pins dac_0_cdc_fifo/M_AXIS] [get_bd_intf_pins dac_0_dwidth_converter/S_AXIS]

  # Create port connections
  connect_bd_net -net aresetn_1 [get_bd_pins aresetn] [get_bd_pins dac_0_dwidth_converter/aresetn]
  connect_bd_net -net m_axis_aclk_1 [get_bd_pins m_axis_aclk] [get_bd_pins dac_0_cdc_fifo/m_axis_aclk] [get_bd_pins dac_0_dwidth_converter/aclk]
  connect_bd_net -net s_axis_aclk_1 [get_bd_pins s_axis_aclk] [get_bd_pins dac_0_cdc_fifo/s_axis_aclk]
  connect_bd_net -net s_axis_aresetn_1 [get_bd_pins s_axis_aresetn] [get_bd_pins dac_0_cdc_fifo/s_axis_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set adc0_clk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 adc0_clk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {409600000.0} \
   ] $adc0_clk

  set dac0_clk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 dac0_clk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {409600000.0} \
   ] $dac0_clk

  set sysref_in [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0 sysref_in ]

  set vin0_01 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 vin0_01 ]

  set vin0_23 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 vin0_23 ]

  set vout00 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 vout00 ]

  set vout01 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 vout01 ]


  # Create ports
  set ADCIO [ create_bd_port -dir I -from 19 -to 12 -type data ADCIO ]
  set cs_n [ create_bd_port -dir O -from 1 -to 0 -type data cs_n ]
  set sck [ create_bd_port -dir O sck ]
  set sdi [ create_bd_port -dir O sdi ]

  # Create instance: adc_clk_512_gen, and set properties
  set adc_clk_512_gen [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 adc_clk_512_gen ]
  set_property -dict [list \
    CONFIG.CLKIN1_JITTER_PS {39.06} \
    CONFIG.CLKOUT1_DRIVES {Buffer} \
    CONFIG.CLKOUT1_JITTER {73.505} \
    CONFIG.CLKOUT1_PHASE_ERROR {77.298} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {512} \
    CONFIG.CLKOUT2_DRIVES {Buffer} \
    CONFIG.CLKOUT3_DRIVES {Buffer} \
    CONFIG.CLKOUT4_DRIVES {Buffer} \
    CONFIG.CLKOUT5_DRIVES {Buffer} \
    CONFIG.CLKOUT6_DRIVES {Buffer} \
    CONFIG.CLKOUT7_DRIVES {Buffer} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {4.750} \
    CONFIG.MMCM_CLKIN1_PERIOD {3.906} \
    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.375} \
    CONFIG.MMCM_DIVCLK_DIVIDE {1} \
    CONFIG.PRIM_IN_FREQ {256} \
    CONFIG.PRIM_SOURCE {Global_buffer} \
    CONFIG.RESET_PORT {resetn} \
    CONFIG.RESET_TYPE {ACTIVE_LOW} \
    CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
    CONFIG.USE_PHASE_ALIGNMENT {true} \
  ] $adc_clk_512_gen


  # Create instance: adc_reset_512, and set properties
  set adc_reset_512 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 adc_reset_512 ]

  # Create instance: axi_dma_0, and set properties
  set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
  set_property -dict [list \
    CONFIG.c_addr_width {48} \
    CONFIG.c_include_mm2s {0} \
    CONFIG.c_include_sg {0} \
    CONFIG.c_m_axi_s2mm_data_width {128} \
    CONFIG.c_s2mm_burst_size {256} \
    CONFIG.c_s_axis_s2mm_tdata_width {128} \
    CONFIG.c_sg_length_width {26} \
  ] $axi_dma_0


  # Create instance: axi_gpio_adcio, and set properties
  set axi_gpio_adcio [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_adcio ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_GPIO_WIDTH {8} \
  ] $axi_gpio_adcio


  # Create instance: axi_gpio_dac_scale_0, and set properties
  set axi_gpio_dac_scale_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_dac_scale_0 ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_GPIO_WIDTH {18} \
  ] $axi_gpio_dac_scale_0


  # Create instance: axi_gpio_dac_scale_1, and set properties
  set axi_gpio_dac_scale_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_dac_scale_1 ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_GPIO_WIDTH {18} \
  ] $axi_gpio_dac_scale_1


  # Create instance: axi_peripheral_reset, and set properties
  set axi_peripheral_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 axi_peripheral_reset ]

  # Create instance: axi_smc, and set properties
  set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
  set_property CONFIG.NUM_SI {1} $axi_smc


  # Create instance: axi_timer_0, and set properties
  set axi_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0 ]

  # Create instance: dac_prescaler_wrapper_0, and set properties
  set block_name dac_prescaler_wrapper
  set block_cell_name dac_prescaler_wrapper_0
  if { [catch {set dac_prescaler_wrapper_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $dac_prescaler_wrapper_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: dac_prescaler_wrapper_1, and set properties
  set block_name dac_prescaler_wrapper
  set block_cell_name dac_prescaler_wrapper_1
  if { [catch {set dac_prescaler_wrapper_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $dac_prescaler_wrapper_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: dac_rate_converter_0
  create_hier_cell_dac_rate_converter_0 [current_bd_instance .] dac_rate_converter_0

  # Create instance: dac_rate_converter_1
  create_hier_cell_dac_rate_converter_1 [current_bd_instance .] dac_rate_converter_1

  # Create instance: dac_reset_256, and set properties
  set dac_reset_256 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 dac_reset_256 ]

  # Create instance: dds_hier_0
  create_hier_cell_dds_hier_0 [current_bd_instance .] dds_hier_0

  # Create instance: dds_hier_1
  create_hier_cell_dds_hier_1 [current_bd_instance .] dds_hier_1

  # Create instance: lmh6401_hier
  create_hier_cell_lmh6401_hier [current_bd_instance .] lmh6401_hier

  # Create instance: noise_tracker
  create_hier_cell_noise_tracker [current_bd_instance .] noise_tracker

  # Create instance: ps8_0_axi_periph, and set properties
  set ps8_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps8_0_axi_periph ]
  set_property CONFIG.NUM_MI {12} $ps8_0_axi_periph


  # Create instance: rf_data_converter, and set properties
  set rf_data_converter [ create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter:2.6 rf_data_converter ]
  set_property -dict [list \
    CONFIG.ADC0_Band {0} \
    CONFIG.ADC0_Link_Coupling {1} \
    CONFIG.ADC0_Outclk_Freq {256.000} \
    CONFIG.ADC0_PLL_Enable {true} \
    CONFIG.ADC0_Refclk_Div {1} \
    CONFIG.ADC0_Refclk_Freq {409.600} \
    CONFIG.ADC0_Sampling_Rate {4.096} \
    CONFIG.ADC_Data_Type00 {0} \
    CONFIG.ADC_Data_Width00 {1} \
    CONFIG.ADC_Data_Width02 {1} \
    CONFIG.ADC_Decimation_Mode00 {8} \
    CONFIG.ADC_Decimation_Mode02 {8} \
    CONFIG.ADC_Slice00_Enable {true} \
    CONFIG.ADC_Slice02_Enable {true} \
    CONFIG.ADC_Slice20_Enable {false} \
    CONFIG.Axiclk_Freq {150.0} \
    CONFIG.Converter_Setup {1} \
    CONFIG.DAC0_PLL_Enable {true} \
    CONFIG.DAC0_Refclk_Freq {409.600} \
    CONFIG.DAC0_Sampling_Rate {4.096} \
    CONFIG.DAC_Slice00_Enable {true} \
    CONFIG.DAC_Slice01_Enable {true} \
    CONFIG.DAC_Slice03_Enable {false} \
    CONFIG.DAC_Slice13_Enable {false} \
  ] $rf_data_converter


  # Create instance: zynq_ultra_ps_e_0, and set properties
  set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0 ]
  set_property -dict [list \
    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
    CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {1} \
    CONFIG.PSU_MIO_13_POLARITY {Default} \
    CONFIG.PSU_MIO_20_POLARITY {Default} \
    CONFIG.PSU_MIO_21_POLARITY {Default} \
    CONFIG.PSU_MIO_22_POLARITY {Default} \
    CONFIG.PSU_MIO_23_POLARITY {Default} \
    CONFIG.PSU_MIO_24_POLARITY {Default} \
    CONFIG.PSU_MIO_25_POLARITY {Default} \
    CONFIG.PSU_MIO_26_POLARITY {Default} \
    CONFIG.PSU_MIO_31_POLARITY {Default} \
    CONFIG.PSU_MIO_38_POLARITY {Default} \
    CONFIG.PSU_MIO_43_POLARITY {Default} \
    CONFIG.PSU_MIO_44_POLARITY {Default} \
    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad\
SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU\
GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem\
3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out}\
\
    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
    CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1} \
    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} \
    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750} \
    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446} \
    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} \
    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} \
    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {149.998505} \
    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {150} \
    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} \
    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
    CONFIG.PSU__DDRC__CL {15} \
    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
    CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
    CONFIG.PSU__DDRC__CWL {14} \
    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
    CONFIG.PSU__DDRC__ECC {Disabled} \
    CONFIG.PSU__DDRC__FGRM {1X} \
    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
    CONFIG.PSU__DDRC__T_FAW {30.0} \
    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
    CONFIG.PSU__DDRC__T_RC {47.06} \
    CONFIG.PSU__DDRC__T_RCD {15} \
    CONFIG.PSU__DDRC__T_RP {15} \
    CONFIG.PSU__DDRC__VREF {1} \
    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__DLL__ISUSED {1} \
    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
    CONFIG.PSU__GEM3_COHERENCY {0} \
    CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__GEM__TSU__ENABLE {0} \
    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__GT__LINK_SPEED {HBR} \
    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
    CONFIG.PSU__PMU_COHERENCY {0} \
    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
    CONFIG.PSU__PMU__GPO2__POLARITY {low} \
    CONFIG.PSU__PMU__GPO3__ENABLE {1} \
    CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
    CONFIG.PSU__PMU__GPO3__POLARITY {low} \
    CONFIG.PSU__PMU__GPO4__ENABLE {1} \
    CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
    CONFIG.PSU__PMU__GPO4__POLARITY {low} \
    CONFIG.PSU__PMU__GPO5__ENABLE {1} \
    CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
    CONFIG.PSU__PMU__GPO5__POLARITY {low} \
    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
    CONFIG.PSU__PRESET_APPLIED {1} \
    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1}\
\
    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display\
Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1}\
\
    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
    CONFIG.PSU__QSPI_COHERENCY {0} \
    CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
    CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3} \
    CONFIG.PSU__SAXIGP2__DATA_WIDTH {128} \
    CONFIG.PSU__SD1_COHERENCY {0} \
    CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__SD1__CLK_100_SDR_OTAP_DLY {0x3} \
    CONFIG.PSU__SD1__CLK_200_SDR_OTAP_DLY {0x3} \
    CONFIG.PSU__SD1__CLK_50_DDR_ITAP_DLY {0x3D} \
    CONFIG.PSU__SD1__CLK_50_DDR_OTAP_DLY {0x4} \
    CONFIG.PSU__SD1__CLK_50_SDR_ITAP_DLY {0x15} \
    CONFIG.PSU__SD1__CLK_50_SDR_OTAP_DLY {0x5} \
    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__UART0__BAUD_RATE {115200} \
    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
    CONFIG.PSU__UART1__BAUD_RATE {115200} \
    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__UART1__PERIPHERAL__IO {EMIO} \
    CONFIG.PSU__USB0_COHERENCY {0} \
    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
    CONFIG.PSU__USE__IRQ0 {1} \
    CONFIG.PSU__USE__M_AXI_GP0 {1} \
    CONFIG.PSU__USE__M_AXI_GP1 {0} \
    CONFIG.PSU__USE__M_AXI_GP2 {0} \
    CONFIG.PSU__USE__S_AXI_GP2 {1} \
  ] $zynq_ultra_ps_e_0


  # Create interface connections
  connect_bd_intf_net -intf_net adc0_clk_1 [get_bd_intf_ports adc0_clk] [get_bd_intf_pins rf_data_converter/adc0_clk]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_smc/S00_AXI]
  connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
  connect_bd_intf_net -intf_net dac0_clk_1 [get_bd_intf_ports dac0_clk] [get_bd_intf_pins rf_data_converter/dac0_clk]
  connect_bd_intf_net -intf_net dac_prescaler_wrapper_0_m_axis [get_bd_intf_pins dac_prescaler_wrapper_0/m_axis] [get_bd_intf_pins rf_data_converter/s00_axis]
  connect_bd_intf_net -intf_net dac_prescaler_wrapper_1_m_axis [get_bd_intf_pins dac_prescaler_wrapper_1/m_axis] [get_bd_intf_pins rf_data_converter/s01_axis]
  connect_bd_intf_net -intf_net dac_rate_converter_0_M_AXIS [get_bd_intf_pins dac_prescaler_wrapper_0/s_axis] [get_bd_intf_pins dac_rate_converter_0/M_AXIS]
  connect_bd_intf_net -intf_net dac_rate_converter_1_M_AXIS [get_bd_intf_pins dac_prescaler_wrapper_1/s_axis] [get_bd_intf_pins dac_rate_converter_1/M_AXIS]
  connect_bd_intf_net -intf_net dds_hier_0_cos_out [get_bd_intf_pins dac_rate_converter_0/S_AXIS] [get_bd_intf_pins dds_hier_0/cos_out]
  connect_bd_intf_net -intf_net dds_hier_1_cos_out [get_bd_intf_pins dac_rate_converter_1/S_AXIS] [get_bd_intf_pins dds_hier_1/cos_out]
  connect_bd_intf_net -intf_net noise_tracker_m_axis [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins noise_tracker/m_axis]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins ps8_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M01_AXI [get_bd_intf_pins axi_gpio_adcio/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M02_AXI [get_bd_intf_pins axi_gpio_dac_scale_0/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M03_AXI [get_bd_intf_pins axi_gpio_dac_scale_1/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M04_AXI [get_bd_intf_pins axi_timer_0/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M05_AXI [get_bd_intf_pins dds_hier_0/S_AXI_PINC] [get_bd_intf_pins ps8_0_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M06_AXI [get_bd_intf_pins dds_hier_0/S_AXI_COS_SCALE] [get_bd_intf_pins ps8_0_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M07_AXI [get_bd_intf_pins dds_hier_1/S_AXI_PINC] [get_bd_intf_pins ps8_0_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M08_AXI [get_bd_intf_pins dds_hier_1/S_AXI_COS_SCALE] [get_bd_intf_pins ps8_0_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M09_AXI [get_bd_intf_pins lmh6401_hier/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M09_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M10_AXI [get_bd_intf_pins noise_tracker/S_AXI_noise_buf_cfg] [get_bd_intf_pins ps8_0_axi_periph/M10_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M11_AXI [get_bd_intf_pins ps8_0_axi_periph/M11_AXI] [get_bd_intf_pins rf_data_converter/s_axi]
  connect_bd_intf_net -intf_net rf_data_converter_m00_axis [get_bd_intf_pins noise_tracker/s00_axis_512] [get_bd_intf_pins rf_data_converter/m00_axis]
  connect_bd_intf_net -intf_net rf_data_converter_m02_axis [get_bd_intf_pins noise_tracker/s02_axis_512] [get_bd_intf_pins rf_data_converter/m02_axis]
  connect_bd_intf_net -intf_net rf_data_converter_vout00 [get_bd_intf_ports vout00] [get_bd_intf_pins rf_data_converter/vout00]
  connect_bd_intf_net -intf_net rf_data_converter_vout01 [get_bd_intf_ports vout01] [get_bd_intf_pins rf_data_converter/vout01]
  connect_bd_intf_net -intf_net sysref_in_1 [get_bd_intf_ports sysref_in] [get_bd_intf_pins rf_data_converter/sysref_in]
  connect_bd_intf_net -intf_net vin0_01_1 [get_bd_intf_ports vin0_01] [get_bd_intf_pins rf_data_converter/vin0_01]
  connect_bd_intf_net -intf_net vin0_23_1 [get_bd_intf_ports vin0_23] [get_bd_intf_pins rf_data_converter/vin0_23]
  connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins ps8_0_axi_periph/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]

  # Create port connections
  connect_bd_net -net ADCIO_1 [get_bd_ports ADCIO] [get_bd_pins axi_gpio_adcio/gpio_io_i]
  connect_bd_net -net adc_clk_512_gen_locked [get_bd_pins adc_clk_512_gen/locked] [get_bd_pins adc_reset_512/dcm_locked]
  connect_bd_net -net adc_clk_512_rst_cdc_dest_rst_out [get_bd_pins adc_reset_512/peripheral_aresetn] [get_bd_pins noise_tracker/axis_aresetn_512] [get_bd_pins rf_data_converter/m0_axis_aresetn]
  connect_bd_net -net adc_clk_gen_clk_out1 [get_bd_pins adc_clk_512_gen/clk_out1] [get_bd_pins adc_reset_512/slowest_sync_clk] [get_bd_pins noise_tracker/axis_aclk_512] [get_bd_pins rf_data_converter/m0_axis_aclk]
  connect_bd_net -net axi_dma_0_s2mm_introut [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
  connect_bd_net -net axi_gpio_dac_scale_0_gpio_io_o [get_bd_pins axi_gpio_dac_scale_0/gpio_io_o] [get_bd_pins dac_prescaler_wrapper_0/scale_factor]
  connect_bd_net -net axi_gpio_dac_scale_1_gpio_io_o [get_bd_pins axi_gpio_dac_scale_1/gpio_io_o] [get_bd_pins dac_prescaler_wrapper_1/scale_factor]
  connect_bd_net -net dac_clk_400_rst_cdc_dest_rst_out [get_bd_pins axi_gpio_dac_scale_0/s_axi_aresetn] [get_bd_pins axi_gpio_dac_scale_1/s_axi_aresetn] [get_bd_pins dac_prescaler_wrapper_0/reset_n] [get_bd_pins dac_prescaler_wrapper_1/reset_n] [get_bd_pins dac_rate_converter_0/aresetn] [get_bd_pins dac_rate_converter_1/aresetn] [get_bd_pins dac_reset_256/peripheral_aresetn] [get_bd_pins ps8_0_axi_periph/M02_ARESETN] [get_bd_pins ps8_0_axi_periph/M03_ARESETN] [get_bd_pins rf_data_converter/s0_axis_aresetn]
  connect_bd_net -net lmh6401_hier_cs_n [get_bd_ports cs_n] [get_bd_pins lmh6401_hier/cs_n]
  connect_bd_net -net lmh6401_hier_sck [get_bd_ports sck] [get_bd_pins lmh6401_hier/sck]
  connect_bd_net -net lmh6401_hier_sdi [get_bd_ports sdi] [get_bd_pins lmh6401_hier/sdi]
  connect_bd_net -net rf_data_converter_clk_adc0 [get_bd_pins adc_clk_512_gen/clk_in1] [get_bd_pins noise_tracker/clk_adc0_256] [get_bd_pins rf_data_converter/clk_adc0]
  connect_bd_net -net rf_data_converter_clk_dac0 [get_bd_pins axi_gpio_dac_scale_0/s_axi_aclk] [get_bd_pins axi_gpio_dac_scale_1/s_axi_aclk] [get_bd_pins dac_prescaler_wrapper_0/clk] [get_bd_pins dac_prescaler_wrapper_1/clk] [get_bd_pins dac_rate_converter_0/m_axis_aclk] [get_bd_pins dac_rate_converter_1/m_axis_aclk] [get_bd_pins dac_reset_256/slowest_sync_clk] [get_bd_pins ps8_0_axi_periph/M02_ACLK] [get_bd_pins ps8_0_axi_periph/M03_ACLK] [get_bd_pins rf_data_converter/clk_dac0] [get_bd_pins rf_data_converter/s0_axis_aclk]
  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins adc_clk_512_gen/resetn] [get_bd_pins adc_reset_512/ext_reset_in] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_gpio_adcio/s_axi_aresetn] [get_bd_pins axi_peripheral_reset/peripheral_aresetn] [get_bd_pins axi_smc/aresetn] [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins dac_rate_converter_0/s_axis_aresetn] [get_bd_pins dac_rate_converter_1/s_axis_aresetn] [get_bd_pins dac_reset_256/ext_reset_in] [get_bd_pins dds_hier_0/s_axi_aresetn] [get_bd_pins dds_hier_1/s_axi_aresetn] [get_bd_pins lmh6401_hier/s_axi_aresetn] [get_bd_pins noise_tracker/axis_aresetn_150] [get_bd_pins ps8_0_axi_periph/ARESETN] [get_bd_pins ps8_0_axi_periph/M00_ARESETN] [get_bd_pins ps8_0_axi_periph/M01_ARESETN] [get_bd_pins ps8_0_axi_periph/M04_ARESETN] [get_bd_pins ps8_0_axi_periph/M05_ARESETN] [get_bd_pins ps8_0_axi_periph/M06_ARESETN] [get_bd_pins ps8_0_axi_periph/M07_ARESETN] [get_bd_pins ps8_0_axi_periph/M08_ARESETN] [get_bd_pins ps8_0_axi_periph/M09_ARESETN] [get_bd_pins ps8_0_axi_periph/M10_ARESETN] [get_bd_pins ps8_0_axi_periph/M11_ARESETN] [get_bd_pins ps8_0_axi_periph/S00_ARESETN] [get_bd_pins rf_data_converter/s_axi_aresetn]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_gpio_adcio/s_axi_aclk] [get_bd_pins axi_peripheral_reset/slowest_sync_clk] [get_bd_pins axi_smc/aclk] [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins dac_rate_converter_0/s_axis_aclk] [get_bd_pins dac_rate_converter_1/s_axis_aclk] [get_bd_pins dds_hier_0/s_axi_aclk] [get_bd_pins dds_hier_1/s_axi_aclk] [get_bd_pins lmh6401_hier/s_axi_aclk] [get_bd_pins noise_tracker/axis_aclk_150] [get_bd_pins ps8_0_axi_periph/ACLK] [get_bd_pins ps8_0_axi_periph/M00_ACLK] [get_bd_pins ps8_0_axi_periph/M01_ACLK] [get_bd_pins ps8_0_axi_periph/M04_ACLK] [get_bd_pins ps8_0_axi_periph/M05_ACLK] [get_bd_pins ps8_0_axi_periph/M06_ACLK] [get_bd_pins ps8_0_axi_periph/M07_ACLK] [get_bd_pins ps8_0_axi_periph/M08_ACLK] [get_bd_pins ps8_0_axi_periph/M09_ACLK] [get_bd_pins ps8_0_axi_periph/M10_ACLK] [get_bd_pins ps8_0_axi_periph/M11_ACLK] [get_bd_pins ps8_0_axi_periph/S00_ACLK] [get_bd_pins rf_data_converter/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins axi_peripheral_reset/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]

  # Create address segments
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0xA0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA0080000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs lmh6401_hier/axi_fifo_lmh6401/S_AXI/Mem0] -force
  assign_bd_address -offset 0xA0010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs noise_tracker/axi_fifo_noise_buf_cfg/S_AXI/Mem0] -force
  assign_bd_address -offset 0xA00C0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs dds_hier_1/axi_fifo_pinc_1/S_AXI/Mem0] -force
  assign_bd_address -offset 0xA0020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs dds_hier_0/axi_fifo_pinc_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0xA00D0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs dds_hier_1/axi_fifo_scale_1/S_AXI/Mem0] -force
  assign_bd_address -offset 0xA0030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs dds_hier_0/axi_fifo_scale_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0xA00E0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_gpio_adcio/S_AXI/Reg] -force
  assign_bd_address -offset 0xA00A0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_gpio_dac_scale_0/S_AXI/Reg] -force
  assign_bd_address -offset 0xA00B0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_gpio_dac_scale_1/S_AXI/Reg] -force
  assign_bd_address -offset 0xA0090000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_timer_0/S_AXI/Reg] -force
  assign_bd_address -offset 0xA0040000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rf_data_converter/s_axi/Reg] -force

  # Exclude Address Segments
  exclude_bd_addr_seg -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.55895",
   "Default View_TopLeft":"2039,215",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port dac0_clk -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port vout00 -pg 1 -lvl 7 -x 2950 -y 80 -defaultsOSRD
preplace port vout01 -pg 1 -lvl 7 -x 2950 -y 230 -defaultsOSRD
preplace port adc0_clk -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port vin0_01 -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port vin0_23 -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_sck -pg 1 -lvl 7 -x 2950 -y 40 -defaultsOSRD
preplace port port-id_sdi -pg 1 -lvl 7 -x 2950 -y 60 -defaultsOSRD
preplace portBus ADCIO -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace portBus cs_n -pg 1 -lvl 7 -x 2950 -y 20 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 830 -y 700 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -x 2710 -y 330 -defaultsOSRD
preplace inst axi_peripheral_reset -pg 1 -lvl 2 -x 830 -y 880 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 1 -x 250 -y 670 -defaultsOSRD
preplace inst rf_data_converter -pg 1 -lvl 4 -x 1920 -y 370 -defaultsOSRD
preplace inst adc_clk_512_gen -pg 1 -lvl 4 -x 1920 -y 610 -defaultsOSRD
preplace inst dac_reset_256 -pg 1 -lvl 4 -x 1920 -y 940 -defaultsOSRD
preplace inst adc_reset_512 -pg 1 -lvl 4 -x 1920 -y 760 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 2 -x 830 -y 490 -defaultsOSRD
preplace inst axi_gpio_adcio -pg 1 -lvl 1 -x 250 -y 380 -defaultsOSRD
preplace inst dds_hier_0 -pg 1 -lvl 1 -x 250 -y 1030 -defaultsOSRD -resize 237 136
preplace inst dds_hier_1 -pg 1 -lvl 1 -x 250 -y 1200 -defaultsOSRD -resize 240 128
preplace inst dac_rate_converter_0 -pg 1 -lvl 2 -x 830 -y 1060 -defaultsOSRD
preplace inst dac_rate_converter_1 -pg 1 -lvl 2 -x 830 -y 1230 -defaultsOSRD
preplace inst lmh6401_hier -pg 1 -lvl 6 -x 2710 -y 160 -defaultsOSRD
preplace inst axi_gpio_dac_scale_0 -pg 1 -lvl 2 -x 830 -y 1410 -defaultsOSRD
preplace inst axi_gpio_dac_scale_1 -pg 1 -lvl 2 -x 830 -y 1550 -defaultsOSRD
preplace inst dac_prescaler_wrapper_0 -pg 1 -lvl 3 -x 1340 -y 1120 -defaultsOSRD
preplace inst dac_prescaler_wrapper_1 -pg 1 -lvl 3 -x 1340 -y 1280 -defaultsOSRD
preplace inst noise_tracker -pg 1 -lvl 5 -x 2350 -y 360 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 3 -x 1340 -y 710 -defaultsOSRD
preplace netloc ADCIO_1 1 0 2 20J 470 390
preplace netloc adc_clk_512_gen_locked 1 3 2 1720 100 2120
preplace netloc adc_clk_512_rst_cdc_dest_rst_out 1 3 2 1730 80 2190
preplace netloc adc_clk_gen_clk_out1 1 3 2 1710 90 2140
preplace netloc axi_dma_0_s2mm_introut 1 1 6 480 70 NJ 70 NJ 70 NJ 70 N 70 2890
preplace netloc axi_gpio_dac_scale_0_gpio_io_o 1 2 1 1180 1150n
preplace netloc axi_gpio_dac_scale_1_gpio_io_o 1 2 1 1190 1310n
preplace netloc dac_clk_400_rst_cdc_dest_rst_out 1 1 4 500 1330 1150 220 1630J 110 2110
preplace netloc lmh6401_hier_cs_n 1 6 1 2920 20n
preplace netloc lmh6401_hier_sck 1 6 1 2910 40n
preplace netloc lmh6401_hier_sdi 1 6 1 2930 60n
preplace netloc rf_data_converter_clk_adc0 1 3 2 1740 120 2170
preplace netloc rf_data_converter_clk_dac0 1 1 4 490 380 1170 210 1650 140 2100
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 0 6 70 590 420 600 1180 320 1590 130 2160 180 2500
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 60 580 400 610 1160 230 1690 160 2200 160 2520
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 510 1320 1140
preplace netloc adc0_clk_1 1 0 4 NJ 480 410J 240 NJ 240 1660J
preplace netloc axi_dma_0_M_AXI_S2MM 1 0 7 50 60 N 60 N 60 N 60 N 60 N 60 2900
preplace netloc axi_smc_M00_AXI 1 1 1 N 670
preplace netloc dac0_clk_1 1 0 4 NJ 460 430J 360 NJ 360 1600J
preplace netloc dac_prescaler_wrapper_0_m_axis 1 3 1 1680 260n
preplace netloc dac_prescaler_wrapper_1_m_axis 1 3 1 1700 280n
preplace netloc dac_rate_converter_0_M_AXIS 1 2 1 1180 1060n
preplace netloc dac_rate_converter_1_M_AXIS 1 2 1 1160 1230n
preplace netloc dds_hier_0_cos_out 1 1 1 NJ 1020
preplace netloc dds_hier_1_cos_out 1 1 1 NJ 1190
preplace netloc rf_data_converter_vout00 1 4 3 2180J 140 2500 80 NJ
preplace netloc rf_data_converter_vout01 1 4 3 2130J 230 N 230 NJ
preplace netloc sysref_in_1 1 0 4 NJ 500 440J 330 NJ 330 1620J
preplace netloc vin0_01_1 1 0 4 30J 270 420J 340 NJ 340 NJ
preplace netloc vin0_23_1 1 0 4 NJ 260 430J 350 NJ 350 1610J
preplace netloc noise_tracker_m_axis 1 5 1 2530 310n
preplace netloc rf_data_converter_m00_axis 1 4 1 N 310
preplace netloc rf_data_converter_m02_axis 1 4 1 N 330
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 1 1140J 430n
preplace netloc ps8_0_axi_periph_M00_AXI 1 3 3 1580 170 N 170 2510
preplace netloc ps8_0_axi_periph_M01_AXI 1 0 4 70 250 NJ 250 NJ 250 1550J
preplace netloc ps8_0_axi_periph_M02_AXI 1 1 3 460 260 NJ 260 1540J
preplace netloc ps8_0_axi_periph_M03_AXI 1 1 3 470 270 NJ 270 1530J
preplace netloc ps8_0_axi_periph_M04_AXI 1 1 3 510 290 NJ 290 1490J
preplace netloc ps8_0_axi_periph_M05_AXI 1 0 4 80 290 400J 280 NJ 280 1560J
preplace netloc ps8_0_axi_periph_M06_AXI 1 0 4 90 300 NJ 300 NJ 300 1520J
preplace netloc ps8_0_axi_periph_M07_AXI 1 0 4 40 280 390J 310 NJ 310 1510J
preplace netloc ps8_0_axi_periph_M08_AXI 1 0 4 100 490 450J 370 NJ 370 1500J
preplace netloc ps8_0_axi_periph_M09_AXI 1 3 3 1570 150 N 150 2520
preplace netloc ps8_0_axi_periph_M10_AXI 1 3 2 1640 180 2150
preplace netloc ps8_0_axi_periph_M11_AXI 1 3 1 1670 240n
levelinfo -pg 1 0 250 830 1340 1920 2350 2710 2950
pagesize -pg 1 -db -bbox -sgen -150 0 3070 1630
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_gid_msg -ssname BD::TCL -id 2050 -severity "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_top()
cr_bd_top ""
set_property REGISTERED_WITH_MANAGER "1" [get_files top.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files top.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse top.bd] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/dds_test.gen/sources_1/bd/top/hdl/top_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse top.bd] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xczu28dr-ffvg1517-2-e -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "incremental_checkpoint" -value "$proj_dir/dds_test.srcs/utils_1/imports/synth_1/top_wrapper.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xczu28dr-ffvg1517-2-e -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2022" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "ExploreWithRemap" -objects $obj
set_property -name "steps.place_design.args.directive" -value "EarlyBlockPlacement" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "AggressiveFanoutOpt" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
