
RFReceiverFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f04  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  080070ec  080070ec  000080ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071ac  080071ac  000090b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080071ac  080071ac  000090b4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080071ac  080071ac  000090b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071ac  080071ac  000081ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080071b0  080071b0  000081b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  080071b4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e4  200000b4  08007268  000090b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000598  08007268  00009598  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000090b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000131bf  00000000  00000000  000090dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002903  00000000  00000000  0001c29c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  0001eba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e1b  00000000  00000000  0001fd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b70d  00000000  00000000  00020ba3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001552e  00000000  00000000  0003c2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fe5c  00000000  00000000  000517de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f163a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053c0  00000000  00000000  000f1680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000f6a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200000b4 	.word	0x200000b4
 8000204:	00000000 	.word	0x00000000
 8000208:	080070d4 	.word	0x080070d4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200000b8 	.word	0x200000b8
 8000224:	080070d4 	.word	0x080070d4

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	@ 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__aeabi_d2uiz>:
 80009c4:	004a      	lsls	r2, r1, #1
 80009c6:	d211      	bcs.n	80009ec <__aeabi_d2uiz+0x28>
 80009c8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009cc:	d211      	bcs.n	80009f2 <__aeabi_d2uiz+0x2e>
 80009ce:	d50d      	bpl.n	80009ec <__aeabi_d2uiz+0x28>
 80009d0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009d4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d8:	d40e      	bmi.n	80009f8 <__aeabi_d2uiz+0x34>
 80009da:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009e2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009e6:	fa23 f002 	lsr.w	r0, r3, r2
 80009ea:	4770      	bx	lr
 80009ec:	f04f 0000 	mov.w	r0, #0
 80009f0:	4770      	bx	lr
 80009f2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009f6:	d102      	bne.n	80009fe <__aeabi_d2uiz+0x3a>
 80009f8:	f04f 30ff 	mov.w	r0, #4294967295
 80009fc:	4770      	bx	lr
 80009fe:	f04f 0000 	mov.w	r0, #0
 8000a02:	4770      	bx	lr

08000a04 <__aeabi_d2f>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a0c:	bf24      	itt	cs
 8000a0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a16:	d90d      	bls.n	8000a34 <__aeabi_d2f+0x30>
 8000a18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a2c:	bf08      	it	eq
 8000a2e:	f020 0001 	biceq.w	r0, r0, #1
 8000a32:	4770      	bx	lr
 8000a34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a38:	d121      	bne.n	8000a7e <__aeabi_d2f+0x7a>
 8000a3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a3e:	bfbc      	itt	lt
 8000a40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a44:	4770      	bxlt	lr
 8000a46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a4e:	f1c2 0218 	rsb	r2, r2, #24
 8000a52:	f1c2 0c20 	rsb	ip, r2, #32
 8000a56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a5e:	bf18      	it	ne
 8000a60:	f040 0001 	orrne.w	r0, r0, #1
 8000a64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a70:	ea40 000c 	orr.w	r0, r0, ip
 8000a74:	fa23 f302 	lsr.w	r3, r3, r2
 8000a78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a7c:	e7cc      	b.n	8000a18 <__aeabi_d2f+0x14>
 8000a7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a82:	d107      	bne.n	8000a94 <__aeabi_d2f+0x90>
 8000a84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a88:	bf1e      	ittt	ne
 8000a8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a92:	4770      	bxne	lr
 8000a94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_frsub>:
 8000aa4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa8:	e002      	b.n	8000ab0 <__addsf3>
 8000aaa:	bf00      	nop

08000aac <__aeabi_fsub>:
 8000aac:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ab0 <__addsf3>:
 8000ab0:	0042      	lsls	r2, r0, #1
 8000ab2:	bf1f      	itttt	ne
 8000ab4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab8:	ea92 0f03 	teqne	r2, r3
 8000abc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ac0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ac4:	d06a      	beq.n	8000b9c <__addsf3+0xec>
 8000ac6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ace:	bfc1      	itttt	gt
 8000ad0:	18d2      	addgt	r2, r2, r3
 8000ad2:	4041      	eorgt	r1, r0
 8000ad4:	4048      	eorgt	r0, r1
 8000ad6:	4041      	eorgt	r1, r0
 8000ad8:	bfb8      	it	lt
 8000ada:	425b      	neglt	r3, r3
 8000adc:	2b19      	cmp	r3, #25
 8000ade:	bf88      	it	hi
 8000ae0:	4770      	bxhi	lr
 8000ae2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ae6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aea:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000af6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000afa:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000afe:	bf18      	it	ne
 8000b00:	4249      	negne	r1, r1
 8000b02:	ea92 0f03 	teq	r2, r3
 8000b06:	d03f      	beq.n	8000b88 <__addsf3+0xd8>
 8000b08:	f1a2 0201 	sub.w	r2, r2, #1
 8000b0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b10:	eb10 000c 	adds.w	r0, r0, ip
 8000b14:	f1c3 0320 	rsb	r3, r3, #32
 8000b18:	fa01 f103 	lsl.w	r1, r1, r3
 8000b1c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b20:	d502      	bpl.n	8000b28 <__addsf3+0x78>
 8000b22:	4249      	negs	r1, r1
 8000b24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b28:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b2c:	d313      	bcc.n	8000b56 <__addsf3+0xa6>
 8000b2e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b32:	d306      	bcc.n	8000b42 <__addsf3+0x92>
 8000b34:	0840      	lsrs	r0, r0, #1
 8000b36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b3a:	f102 0201 	add.w	r2, r2, #1
 8000b3e:	2afe      	cmp	r2, #254	@ 0xfe
 8000b40:	d251      	bcs.n	8000be6 <__addsf3+0x136>
 8000b42:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b4a:	bf08      	it	eq
 8000b4c:	f020 0001 	biceq.w	r0, r0, #1
 8000b50:	ea40 0003 	orr.w	r0, r0, r3
 8000b54:	4770      	bx	lr
 8000b56:	0049      	lsls	r1, r1, #1
 8000b58:	eb40 0000 	adc.w	r0, r0, r0
 8000b5c:	3a01      	subs	r2, #1
 8000b5e:	bf28      	it	cs
 8000b60:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b64:	d2ed      	bcs.n	8000b42 <__addsf3+0x92>
 8000b66:	fab0 fc80 	clz	ip, r0
 8000b6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b76:	bfaa      	itet	ge
 8000b78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b7c:	4252      	neglt	r2, r2
 8000b7e:	4318      	orrge	r0, r3
 8000b80:	bfbc      	itt	lt
 8000b82:	40d0      	lsrlt	r0, r2
 8000b84:	4318      	orrlt	r0, r3
 8000b86:	4770      	bx	lr
 8000b88:	f092 0f00 	teq	r2, #0
 8000b8c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b90:	bf06      	itte	eq
 8000b92:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b96:	3201      	addeq	r2, #1
 8000b98:	3b01      	subne	r3, #1
 8000b9a:	e7b5      	b.n	8000b08 <__addsf3+0x58>
 8000b9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ba0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ba4:	bf18      	it	ne
 8000ba6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000baa:	d021      	beq.n	8000bf0 <__addsf3+0x140>
 8000bac:	ea92 0f03 	teq	r2, r3
 8000bb0:	d004      	beq.n	8000bbc <__addsf3+0x10c>
 8000bb2:	f092 0f00 	teq	r2, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	4608      	moveq	r0, r1
 8000bba:	4770      	bx	lr
 8000bbc:	ea90 0f01 	teq	r0, r1
 8000bc0:	bf1c      	itt	ne
 8000bc2:	2000      	movne	r0, #0
 8000bc4:	4770      	bxne	lr
 8000bc6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bca:	d104      	bne.n	8000bd6 <__addsf3+0x126>
 8000bcc:	0040      	lsls	r0, r0, #1
 8000bce:	bf28      	it	cs
 8000bd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bd4:	4770      	bx	lr
 8000bd6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bda:	bf3c      	itt	cc
 8000bdc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000be0:	4770      	bxcc	lr
 8000be2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bee:	4770      	bx	lr
 8000bf0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bf4:	bf16      	itet	ne
 8000bf6:	4608      	movne	r0, r1
 8000bf8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bfc:	4601      	movne	r1, r0
 8000bfe:	0242      	lsls	r2, r0, #9
 8000c00:	bf06      	itte	eq
 8000c02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c06:	ea90 0f01 	teqeq	r0, r1
 8000c0a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_ui2f>:
 8000c10:	f04f 0300 	mov.w	r3, #0
 8000c14:	e004      	b.n	8000c20 <__aeabi_i2f+0x8>
 8000c16:	bf00      	nop

08000c18 <__aeabi_i2f>:
 8000c18:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c1c:	bf48      	it	mi
 8000c1e:	4240      	negmi	r0, r0
 8000c20:	ea5f 0c00 	movs.w	ip, r0
 8000c24:	bf08      	it	eq
 8000c26:	4770      	bxeq	lr
 8000c28:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c2c:	4601      	mov	r1, r0
 8000c2e:	f04f 0000 	mov.w	r0, #0
 8000c32:	e01c      	b.n	8000c6e <__aeabi_l2f+0x2a>

08000c34 <__aeabi_ul2f>:
 8000c34:	ea50 0201 	orrs.w	r2, r0, r1
 8000c38:	bf08      	it	eq
 8000c3a:	4770      	bxeq	lr
 8000c3c:	f04f 0300 	mov.w	r3, #0
 8000c40:	e00a      	b.n	8000c58 <__aeabi_l2f+0x14>
 8000c42:	bf00      	nop

08000c44 <__aeabi_l2f>:
 8000c44:	ea50 0201 	orrs.w	r2, r0, r1
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c50:	d502      	bpl.n	8000c58 <__aeabi_l2f+0x14>
 8000c52:	4240      	negs	r0, r0
 8000c54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c58:	ea5f 0c01 	movs.w	ip, r1
 8000c5c:	bf02      	ittt	eq
 8000c5e:	4684      	moveq	ip, r0
 8000c60:	4601      	moveq	r1, r0
 8000c62:	2000      	moveq	r0, #0
 8000c64:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c68:	bf08      	it	eq
 8000c6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c6e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c72:	fabc f28c 	clz	r2, ip
 8000c76:	3a08      	subs	r2, #8
 8000c78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c7c:	db10      	blt.n	8000ca0 <__aeabi_l2f+0x5c>
 8000c7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c82:	4463      	add	r3, ip
 8000c84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c88:	f1c2 0220 	rsb	r2, r2, #32
 8000c8c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c90:	fa20 f202 	lsr.w	r2, r0, r2
 8000c94:	eb43 0002 	adc.w	r0, r3, r2
 8000c98:	bf08      	it	eq
 8000c9a:	f020 0001 	biceq.w	r0, r0, #1
 8000c9e:	4770      	bx	lr
 8000ca0:	f102 0220 	add.w	r2, r2, #32
 8000ca4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca8:	f1c2 0220 	rsb	r2, r2, #32
 8000cac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cb0:	fa21 f202 	lsr.w	r2, r1, r2
 8000cb4:	eb43 0002 	adc.w	r0, r3, r2
 8000cb8:	bf08      	it	eq
 8000cba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cbe:	4770      	bx	lr

08000cc0 <__aeabi_fmul>:
 8000cc0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cc4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc8:	bf1e      	ittt	ne
 8000cca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cce:	ea92 0f0c 	teqne	r2, ip
 8000cd2:	ea93 0f0c 	teqne	r3, ip
 8000cd6:	d06f      	beq.n	8000db8 <__aeabi_fmul+0xf8>
 8000cd8:	441a      	add	r2, r3
 8000cda:	ea80 0c01 	eor.w	ip, r0, r1
 8000cde:	0240      	lsls	r0, r0, #9
 8000ce0:	bf18      	it	ne
 8000ce2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ce6:	d01e      	beq.n	8000d26 <__aeabi_fmul+0x66>
 8000ce8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cec:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cf0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cf4:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cfc:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d00:	bf3e      	ittt	cc
 8000d02:	0049      	lslcc	r1, r1, #1
 8000d04:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d08:	005b      	lslcc	r3, r3, #1
 8000d0a:	ea40 0001 	orr.w	r0, r0, r1
 8000d0e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d12:	2afd      	cmp	r2, #253	@ 0xfd
 8000d14:	d81d      	bhi.n	8000d52 <__aeabi_fmul+0x92>
 8000d16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d1a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d1e:	bf08      	it	eq
 8000d20:	f020 0001 	biceq.w	r0, r0, #1
 8000d24:	4770      	bx	lr
 8000d26:	f090 0f00 	teq	r0, #0
 8000d2a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d2e:	bf08      	it	eq
 8000d30:	0249      	lsleq	r1, r1, #9
 8000d32:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d36:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d3a:	3a7f      	subs	r2, #127	@ 0x7f
 8000d3c:	bfc2      	ittt	gt
 8000d3e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d42:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d46:	4770      	bxgt	lr
 8000d48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	3a01      	subs	r2, #1
 8000d52:	dc5d      	bgt.n	8000e10 <__aeabi_fmul+0x150>
 8000d54:	f112 0f19 	cmn.w	r2, #25
 8000d58:	bfdc      	itt	le
 8000d5a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d5e:	4770      	bxle	lr
 8000d60:	f1c2 0200 	rsb	r2, r2, #0
 8000d64:	0041      	lsls	r1, r0, #1
 8000d66:	fa21 f102 	lsr.w	r1, r1, r2
 8000d6a:	f1c2 0220 	rsb	r2, r2, #32
 8000d6e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d72:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d76:	f140 0000 	adc.w	r0, r0, #0
 8000d7a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d7e:	bf08      	it	eq
 8000d80:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d84:	4770      	bx	lr
 8000d86:	f092 0f00 	teq	r2, #0
 8000d8a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d8e:	bf02      	ittt	eq
 8000d90:	0040      	lsleq	r0, r0, #1
 8000d92:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d96:	3a01      	subeq	r2, #1
 8000d98:	d0f9      	beq.n	8000d8e <__aeabi_fmul+0xce>
 8000d9a:	ea40 000c 	orr.w	r0, r0, ip
 8000d9e:	f093 0f00 	teq	r3, #0
 8000da2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000da6:	bf02      	ittt	eq
 8000da8:	0049      	lsleq	r1, r1, #1
 8000daa:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dae:	3b01      	subeq	r3, #1
 8000db0:	d0f9      	beq.n	8000da6 <__aeabi_fmul+0xe6>
 8000db2:	ea41 010c 	orr.w	r1, r1, ip
 8000db6:	e78f      	b.n	8000cd8 <__aeabi_fmul+0x18>
 8000db8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dbc:	ea92 0f0c 	teq	r2, ip
 8000dc0:	bf18      	it	ne
 8000dc2:	ea93 0f0c 	teqne	r3, ip
 8000dc6:	d00a      	beq.n	8000dde <__aeabi_fmul+0x11e>
 8000dc8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dcc:	bf18      	it	ne
 8000dce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dd2:	d1d8      	bne.n	8000d86 <__aeabi_fmul+0xc6>
 8000dd4:	ea80 0001 	eor.w	r0, r0, r1
 8000dd8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ddc:	4770      	bx	lr
 8000dde:	f090 0f00 	teq	r0, #0
 8000de2:	bf17      	itett	ne
 8000de4:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de8:	4608      	moveq	r0, r1
 8000dea:	f091 0f00 	teqne	r1, #0
 8000dee:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000df2:	d014      	beq.n	8000e1e <__aeabi_fmul+0x15e>
 8000df4:	ea92 0f0c 	teq	r2, ip
 8000df8:	d101      	bne.n	8000dfe <__aeabi_fmul+0x13e>
 8000dfa:	0242      	lsls	r2, r0, #9
 8000dfc:	d10f      	bne.n	8000e1e <__aeabi_fmul+0x15e>
 8000dfe:	ea93 0f0c 	teq	r3, ip
 8000e02:	d103      	bne.n	8000e0c <__aeabi_fmul+0x14c>
 8000e04:	024b      	lsls	r3, r1, #9
 8000e06:	bf18      	it	ne
 8000e08:	4608      	movne	r0, r1
 8000e0a:	d108      	bne.n	8000e1e <__aeabi_fmul+0x15e>
 8000e0c:	ea80 0001 	eor.w	r0, r0, r1
 8000e10:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e14:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e18:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e1c:	4770      	bx	lr
 8000e1e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e22:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e26:	4770      	bx	lr

08000e28 <__aeabi_fdiv>:
 8000e28:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e30:	bf1e      	ittt	ne
 8000e32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e36:	ea92 0f0c 	teqne	r2, ip
 8000e3a:	ea93 0f0c 	teqne	r3, ip
 8000e3e:	d069      	beq.n	8000f14 <__aeabi_fdiv+0xec>
 8000e40:	eba2 0203 	sub.w	r2, r2, r3
 8000e44:	ea80 0c01 	eor.w	ip, r0, r1
 8000e48:	0249      	lsls	r1, r1, #9
 8000e4a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e4e:	d037      	beq.n	8000ec0 <__aeabi_fdiv+0x98>
 8000e50:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e54:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e58:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e5c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e60:	428b      	cmp	r3, r1
 8000e62:	bf38      	it	cc
 8000e64:	005b      	lslcc	r3, r3, #1
 8000e66:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e6a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	bf24      	itt	cs
 8000e72:	1a5b      	subcs	r3, r3, r1
 8000e74:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e78:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e82:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e86:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e8a:	bf24      	itt	cs
 8000e8c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e90:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e94:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e98:	bf24      	itt	cs
 8000e9a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e9e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ea2:	011b      	lsls	r3, r3, #4
 8000ea4:	bf18      	it	ne
 8000ea6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000eaa:	d1e0      	bne.n	8000e6e <__aeabi_fdiv+0x46>
 8000eac:	2afd      	cmp	r2, #253	@ 0xfd
 8000eae:	f63f af50 	bhi.w	8000d52 <__aeabi_fmul+0x92>
 8000eb2:	428b      	cmp	r3, r1
 8000eb4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb8:	bf08      	it	eq
 8000eba:	f020 0001 	biceq.w	r0, r0, #1
 8000ebe:	4770      	bx	lr
 8000ec0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ec4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec8:	327f      	adds	r2, #127	@ 0x7f
 8000eca:	bfc2      	ittt	gt
 8000ecc:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ed0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ed4:	4770      	bxgt	lr
 8000ed6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eda:	f04f 0300 	mov.w	r3, #0
 8000ede:	3a01      	subs	r2, #1
 8000ee0:	e737      	b.n	8000d52 <__aeabi_fmul+0x92>
 8000ee2:	f092 0f00 	teq	r2, #0
 8000ee6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0040      	lsleq	r0, r0, #1
 8000eee:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ef2:	3a01      	subeq	r2, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fdiv+0xc2>
 8000ef6:	ea40 000c 	orr.w	r0, r0, ip
 8000efa:	f093 0f00 	teq	r3, #0
 8000efe:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0049      	lsleq	r1, r1, #1
 8000f06:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f0a:	3b01      	subeq	r3, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fdiv+0xda>
 8000f0e:	ea41 010c 	orr.w	r1, r1, ip
 8000f12:	e795      	b.n	8000e40 <__aeabi_fdiv+0x18>
 8000f14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f18:	ea92 0f0c 	teq	r2, ip
 8000f1c:	d108      	bne.n	8000f30 <__aeabi_fdiv+0x108>
 8000f1e:	0242      	lsls	r2, r0, #9
 8000f20:	f47f af7d 	bne.w	8000e1e <__aeabi_fmul+0x15e>
 8000f24:	ea93 0f0c 	teq	r3, ip
 8000f28:	f47f af70 	bne.w	8000e0c <__aeabi_fmul+0x14c>
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	e776      	b.n	8000e1e <__aeabi_fmul+0x15e>
 8000f30:	ea93 0f0c 	teq	r3, ip
 8000f34:	d104      	bne.n	8000f40 <__aeabi_fdiv+0x118>
 8000f36:	024b      	lsls	r3, r1, #9
 8000f38:	f43f af4c 	beq.w	8000dd4 <__aeabi_fmul+0x114>
 8000f3c:	4608      	mov	r0, r1
 8000f3e:	e76e      	b.n	8000e1e <__aeabi_fmul+0x15e>
 8000f40:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f44:	bf18      	it	ne
 8000f46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f4a:	d1ca      	bne.n	8000ee2 <__aeabi_fdiv+0xba>
 8000f4c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f50:	f47f af5c 	bne.w	8000e0c <__aeabi_fmul+0x14c>
 8000f54:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f58:	f47f af3c 	bne.w	8000dd4 <__aeabi_fmul+0x114>
 8000f5c:	e75f      	b.n	8000e1e <__aeabi_fmul+0x15e>
 8000f5e:	bf00      	nop

08000f60 <__gesf2>:
 8000f60:	f04f 3cff 	mov.w	ip, #4294967295
 8000f64:	e006      	b.n	8000f74 <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__lesf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	e002      	b.n	8000f74 <__cmpsf2+0x4>
 8000f6e:	bf00      	nop

08000f70 <__cmpsf2>:
 8000f70:	f04f 0c01 	mov.w	ip, #1
 8000f74:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f78:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f84:	bf18      	it	ne
 8000f86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f8a:	d011      	beq.n	8000fb0 <__cmpsf2+0x40>
 8000f8c:	b001      	add	sp, #4
 8000f8e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f92:	bf18      	it	ne
 8000f94:	ea90 0f01 	teqne	r0, r1
 8000f98:	bf58      	it	pl
 8000f9a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f9e:	bf88      	it	hi
 8000fa0:	17c8      	asrhi	r0, r1, #31
 8000fa2:	bf38      	it	cc
 8000fa4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa8:	bf18      	it	ne
 8000faa:	f040 0001 	orrne.w	r0, r0, #1
 8000fae:	4770      	bx	lr
 8000fb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fb4:	d102      	bne.n	8000fbc <__cmpsf2+0x4c>
 8000fb6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fba:	d105      	bne.n	8000fc8 <__cmpsf2+0x58>
 8000fbc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fc0:	d1e4      	bne.n	8000f8c <__cmpsf2+0x1c>
 8000fc2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fc6:	d0e1      	beq.n	8000f8c <__cmpsf2+0x1c>
 8000fc8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <__aeabi_cfrcmple>:
 8000fd0:	4684      	mov	ip, r0
 8000fd2:	4608      	mov	r0, r1
 8000fd4:	4661      	mov	r1, ip
 8000fd6:	e7ff      	b.n	8000fd8 <__aeabi_cfcmpeq>

08000fd8 <__aeabi_cfcmpeq>:
 8000fd8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fda:	f7ff ffc9 	bl	8000f70 <__cmpsf2>
 8000fde:	2800      	cmp	r0, #0
 8000fe0:	bf48      	it	mi
 8000fe2:	f110 0f00 	cmnmi.w	r0, #0
 8000fe6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe8 <__aeabi_fcmpeq>:
 8000fe8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fec:	f7ff fff4 	bl	8000fd8 <__aeabi_cfcmpeq>
 8000ff0:	bf0c      	ite	eq
 8000ff2:	2001      	moveq	r0, #1
 8000ff4:	2000      	movne	r0, #0
 8000ff6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ffa:	bf00      	nop

08000ffc <__aeabi_fcmplt>:
 8000ffc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001000:	f7ff ffea 	bl	8000fd8 <__aeabi_cfcmpeq>
 8001004:	bf34      	ite	cc
 8001006:	2001      	movcc	r0, #1
 8001008:	2000      	movcs	r0, #0
 800100a:	f85d fb08 	ldr.w	pc, [sp], #8
 800100e:	bf00      	nop

08001010 <__aeabi_fcmple>:
 8001010:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001014:	f7ff ffe0 	bl	8000fd8 <__aeabi_cfcmpeq>
 8001018:	bf94      	ite	ls
 800101a:	2001      	movls	r0, #1
 800101c:	2000      	movhi	r0, #0
 800101e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001022:	bf00      	nop

08001024 <__aeabi_fcmpge>:
 8001024:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001028:	f7ff ffd2 	bl	8000fd0 <__aeabi_cfrcmple>
 800102c:	bf94      	ite	ls
 800102e:	2001      	movls	r0, #1
 8001030:	2000      	movhi	r0, #0
 8001032:	f85d fb08 	ldr.w	pc, [sp], #8
 8001036:	bf00      	nop

08001038 <__aeabi_fcmpgt>:
 8001038:	f84d ed08 	str.w	lr, [sp, #-8]!
 800103c:	f7ff ffc8 	bl	8000fd0 <__aeabi_cfrcmple>
 8001040:	bf34      	ite	cc
 8001042:	2001      	movcc	r0, #1
 8001044:	2000      	movcs	r0, #0
 8001046:	f85d fb08 	ldr.w	pc, [sp], #8
 800104a:	bf00      	nop

0800104c <__aeabi_f2iz>:
 800104c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001050:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001054:	d30f      	bcc.n	8001076 <__aeabi_f2iz+0x2a>
 8001056:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800105a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800105e:	d90d      	bls.n	800107c <__aeabi_f2iz+0x30>
 8001060:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001064:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001068:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800106c:	fa23 f002 	lsr.w	r0, r3, r2
 8001070:	bf18      	it	ne
 8001072:	4240      	negne	r0, r0
 8001074:	4770      	bx	lr
 8001076:	f04f 0000 	mov.w	r0, #0
 800107a:	4770      	bx	lr
 800107c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001080:	d101      	bne.n	8001086 <__aeabi_f2iz+0x3a>
 8001082:	0242      	lsls	r2, r0, #9
 8001084:	d105      	bne.n	8001092 <__aeabi_f2iz+0x46>
 8001086:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800108a:	bf08      	it	eq
 800108c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr

08001098 <__aeabi_f2uiz>:
 8001098:	0042      	lsls	r2, r0, #1
 800109a:	d20e      	bcs.n	80010ba <__aeabi_f2uiz+0x22>
 800109c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010a0:	d30b      	bcc.n	80010ba <__aeabi_f2uiz+0x22>
 80010a2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010a6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010aa:	d409      	bmi.n	80010c0 <__aeabi_f2uiz+0x28>
 80010ac:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010b4:	fa23 f002 	lsr.w	r0, r3, r2
 80010b8:	4770      	bx	lr
 80010ba:	f04f 0000 	mov.w	r0, #0
 80010be:	4770      	bx	lr
 80010c0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010c4:	d101      	bne.n	80010ca <__aeabi_f2uiz+0x32>
 80010c6:	0242      	lsls	r2, r0, #9
 80010c8:	d102      	bne.n	80010d0 <__aeabi_f2uiz+0x38>
 80010ca:	f04f 30ff 	mov.w	r0, #4294967295
 80010ce:	4770      	bx	lr
 80010d0:	f04f 0000 	mov.w	r0, #0
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop

080010d8 <PulsePin_init>:
static Pulse_Pin_Typedef pin_list[MAX_PINS];
static int nb_pins = 0;


Pulse_Pin_Typedef PulsePin_init(GPIO_TypeDef *pin_port, uint16_t pin, TIM_HandleTypeDef *htim, HAL_TIM_ActiveChannel tim_channel)
{
 80010d8:	b5b0      	push	{r4, r5, r7, lr}
 80010da:	b08a      	sub	sp, #40	@ 0x28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	603b      	str	r3, [r7, #0]
 80010e4:	4613      	mov	r3, r2
 80010e6:	80fb      	strh	r3, [r7, #6]
	  HAL_TIM_OC_Stop_IT(htim, tim_channel);
 80010e8:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80010ec:	4619      	mov	r1, r3
 80010ee:	6838      	ldr	r0, [r7, #0]
 80010f0:	f004 f958 	bl	80053a4 <HAL_TIM_OC_Stop_IT>
	  int pin_id = set_oc_callback(htim, tim_channel, &_Stop_Pulse);
 80010f4:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80010f8:	4a18      	ldr	r2, [pc, #96]	@ (800115c <PulsePin_init+0x84>)
 80010fa:	4619      	mov	r1, r3
 80010fc:	6838      	ldr	r0, [r7, #0]
 80010fe:	f000 fd2d 	bl	8001b5c <set_oc_callback>
 8001102:	6278      	str	r0, [r7, #36]	@ 0x24

	  Pulse_Pin_Typedef pin_struct = {
 8001104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	617b      	str	r3, [r7, #20]
 800110c:	88fb      	ldrh	r3, [r7, #6]
 800110e:	833b      	strh	r3, [r7, #24]
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	61fb      	str	r3, [r7, #28]
 8001114:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001118:	f887 3020 	strb.w	r3, [r7, #32]
		  .pin_port = pin_port,
		  .pin = pin,
		  .htim = htim,
		  .channel = tim_channel
	  };
	  pin_list[nb_pins] = pin_struct;
 800111c:	4b10      	ldr	r3, [pc, #64]	@ (8001160 <PulsePin_init+0x88>)
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	4910      	ldr	r1, [pc, #64]	@ (8001164 <PulsePin_init+0x8c>)
 8001122:	4613      	mov	r3, r2
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	4413      	add	r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	440b      	add	r3, r1
 800112c:	461d      	mov	r5, r3
 800112e:	f107 0410 	add.w	r4, r7, #16
 8001132:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001134:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001136:	6823      	ldr	r3, [r4, #0]
 8001138:	602b      	str	r3, [r5, #0]
	  nb_pins++;
 800113a:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <PulsePin_init+0x88>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	3301      	adds	r3, #1
 8001140:	4a07      	ldr	r2, [pc, #28]	@ (8001160 <PulsePin_init+0x88>)
 8001142:	6013      	str	r3, [r2, #0]

	  return pin_struct;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	461d      	mov	r5, r3
 8001148:	f107 0410 	add.w	r4, r7, #16
 800114c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800114e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001150:	6823      	ldr	r3, [r4, #0]
 8001152:	602b      	str	r3, [r5, #0]
}
 8001154:	68f8      	ldr	r0, [r7, #12]
 8001156:	3728      	adds	r7, #40	@ 0x28
 8001158:	46bd      	mov	sp, r7
 800115a:	bdb0      	pop	{r4, r5, r7, pc}
 800115c:	080011db 	.word	0x080011db
 8001160:	2000010c 	.word	0x2000010c
 8001164:	200000d0 	.word	0x200000d0

08001168 <PulsePin>:

void PulsePin(Pulse_Pin_Typedef pin, uint16_t time)
{
 8001168:	b084      	sub	sp, #16
 800116a:	b580      	push	{r7, lr}
 800116c:	af00      	add	r7, sp, #0
 800116e:	f107 0c08 	add.w	ip, r7, #8
 8001172:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	  __HAL_TIM_SET_COMPARE(pin.htim, pin.channel, time);
 8001176:	7e3b      	ldrb	r3, [r7, #24]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d104      	bne.n	8001186 <PulsePin+0x1e>
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	8bba      	ldrh	r2, [r7, #28]
 8001182:	635a      	str	r2, [r3, #52]	@ 0x34
 8001184:	e013      	b.n	80011ae <PulsePin+0x46>
 8001186:	7e3b      	ldrb	r3, [r7, #24]
 8001188:	2b04      	cmp	r3, #4
 800118a:	d104      	bne.n	8001196 <PulsePin+0x2e>
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	8bbb      	ldrh	r3, [r7, #28]
 8001192:	6393      	str	r3, [r2, #56]	@ 0x38
 8001194:	e00b      	b.n	80011ae <PulsePin+0x46>
 8001196:	7e3b      	ldrb	r3, [r7, #24]
 8001198:	2b08      	cmp	r3, #8
 800119a:	d104      	bne.n	80011a6 <PulsePin+0x3e>
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	8bbb      	ldrh	r3, [r7, #28]
 80011a2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80011a4:	e003      	b.n	80011ae <PulsePin+0x46>
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	8bbb      	ldrh	r3, [r7, #28]
 80011ac:	6413      	str	r3, [r2, #64]	@ 0x40
	  HAL_GPIO_WritePin(pin.pin_port, pin.pin, 1);
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	8a39      	ldrh	r1, [r7, #16]
 80011b2:	2201      	movs	r2, #1
 80011b4:	4618      	mov	r0, r3
 80011b6:	f002 fa3e 	bl	8003636 <HAL_GPIO_WritePin>
	  __HAL_TIM_SET_COUNTER(pin.htim, 0);
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2200      	movs	r2, #0
 80011c0:	625a      	str	r2, [r3, #36]	@ 0x24
	  HAL_TIM_OC_Start_IT(pin.htim, pin.channel);
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	7e3a      	ldrb	r2, [r7, #24]
 80011c6:	4611      	mov	r1, r2
 80011c8:	4618      	mov	r0, r3
 80011ca:	f003 ffe3 	bl	8005194 <HAL_TIM_OC_Start_IT>
}
 80011ce:	bf00      	nop
 80011d0:	46bd      	mov	sp, r7
 80011d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011d6:	b004      	add	sp, #16
 80011d8:	4770      	bx	lr

080011da <_Stop_Pulse>:


void _Stop_Pulse(int pin_id)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	b088      	sub	sp, #32
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
	Pulse_Pin_Typedef pin = _find_pulse_pin(pin_id);
 80011e2:	f107 030c 	add.w	r3, r7, #12
 80011e6:	6879      	ldr	r1, [r7, #4]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f000 f811 	bl	8001210 <_find_pulse_pin>
	HAL_GPIO_WritePin(pin.pin_port, pin.pin, 0);
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	8ab9      	ldrh	r1, [r7, #20]
 80011f2:	2200      	movs	r2, #0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f002 fa1e 	bl	8003636 <HAL_GPIO_WritePin>
	HAL_TIM_OC_Stop_IT(pin.htim, pin.channel);
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	7f3a      	ldrb	r2, [r7, #28]
 80011fe:	4611      	mov	r1, r2
 8001200:	4618      	mov	r0, r3
 8001202:	f004 f8cf 	bl	80053a4 <HAL_TIM_OC_Stop_IT>
}
 8001206:	bf00      	nop
 8001208:	3720      	adds	r7, #32
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <_find_pulse_pin>:



Pulse_Pin_Typedef _find_pulse_pin(int pin_id)
{
 8001210:	b4b0      	push	{r4, r5, r7}
 8001212:	b089      	sub	sp, #36	@ 0x24
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
	Pulse_Pin_Typedef pin;
	for (int i=0; i < MAX_PINS; i++)
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
 800121e:	e01d      	b.n	800125c <_find_pulse_pin+0x4c>
	{
		pin = pin_list[i];
 8001220:	4916      	ldr	r1, [pc, #88]	@ (800127c <_find_pulse_pin+0x6c>)
 8001222:	69fa      	ldr	r2, [r7, #28]
 8001224:	4613      	mov	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	4413      	add	r3, r2
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	440b      	add	r3, r1
 800122e:	f107 0408 	add.w	r4, r7, #8
 8001232:	461d      	mov	r5, r3
 8001234:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001236:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001238:	682b      	ldr	r3, [r5, #0]
 800123a:	6023      	str	r3, [r4, #0]
		if (pin.pin_id == pin_id)
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	683a      	ldr	r2, [r7, #0]
 8001240:	429a      	cmp	r2, r3
 8001242:	d108      	bne.n	8001256 <_find_pulse_pin+0x46>
		{
			return pin;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	461d      	mov	r5, r3
 8001248:	f107 0408 	add.w	r4, r7, #8
 800124c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800124e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001250:	6823      	ldr	r3, [r4, #0]
 8001252:	602b      	str	r3, [r5, #0]
 8001254:	e00d      	b.n	8001272 <_find_pulse_pin+0x62>
	for (int i=0; i < MAX_PINS; i++)
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	3301      	adds	r3, #1
 800125a:	61fb      	str	r3, [r7, #28]
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	2b02      	cmp	r3, #2
 8001260:	ddde      	ble.n	8001220 <_find_pulse_pin+0x10>
		}
	}
	return pin;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	461d      	mov	r5, r3
 8001266:	f107 0408 	add.w	r4, r7, #8
 800126a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800126c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800126e:	6823      	ldr	r3, [r4, #0]
 8001270:	602b      	str	r3, [r5, #0]
}
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	3724      	adds	r7, #36	@ 0x24
 8001276:	46bd      	mov	sp, r7
 8001278:	bcb0      	pop	{r4, r5, r7}
 800127a:	4770      	bx	lr
 800127c:	200000d0 	.word	0x200000d0

08001280 <RFM22_init>:
		.register_settings = {0x27, 0x40, 0xA1, 0x20, 0x4E, 0xA5, 0x00, 0x28, 0x1D, 0x2A, 0x08, 0x2A, 0x88, 0x00, 0x02, 0x08, 0x22, 0x2D, 0xD4, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0x13, 0xA9, 0x2C, 0x23, 0x10, 0x53, 0x4B, 0x00, 0x05}
};


uint8_t RFM22_init(RFM22 *dev, RFM22_configs *confs)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
	//reset RFM
	HAL_GPIO_WritePin(dev->snd_port, dev->snd_pin, 1);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	68d8      	ldr	r0, [r3, #12]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	8a1b      	ldrh	r3, [r3, #16]
 8001292:	2201      	movs	r2, #1
 8001294:	4619      	mov	r1, r3
 8001296:	f002 f9ce 	bl	8003636 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800129a:	2064      	movs	r0, #100	@ 0x64
 800129c:	f001 feee 	bl	800307c <HAL_Delay>
	HAL_GPIO_WritePin(dev->snd_port, dev->snd_pin, 0);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	68d8      	ldr	r0, [r3, #12]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	8a1b      	ldrh	r3, [r3, #16]
 80012a8:	2200      	movs	r2, #0
 80012aa:	4619      	mov	r1, r3
 80012ac:	f002 f9c3 	bl	8003636 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80012b0:	2064      	movs	r0, #100	@ 0x64
 80012b2:	f001 fee3 	bl	800307c <HAL_Delay>

	//premire lecture port SPI
	uint8_t rx_buffer[] = {0, 0};
 80012b6:	2300      	movs	r3, #0
 80012b8:	823b      	strh	r3, [r7, #16]
	RFM22_SPI_read(dev, RH_RF22_REG_00_DEVICE_TYPE, rx_buffer, 1);
 80012ba:	f107 0210 	add.w	r2, r7, #16
 80012be:	2301      	movs	r3, #1
 80012c0:	2100      	movs	r1, #0
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f000 f8ec 	bl	80014a0 <RFM22_SPI_read>
	if (rx_buffer[0] != 8) return 0; //connection non tablie
 80012c8:	7c3b      	ldrb	r3, [r7, #16]
 80012ca:	2b08      	cmp	r3, #8
 80012cc:	d001      	beq.n	80012d2 <RFM22_init+0x52>
 80012ce:	2300      	movs	r3, #0
 80012d0:	e054      	b.n	800137c <RFM22_init+0xfc>
	//wait for chip ready

	do {
		RFM22_SPI_read(dev, RH_RF22_REG_04_INTERRUPT_STATUS2, rx_buffer, 1);
 80012d2:	f107 0210 	add.w	r2, r7, #16
 80012d6:	2301      	movs	r3, #1
 80012d8:	2104      	movs	r1, #4
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f000 f8e0 	bl	80014a0 <RFM22_SPI_read>
	}
	while (!((rx_buffer[0] & RH_RF22_ICHIPRDY) >> 1)); //check for ichiprdy
 80012e0:	7c3b      	ldrb	r3, [r7, #16]
 80012e2:	f003 0302 	and.w	r3, r3, #2
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d0f3      	beq.n	80012d2 <RFM22_init+0x52>


	uint8_t tx_buffer[4] = {0};
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
	// lire registres interrupt
	RFM22_SPI_read(dev, RH_RF22_REG_03_INTERRUPT_STATUS1, rx_buffer, 2);
 80012ee:	f107 0210 	add.w	r2, r7, #16
 80012f2:	2302      	movs	r3, #2
 80012f4:	2103      	movs	r1, #3
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f000 f8d2 	bl	80014a0 <RFM22_SPI_read>
	// dsactiver GPIO
	RFM22_SPI_write(dev, RH_RF22_REG_0B_GPIO_CONFIGURATION0, tx_buffer, 4);
 80012fc:	f107 020c 	add.w	r2, r7, #12
 8001300:	2304      	movs	r3, #4
 8001302:	210b      	movs	r1, #11
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f000 f896 	bl	8001436 <RFM22_SPI_write>
	// mettre en mode standby
	RFM22_SPI_write(dev, RH_RF22_REG_07_OPERATING_MODE1, tx_buffer, 2);
 800130a:	f107 020c 	add.w	r2, r7, #12
 800130e:	2302      	movs	r3, #2
 8001310:	2107      	movs	r1, #7
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f000 f88f 	bl	8001436 <RFM22_SPI_write>
	// active toutes interruptions
	tx_buffer[0] = 0xFF;
 8001318:	23ff      	movs	r3, #255	@ 0xff
 800131a:	733b      	strb	r3, [r7, #12]
	tx_buffer[1] = 0xFF;
 800131c:	23ff      	movs	r3, #255	@ 0xff
 800131e:	737b      	strb	r3, [r7, #13]
	RFM22_SPI_write(dev, RH_RF22_REG_05_INTERRUPT_ENABLE1, tx_buffer, 2);
 8001320:	f107 020c 	add.w	r2, r7, #12
 8001324:	2302      	movs	r3, #2
 8001326:	2105      	movs	r1, #5
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f000 f884 	bl	8001436 <RFM22_SPI_write>

	//set thresholds registres
	tx_buffer[0] = 56; //  un packet d'overflow
 800132e:	2338      	movs	r3, #56	@ 0x38
 8001330:	733b      	strb	r3, [r7, #12]
	tx_buffer[1] = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	737b      	strb	r3, [r7, #13]
	tx_buffer[2] = 56;
 8001336:	2338      	movs	r3, #56	@ 0x38
 8001338:	73bb      	strb	r3, [r7, #14]
	RFM22_SPI_write(dev, RH_RF22_REG_7C_TX_FIFO_CONTROL1, tx_buffer, 3);
 800133a:	f107 020c 	add.w	r2, r7, #12
 800133e:	2303      	movs	r3, #3
 8001340:	217c      	movs	r1, #124	@ 0x7c
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 f877 	bl	8001436 <RFM22_SPI_write>

	// crit toutes les valeurs dans les registres
	for (int i=0; i<sizeof(confs->registers); i++)
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]
 800134c:	e012      	b.n	8001374 <RFM22_init+0xf4>
	{
		tx_buffer[0] = (confs->register_settings)[i];
 800134e:	683a      	ldr	r2, [r7, #0]
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	4413      	add	r3, r2
 8001354:	332b      	adds	r3, #43	@ 0x2b
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	733b      	strb	r3, [r7, #12]
		RFM22_SPI_write(dev, (confs->registers)[i], tx_buffer, 1);
 800135a:	683a      	ldr	r2, [r7, #0]
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	4413      	add	r3, r2
 8001360:	7819      	ldrb	r1, [r3, #0]
 8001362:	f107 020c 	add.w	r2, r7, #12
 8001366:	2301      	movs	r3, #1
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f000 f864 	bl	8001436 <RFM22_SPI_write>
	for (int i=0; i<sizeof(confs->registers); i++)
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	3301      	adds	r3, #1
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	2b2a      	cmp	r3, #42	@ 0x2a
 8001378:	d9e9      	bls.n	800134e <RFM22_init+0xce>
	}


	return 1;
 800137a:	2301      	movs	r3, #1
}
 800137c:	4618      	mov	r0, r3
 800137e:	3718      	adds	r7, #24
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <RFM22_rx_mode>:
	return 1;
}

// commence  couter pour des packets. Retourne en mode standy une fois qu'un packet est reu
uint8_t RFM22_rx_mode(RFM22 *dev)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	// enable ipvalid interrupt
	// mode rx
	uint8_t reg_value = RH_RF22_RXON;
 800138c:	2304      	movs	r3, #4
 800138e:	72fb      	strb	r3, [r7, #11]
	uint8_t *reg_set = &reg_value;
 8001390:	f107 030b 	add.w	r3, r7, #11
 8001394:	60fb      	str	r3, [r7, #12]
	RFM22_SPI_write(dev, RH_RF22_REG_07_OPERATING_MODE1, reg_set, 1);
 8001396:	2301      	movs	r3, #1
 8001398:	68fa      	ldr	r2, [r7, #12]
 800139a:	2107      	movs	r1, #7
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f000 f84a 	bl	8001436 <RFM22_SPI_write>
	return 1;
 80013a2:	2301      	movs	r3, #1
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3710      	adds	r7, #16
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <RFM22_available>:
}


// retourn nbr d'octets disponnibles
uint8_t RFM22_available(RFM22 *dev)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	uint8_t lenght;
	uint8_t *ptr = &lenght;
 80013b4:	f107 030b 	add.w	r3, r7, #11
 80013b8:	60fb      	str	r3, [r7, #12]
	RFM22_SPI_read(dev, RH_RF22_REG_4B_RECEIVED_PACKET_LENGTH, ptr, 1);
 80013ba:	2301      	movs	r3, #1
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	214b      	movs	r1, #75	@ 0x4b
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 f86d 	bl	80014a0 <RFM22_SPI_read>
	return lenght;
 80013c6:	7afb      	ldrb	r3, [r7, #11]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <RFM22_get_RSSI>:


uint8_t RFM22_get_RSSI(RFM22 *dev)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
	uint8_t rssi;
	uint8_t *ptr = &rssi;
 80013d8:	f107 030b 	add.w	r3, r7, #11
 80013dc:	60fb      	str	r3, [r7, #12]
	RFM22_SPI_read(dev, RH_RF22_REG_26_RSSI, ptr, 1);
 80013de:	2301      	movs	r3, #1
 80013e0:	68fa      	ldr	r2, [r7, #12]
 80013e2:	2126      	movs	r1, #38	@ 0x26
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f000 f85b 	bl	80014a0 <RFM22_SPI_read>
	return rssi;
 80013ea:	7afb      	ldrb	r3, [r7, #11]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <RFM22_read_rx>:
	RFM22_SPI_write(dev, RH_RF22_REG_08_OPERATING_MODE2, reg_set, 1);
}


void RFM22_read_rx(RFM22 *dev, uint8_t *rx_data, uint8_t size)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	4613      	mov	r3, r2
 8001400:	71fb      	strb	r3, [r7, #7]
	RFM22_SPI_read(dev, RH_RF22_REG_7F_FIFO_ACCESS, rx_data, size);
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	68ba      	ldr	r2, [r7, #8]
 8001406:	217f      	movs	r1, #127	@ 0x7f
 8001408:	68f8      	ldr	r0, [r7, #12]
 800140a:	f000 f849 	bl	80014a0 <RFM22_SPI_read>
}
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <RFM22_channel>:


void RFM22_channel(RFM22 *dev, uint8_t channel)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b082      	sub	sp, #8
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
 800141e:	460b      	mov	r3, r1
 8001420:	70fb      	strb	r3, [r7, #3]
	RFM22_SPI_write(dev, RH_RF22_REG_79_FREQUENCY_HOPPING_CHANNEL_SELECT, &channel, 1);
 8001422:	1cfa      	adds	r2, r7, #3
 8001424:	2301      	movs	r3, #1
 8001426:	2179      	movs	r1, #121	@ 0x79
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f000 f804 	bl	8001436 <RFM22_SPI_write>
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <RFM22_SPI_write>:


void RFM22_SPI_write(RFM22 *dev, uint8_t addr, uint8_t *tx_buffer, uint8_t size)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b086      	sub	sp, #24
 800143a:	af00      	add	r7, sp, #0
 800143c:	60f8      	str	r0, [r7, #12]
 800143e:	607a      	str	r2, [r7, #4]
 8001440:	461a      	mov	r2, r3
 8001442:	460b      	mov	r3, r1
 8001444:	72fb      	strb	r3, [r7, #11]
 8001446:	4613      	mov	r3, r2
 8001448:	72bb      	strb	r3, [r7, #10]
	uint8_t write_addr = 0x80 | addr;
 800144a:	7afb      	ldrb	r3, [r7, #11]
 800144c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001450:	b2db      	uxtb	r3, r3
 8001452:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, 0);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	6858      	ldr	r0, [r3, #4]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	891b      	ldrh	r3, [r3, #8]
 800145c:	2200      	movs	r2, #0
 800145e:	4619      	mov	r1, r3
 8001460:	f002 f8e9 	bl	8003636 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->SPIx, &write_addr, 1, HAL_MAX_DELAY);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	f107 0117 	add.w	r1, r7, #23
 800146c:	f04f 33ff 	mov.w	r3, #4294967295
 8001470:	2201      	movs	r2, #1
 8001472:	f003 fa41 	bl	80048f8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(dev->SPIx, tx_buffer, size, HAL_MAX_DELAY);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6818      	ldr	r0, [r3, #0]
 800147a:	7abb      	ldrb	r3, [r7, #10]
 800147c:	b29a      	uxth	r2, r3
 800147e:	f04f 33ff 	mov.w	r3, #4294967295
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	f003 fa38 	bl	80048f8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, 1);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	6858      	ldr	r0, [r3, #4]
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	891b      	ldrh	r3, [r3, #8]
 8001490:	2201      	movs	r2, #1
 8001492:	4619      	mov	r1, r3
 8001494:	f002 f8cf 	bl	8003636 <HAL_GPIO_WritePin>
}
 8001498:	bf00      	nop
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <RFM22_SPI_read>:


void RFM22_SPI_read(RFM22 *dev, uint8_t addr, uint8_t *rx_buffer, uint8_t size)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af02      	add	r7, sp, #8
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	607a      	str	r2, [r7, #4]
 80014aa:	461a      	mov	r2, r3
 80014ac:	460b      	mov	r3, r1
 80014ae:	72fb      	strb	r3, [r7, #11]
 80014b0:	4613      	mov	r3, r2
 80014b2:	72bb      	strb	r3, [r7, #10]
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, 0);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	6858      	ldr	r0, [r3, #4]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	891b      	ldrh	r3, [r3, #8]
 80014bc:	2200      	movs	r2, #0
 80014be:	4619      	mov	r1, r3
 80014c0:	f002 f8b9 	bl	8003636 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(dev->SPIx, &addr, rx_buffer, 1, HAL_MAX_DELAY);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	6818      	ldr	r0, [r3, #0]
 80014c8:	f107 010b 	add.w	r1, r7, #11
 80014cc:	f04f 33ff 	mov.w	r3, #4294967295
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	2301      	movs	r3, #1
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	f003 fb53 	bl	8004b80 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(dev->SPIx, rx_buffer, rx_buffer, size, HAL_MAX_DELAY); //vrifier qu'envoyer le rx buffer ok
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6818      	ldr	r0, [r3, #0]
 80014de:	7abb      	ldrb	r3, [r7, #10]
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	f04f 32ff 	mov.w	r2, #4294967295
 80014e6:	9200      	str	r2, [sp, #0]
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	f003 fb48 	bl	8004b80 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, 1);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	6858      	ldr	r0, [r3, #4]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	891b      	ldrh	r3, [r3, #8]
 80014f8:	2201      	movs	r2, #1
 80014fa:	4619      	mov	r1, r3
 80014fc:	f002 f89b 	bl	8003636 <HAL_GPIO_WritePin>
}
 8001500:	bf00      	nop
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <RFM22_get_frequency>:


float RFM22_get_frequency(RFM22 *dev)
{
 8001508:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800150c:	b088      	sub	sp, #32
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
	uint8_t ptr[5];
	RFM22_SPI_read(dev, RH_RF22_REG_75_FREQUENCY_BAND_SELECT, ptr, 5);
 8001512:	f107 0208 	add.w	r2, r7, #8
 8001516:	2305      	movs	r3, #5
 8001518:	2175      	movs	r1, #117	@ 0x75
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ffc0 	bl	80014a0 <RFM22_SPI_read>
	uint8_t hbsel = (RH_RF22_HBSEL & ptr[0]) > 0;
 8001520:	7a3b      	ldrb	r3, [r7, #8]
 8001522:	f003 0320 	and.w	r3, r3, #32
 8001526:	b2db      	uxtb	r3, r3
 8001528:	2b00      	cmp	r3, #0
 800152a:	bf14      	ite	ne
 800152c:	2301      	movne	r3, #1
 800152e:	2300      	moveq	r3, #0
 8001530:	b2db      	uxtb	r3, r3
 8001532:	77fb      	strb	r3, [r7, #31]
	uint8_t fb = (0b11111 & ptr[0]);
 8001534:	7a3b      	ldrb	r3, [r7, #8]
 8001536:	f003 031f 	and.w	r3, r3, #31
 800153a:	77bb      	strb	r3, [r7, #30]
	uint16_t fc = (((uint16_t)ptr[1]) << 8) | ptr[2];
 800153c:	7a7b      	ldrb	r3, [r7, #9]
 800153e:	b21b      	sxth	r3, r3
 8001540:	021b      	lsls	r3, r3, #8
 8001542:	b21a      	sxth	r2, r3
 8001544:	7abb      	ldrb	r3, [r7, #10]
 8001546:	b21b      	sxth	r3, r3
 8001548:	4313      	orrs	r3, r2
 800154a:	b21b      	sxth	r3, r3
 800154c:	83bb      	strh	r3, [r7, #28]
	uint8_t channel = ptr[3];
 800154e:	7afb      	ldrb	r3, [r7, #11]
 8001550:	76fb      	strb	r3, [r7, #27]
	uint8_t fhs = ptr[4];
 8001552:	7b3b      	ldrb	r3, [r7, #12]
 8001554:	76bb      	strb	r3, [r7, #26]

	float carrier = 10e6 * (hbsel+1) * ((float)fb + 24.0 + ((float)fc)/64000.0);
 8001556:	7ffb      	ldrb	r3, [r7, #31]
 8001558:	3301      	adds	r3, #1
 800155a:	4618      	mov	r0, r3
 800155c:	f7fe ffb6 	bl	80004cc <__aeabi_i2d>
 8001560:	a335      	add	r3, pc, #212	@ (adr r3, 8001638 <RFM22_get_frequency+0x130>)
 8001562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001566:	f7ff f81b 	bl	80005a0 <__aeabi_dmul>
 800156a:	4602      	mov	r2, r0
 800156c:	460b      	mov	r3, r1
 800156e:	4614      	mov	r4, r2
 8001570:	461d      	mov	r5, r3
 8001572:	7fbb      	ldrb	r3, [r7, #30]
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff fb4b 	bl	8000c10 <__aeabi_ui2f>
 800157a:	4603      	mov	r3, r0
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe ffb7 	bl	80004f0 <__aeabi_f2d>
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	4b30      	ldr	r3, [pc, #192]	@ (8001648 <RFM22_get_frequency+0x140>)
 8001588:	f7fe fe54 	bl	8000234 <__adddf3>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4690      	mov	r8, r2
 8001592:	4699      	mov	r9, r3
 8001594:	8bbb      	ldrh	r3, [r7, #28]
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fb3a 	bl	8000c10 <__aeabi_ui2f>
 800159c:	4603      	mov	r3, r0
 800159e:	4618      	mov	r0, r3
 80015a0:	f7fe ffa6 	bl	80004f0 <__aeabi_f2d>
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	4b28      	ldr	r3, [pc, #160]	@ (800164c <RFM22_get_frequency+0x144>)
 80015aa:	f7ff f923 	bl	80007f4 <__aeabi_ddiv>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4640      	mov	r0, r8
 80015b4:	4649      	mov	r1, r9
 80015b6:	f7fe fe3d 	bl	8000234 <__adddf3>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	4620      	mov	r0, r4
 80015c0:	4629      	mov	r1, r5
 80015c2:	f7fe ffed 	bl	80005a0 <__aeabi_dmul>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4610      	mov	r0, r2
 80015cc:	4619      	mov	r1, r3
 80015ce:	f7ff fa19 	bl	8000a04 <__aeabi_d2f>
 80015d2:	4603      	mov	r3, r0
 80015d4:	617b      	str	r3, [r7, #20]
	float channel_dev = 10e3 * (float)fhs * (float)channel;
 80015d6:	7ebb      	ldrb	r3, [r7, #26]
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fb19 	bl	8000c10 <__aeabi_ui2f>
 80015de:	4603      	mov	r3, r0
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7fe ff85 	bl	80004f0 <__aeabi_f2d>
 80015e6:	a316      	add	r3, pc, #88	@ (adr r3, 8001640 <RFM22_get_frequency+0x138>)
 80015e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ec:	f7fe ffd8 	bl	80005a0 <__aeabi_dmul>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	4614      	mov	r4, r2
 80015f6:	461d      	mov	r5, r3
 80015f8:	7efb      	ldrb	r3, [r7, #27]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff fb08 	bl	8000c10 <__aeabi_ui2f>
 8001600:	4603      	mov	r3, r0
 8001602:	4618      	mov	r0, r3
 8001604:	f7fe ff74 	bl	80004f0 <__aeabi_f2d>
 8001608:	4602      	mov	r2, r0
 800160a:	460b      	mov	r3, r1
 800160c:	4620      	mov	r0, r4
 800160e:	4629      	mov	r1, r5
 8001610:	f7fe ffc6 	bl	80005a0 <__aeabi_dmul>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	4610      	mov	r0, r2
 800161a:	4619      	mov	r1, r3
 800161c:	f7ff f9f2 	bl	8000a04 <__aeabi_d2f>
 8001620:	4603      	mov	r3, r0
 8001622:	613b      	str	r3, [r7, #16]
	return carrier + channel_dev;
 8001624:	6939      	ldr	r1, [r7, #16]
 8001626:	6978      	ldr	r0, [r7, #20]
 8001628:	f7ff fa42 	bl	8000ab0 <__addsf3>
 800162c:	4603      	mov	r3, r0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3720      	adds	r7, #32
 8001632:	46bd      	mov	sp, r7
 8001634:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001638:	00000000 	.word	0x00000000
 800163c:	416312d0 	.word	0x416312d0
 8001640:	00000000 	.word	0x00000000
 8001644:	40c38800 	.word	0x40c38800
 8001648:	40380000 	.word	0x40380000
 800164c:	40ef4000 	.word	0x40ef4000

08001650 <buzzer_init>:
static HAL_TIM_ActiveChannel watcher_channel = 0;



void buzzer_init(TIM_HandleTypeDef *htim_pwm, HAL_TIM_ActiveChannel channel_pwm, TIM_HandleTypeDef *htim_watch, HAL_TIM_ActiveChannel channel_watch)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08c      	sub	sp, #48	@ 0x30
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	607a      	str	r2, [r7, #4]
 800165a:	461a      	mov	r2, r3
 800165c:	460b      	mov	r3, r1
 800165e:	72fb      	strb	r3, [r7, #11]
 8001660:	4613      	mov	r3, r2
 8001662:	72bb      	strb	r3, [r7, #10]
    buzzer_timer = htim_pwm;
 8001664:	4a1c      	ldr	r2, [pc, #112]	@ (80016d8 <buzzer_init+0x88>)
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	6013      	str	r3, [r2, #0]
    buzzer_channel = channel_pwm;
 800166a:	4a1c      	ldr	r2, [pc, #112]	@ (80016dc <buzzer_init+0x8c>)
 800166c:	7afb      	ldrb	r3, [r7, #11]
 800166e:	7013      	strb	r3, [r2, #0]
    buzzer_watcher = htim_watch;
 8001670:	4a1b      	ldr	r2, [pc, #108]	@ (80016e0 <buzzer_init+0x90>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6013      	str	r3, [r2, #0]
    watcher_channel = channel_watch;
 8001676:	4a1b      	ldr	r2, [pc, #108]	@ (80016e4 <buzzer_init+0x94>)
 8001678:	7abb      	ldrb	r3, [r7, #10]
 800167a:	7013      	strb	r3, [r2, #0]

    TIM_OC_InitTypeDef sConfigOC = {0};
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]
 800168c:	615a      	str	r2, [r3, #20]
 800168e:	619a      	str	r2, [r3, #24]

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001690:	2360      	movs	r3, #96	@ 0x60
 8001692:	617b      	str	r3, [r7, #20]
    sConfigOC.Pulse = 0;  // 0% duty initially
 8001694:	2300      	movs	r3, #0
 8001696:	61bb      	str	r3, [r7, #24]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001698:	2300      	movs	r3, #0
 800169a:	61fb      	str	r3, [r7, #28]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800169c:	2300      	movs	r3, #0
 800169e:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_TIM_PWM_ConfigChannel(buzzer_timer, &sConfigOC, buzzer_channel);
 80016a0:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <buzzer_init+0x88>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a0d      	ldr	r2, [pc, #52]	@ (80016dc <buzzer_init+0x8c>)
 80016a6:	7812      	ldrb	r2, [r2, #0]
 80016a8:	f107 0114 	add.w	r1, r7, #20
 80016ac:	4618      	mov	r0, r3
 80016ae:	f004 fa05 	bl	8005abc <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(buzzer_timer, buzzer_channel);
 80016b2:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <buzzer_init+0x88>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a09      	ldr	r2, [pc, #36]	@ (80016dc <buzzer_init+0x8c>)
 80016b8:	7812      	ldrb	r2, [r2, #0]
 80016ba:	4611      	mov	r1, r2
 80016bc:	4618      	mov	r0, r3
 80016be:	f003 ff87 	bl	80055d0 <HAL_TIM_PWM_Start>

    set_oc_callback(htim_watch, channel_watch, &_buzzer_stop);
 80016c2:	7abb      	ldrb	r3, [r7, #10]
 80016c4:	4a08      	ldr	r2, [pc, #32]	@ (80016e8 <buzzer_init+0x98>)
 80016c6:	4619      	mov	r1, r3
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f000 fa47 	bl	8001b5c <set_oc_callback>
}
 80016ce:	bf00      	nop
 80016d0:	3730      	adds	r7, #48	@ 0x30
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000110 	.word	0x20000110
 80016dc:	20000114 	.word	0x20000114
 80016e0:	20000118 	.word	0x20000118
 80016e4:	2000011c 	.word	0x2000011c
 80016e8:	0800185d 	.word	0x0800185d

080016ec <buzzer_start>:


void buzzer_start(uint32_t frequency, uint32_t duration_ms)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
    if (buzzer_timer == NULL) return; // not initialized
 80016f6:	4b54      	ldr	r3, [pc, #336]	@ (8001848 <buzzer_start+0x15c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f000 809f 	beq.w	800183e <buzzer_start+0x152>

    uint32_t timer_clock = HAL_RCC_GetPCLK2Freq();  // usually APB2 for TIM1
 8001700:	f003 f844 	bl	800478c <HAL_RCC_GetPCLK2Freq>
 8001704:	6178      	str	r0, [r7, #20]
    if (buzzer_timer->Instance != TIM1) {
 8001706:	4b50      	ldr	r3, [pc, #320]	@ (8001848 <buzzer_start+0x15c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a4f      	ldr	r2, [pc, #316]	@ (800184c <buzzer_start+0x160>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d002      	beq.n	8001718 <buzzer_start+0x2c>
        timer_clock = HAL_RCC_GetPCLK1Freq();       // fallback for other timers
 8001712:	f003 f827 	bl	8004764 <HAL_RCC_GetPCLK1Freq>
 8001716:	6178      	str	r0, [r7, #20]
    }

    // Calculate period and prescaler
    uint32_t prescaler = (timer_clock / (frequency * 1000)) - 1;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800171e:	fb02 f303 	mul.w	r3, r2, r3
 8001722:	697a      	ldr	r2, [r7, #20]
 8001724:	fbb2 f3f3 	udiv	r3, r2, r3
 8001728:	3b01      	subs	r3, #1
 800172a:	613b      	str	r3, [r7, #16]
    uint32_t period = 1000 - 1;  // Fixed 1 kHz timer base, to simplify duty control
 800172c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001730:	60fb      	str	r3, [r7, #12]

    buzzer_timer->Instance->PSC = prescaler;
 8001732:	4b45      	ldr	r3, [pc, #276]	@ (8001848 <buzzer_start+0x15c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	629a      	str	r2, [r3, #40]	@ 0x28
    buzzer_timer->Instance->ARR = period;
 800173c:	4b42      	ldr	r3, [pc, #264]	@ (8001848 <buzzer_start+0x15c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68fa      	ldr	r2, [r7, #12]
 8001744:	62da      	str	r2, [r3, #44]	@ 0x2c
    buzzer_timer->Instance->CCR1 = period / 2;  // 50% duty (for CH1; adjust if CH2,3,4)
 8001746:	4b40      	ldr	r3, [pc, #256]	@ (8001848 <buzzer_start+0x15c>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	0852      	lsrs	r2, r2, #1
 8001750:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_TIM_SET_COMPARE(buzzer_timer, buzzer_channel, period / 2);
 8001752:	4b3f      	ldr	r3, [pc, #252]	@ (8001850 <buzzer_start+0x164>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d106      	bne.n	8001768 <buzzer_start+0x7c>
 800175a:	4b3b      	ldr	r3, [pc, #236]	@ (8001848 <buzzer_start+0x15c>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	0852      	lsrs	r2, r2, #1
 8001764:	635a      	str	r2, [r3, #52]	@ 0x34
 8001766:	e01b      	b.n	80017a0 <buzzer_start+0xb4>
 8001768:	4b39      	ldr	r3, [pc, #228]	@ (8001850 <buzzer_start+0x164>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2b04      	cmp	r3, #4
 800176e:	d106      	bne.n	800177e <buzzer_start+0x92>
 8001770:	4b35      	ldr	r3, [pc, #212]	@ (8001848 <buzzer_start+0x15c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	085b      	lsrs	r3, r3, #1
 800177a:	6393      	str	r3, [r2, #56]	@ 0x38
 800177c:	e010      	b.n	80017a0 <buzzer_start+0xb4>
 800177e:	4b34      	ldr	r3, [pc, #208]	@ (8001850 <buzzer_start+0x164>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b08      	cmp	r3, #8
 8001784:	d106      	bne.n	8001794 <buzzer_start+0xa8>
 8001786:	4b30      	ldr	r3, [pc, #192]	@ (8001848 <buzzer_start+0x15c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	085b      	lsrs	r3, r3, #1
 8001790:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001792:	e005      	b.n	80017a0 <buzzer_start+0xb4>
 8001794:	4b2c      	ldr	r3, [pc, #176]	@ (8001848 <buzzer_start+0x15c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	085b      	lsrs	r3, r3, #1
 800179e:	6413      	str	r3, [r2, #64]	@ 0x40
    __HAL_TIM_SET_AUTORELOAD(buzzer_timer, period);
 80017a0:	4b29      	ldr	r3, [pc, #164]	@ (8001848 <buzzer_start+0x15c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017aa:	4b27      	ldr	r3, [pc, #156]	@ (8001848 <buzzer_start+0x15c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_PRESCALER(buzzer_timer, prescaler);
 80017b2:	4b25      	ldr	r3, [pc, #148]	@ (8001848 <buzzer_start+0x15c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	629a      	str	r2, [r3, #40]	@ 0x28

    HAL_TIM_PWM_Start(buzzer_timer, buzzer_channel);
 80017bc:	4b22      	ldr	r3, [pc, #136]	@ (8001848 <buzzer_start+0x15c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a23      	ldr	r2, [pc, #140]	@ (8001850 <buzzer_start+0x164>)
 80017c2:	7812      	ldrb	r2, [r2, #0]
 80017c4:	4611      	mov	r1, r2
 80017c6:	4618      	mov	r0, r3
 80017c8:	f003 ff02 	bl	80055d0 <HAL_TIM_PWM_Start>

    //start counter
    __HAL_TIM_SET_COMPARE(buzzer_watcher, watcher_channel, duration_ms);
 80017cc:	4b21      	ldr	r3, [pc, #132]	@ (8001854 <buzzer_start+0x168>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d105      	bne.n	80017e0 <buzzer_start+0xf4>
 80017d4:	4b20      	ldr	r3, [pc, #128]	@ (8001858 <buzzer_start+0x16c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80017de:	e018      	b.n	8001812 <buzzer_start+0x126>
 80017e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001854 <buzzer_start+0x168>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b04      	cmp	r3, #4
 80017e6:	d105      	bne.n	80017f4 <buzzer_start+0x108>
 80017e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001858 <buzzer_start+0x16c>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	6393      	str	r3, [r2, #56]	@ 0x38
 80017f2:	e00e      	b.n	8001812 <buzzer_start+0x126>
 80017f4:	4b17      	ldr	r3, [pc, #92]	@ (8001854 <buzzer_start+0x168>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b08      	cmp	r3, #8
 80017fa:	d105      	bne.n	8001808 <buzzer_start+0x11c>
 80017fc:	4b16      	ldr	r3, [pc, #88]	@ (8001858 <buzzer_start+0x16c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001806:	e004      	b.n	8001812 <buzzer_start+0x126>
 8001808:	4b13      	ldr	r3, [pc, #76]	@ (8001858 <buzzer_start+0x16c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_TIM_OC_Stop_IT(buzzer_watcher, watcher_channel);
 8001812:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <buzzer_start+0x16c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a0f      	ldr	r2, [pc, #60]	@ (8001854 <buzzer_start+0x168>)
 8001818:	7812      	ldrb	r2, [r2, #0]
 800181a:	4611      	mov	r1, r2
 800181c:	4618      	mov	r0, r3
 800181e:	f003 fdc1 	bl	80053a4 <HAL_TIM_OC_Stop_IT>
    __HAL_TIM_SET_COUNTER(buzzer_watcher, 0);
 8001822:	4b0d      	ldr	r3, [pc, #52]	@ (8001858 <buzzer_start+0x16c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2200      	movs	r2, #0
 800182a:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_OC_Start_IT(buzzer_watcher, watcher_channel);
 800182c:	4b0a      	ldr	r3, [pc, #40]	@ (8001858 <buzzer_start+0x16c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a08      	ldr	r2, [pc, #32]	@ (8001854 <buzzer_start+0x168>)
 8001832:	7812      	ldrb	r2, [r2, #0]
 8001834:	4611      	mov	r1, r2
 8001836:	4618      	mov	r0, r3
 8001838:	f003 fcac 	bl	8005194 <HAL_TIM_OC_Start_IT>
 800183c:	e000      	b.n	8001840 <buzzer_start+0x154>
    if (buzzer_timer == NULL) return; // not initialized
 800183e:	bf00      	nop
}
 8001840:	3718      	adds	r7, #24
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000110 	.word	0x20000110
 800184c:	40012c00 	.word	0x40012c00
 8001850:	20000114 	.word	0x20000114
 8001854:	2000011c 	.word	0x2000011c
 8001858:	20000118 	.word	0x20000118

0800185c <_buzzer_stop>:


void _buzzer_stop(int callback_id)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(buzzer_timer, buzzer_channel);
 8001864:	4b09      	ldr	r3, [pc, #36]	@ (800188c <_buzzer_stop+0x30>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a09      	ldr	r2, [pc, #36]	@ (8001890 <_buzzer_stop+0x34>)
 800186a:	7812      	ldrb	r2, [r2, #0]
 800186c:	4611      	mov	r1, r2
 800186e:	4618      	mov	r0, r3
 8001870:	f003 ff68 	bl	8005744 <HAL_TIM_PWM_Stop>
	HAL_TIM_OC_Stop_IT(buzzer_watcher, watcher_channel);
 8001874:	4b07      	ldr	r3, [pc, #28]	@ (8001894 <_buzzer_stop+0x38>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a07      	ldr	r2, [pc, #28]	@ (8001898 <_buzzer_stop+0x3c>)
 800187a:	7812      	ldrb	r2, [r2, #0]
 800187c:	4611      	mov	r1, r2
 800187e:	4618      	mov	r0, r3
 8001880:	f003 fd90 	bl	80053a4 <HAL_TIM_OC_Stop_IT>
}
 8001884:	bf00      	nop
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000110 	.word	0x20000110
 8001890:	20000114 	.word	0x20000114
 8001894:	20000118 	.word	0x20000118
 8001898:	2000011c 	.word	0x2000011c

0800189c <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af02      	add	r7, sp, #8
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	460b      	mov	r3, r1
 80018a6:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 80018a8:	78fb      	ldrb	r3, [r7, #3]
 80018aa:	f023 030f 	bic.w	r3, r3, #15
 80018ae:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 80018b0:	78fb      	ldrb	r3, [r7, #3]
 80018b2:	011b      	lsls	r3, r3, #4
 80018b4:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 80018b6:	7bfb      	ldrb	r3, [r7, #15]
 80018b8:	f043 030c 	orr.w	r3, r3, #12
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
 80018c2:	f043 0308 	orr.w	r3, r3, #8
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 80018ca:	7bbb      	ldrb	r3, [r7, #14]
 80018cc:	f043 030c 	orr.w	r3, r3, #12
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 80018d4:	7bbb      	ldrb	r3, [r7, #14]
 80018d6:	f043 0308 	orr.w	r3, r3, #8
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6818      	ldr	r0, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	791b      	ldrb	r3, [r3, #4]
 80018e6:	4619      	mov	r1, r3
 80018e8:	f107 0208 	add.w	r2, r7, #8
 80018ec:	2364      	movs	r3, #100	@ 0x64
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	2304      	movs	r3, #4
 80018f2:	f002 f815 	bl	8003920 <HAL_I2C_Master_Transmit>
}
 80018f6:	bf00      	nop
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	b086      	sub	sp, #24
 8001902:	af02      	add	r7, sp, #8
 8001904:	6078      	str	r0, [r7, #4]
 8001906:	460b      	mov	r3, r1
 8001908:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 800190a:	78fb      	ldrb	r3, [r7, #3]
 800190c:	f023 030f 	bic.w	r3, r3, #15
 8001910:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 8001912:	78fb      	ldrb	r3, [r7, #3]
 8001914:	011b      	lsls	r3, r3, #4
 8001916:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 8001918:	7bfb      	ldrb	r3, [r7, #15]
 800191a:	f043 030d 	orr.w	r3, r3, #13
 800191e:	b2db      	uxtb	r3, r3
 8001920:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 8001922:	7bfb      	ldrb	r3, [r7, #15]
 8001924:	f043 0309 	orr.w	r3, r3, #9
 8001928:	b2db      	uxtb	r3, r3
 800192a:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 800192c:	7bbb      	ldrb	r3, [r7, #14]
 800192e:	f043 030d 	orr.w	r3, r3, #13
 8001932:	b2db      	uxtb	r3, r3
 8001934:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 8001936:	7bbb      	ldrb	r3, [r7, #14]
 8001938:	f043 0309 	orr.w	r3, r3, #9
 800193c:	b2db      	uxtb	r3, r3
 800193e:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6818      	ldr	r0, [r3, #0]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	791b      	ldrb	r3, [r3, #4]
 8001948:	4619      	mov	r1, r3
 800194a:	f107 0208 	add.w	r2, r7, #8
 800194e:	2364      	movs	r3, #100	@ 0x64
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	2304      	movs	r3, #4
 8001954:	f001 ffe4 	bl	8003920 <HAL_I2C_Master_Transmit>
}
 8001958:	bf00      	nop
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 8001968:	2180      	movs	r1, #128	@ 0x80
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f7ff ff96 	bl	800189c <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 8001970:	2300      	movs	r3, #0
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	e006      	b.n	8001984 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 8001976:	2120      	movs	r1, #32
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff ffc0 	bl	80018fe <lcd_send_data>
    for (int i = 0; i < 80; i++)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	3301      	adds	r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2b4f      	cmp	r3, #79	@ 0x4f
 8001988:	ddf5      	ble.n	8001976 <lcd_clear+0x16>
    }
}
 800198a:	bf00      	nop
 800198c:	bf00      	nop
 800198e:	3710      	adds	r7, #16
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2b03      	cmp	r3, #3
 80019a4:	d824      	bhi.n	80019f0 <lcd_gotoxy+0x5c>
 80019a6:	a201      	add	r2, pc, #4	@ (adr r2, 80019ac <lcd_gotoxy+0x18>)
 80019a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ac:	080019bd 	.word	0x080019bd
 80019b0:	080019c7 	.word	0x080019c7
 80019b4:	080019d1 	.word	0x080019d1
 80019b8:	080019db 	.word	0x080019db
    {
        case 0: address = 0x80 + col; break;  // First row
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	3b80      	subs	r3, #128	@ 0x80
 80019c2:	75fb      	strb	r3, [r7, #23]
 80019c4:	e00e      	b.n	80019e4 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	3b40      	subs	r3, #64	@ 0x40
 80019cc:	75fb      	strb	r3, [r7, #23]
 80019ce:	e009      	b.n	80019e4 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	3b6c      	subs	r3, #108	@ 0x6c
 80019d6:	75fb      	strb	r3, [r7, #23]
 80019d8:	e004      	b.n	80019e4 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	3b2c      	subs	r3, #44	@ 0x2c
 80019e0:	75fb      	strb	r3, [r7, #23]
 80019e2:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 80019e4:	7dfb      	ldrb	r3, [r7, #23]
 80019e6:	4619      	mov	r1, r3
 80019e8:	68f8      	ldr	r0, [r7, #12]
 80019ea:	f7ff ff57 	bl	800189c <lcd_send_cmd>
 80019ee:	e000      	b.n	80019f2 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 80019f0:	bf00      	nop
}
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 8001a00:	2032      	movs	r0, #50	@ 0x32
 8001a02:	f001 fb3b 	bl	800307c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8001a06:	2130      	movs	r1, #48	@ 0x30
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f7ff ff47 	bl	800189c <lcd_send_cmd>
    HAL_Delay(5);
 8001a0e:	2005      	movs	r0, #5
 8001a10:	f001 fb34 	bl	800307c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8001a14:	2130      	movs	r1, #48	@ 0x30
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f7ff ff40 	bl	800189c <lcd_send_cmd>
    HAL_Delay(1);
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	f001 fb2d 	bl	800307c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8001a22:	2130      	movs	r1, #48	@ 0x30
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ff39 	bl	800189c <lcd_send_cmd>
    HAL_Delay(10);
 8001a2a:	200a      	movs	r0, #10
 8001a2c:	f001 fb26 	bl	800307c <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 8001a30:	2120      	movs	r1, #32
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff ff32 	bl	800189c <lcd_send_cmd>
    HAL_Delay(10);
 8001a38:	200a      	movs	r0, #10
 8001a3a:	f001 fb1f 	bl	800307c <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 8001a3e:	2128      	movs	r1, #40	@ 0x28
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff ff2b 	bl	800189c <lcd_send_cmd>
    HAL_Delay(1);
 8001a46:	2001      	movs	r0, #1
 8001a48:	f001 fb18 	bl	800307c <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 8001a4c:	2108      	movs	r1, #8
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f7ff ff24 	bl	800189c <lcd_send_cmd>
    HAL_Delay(1);
 8001a54:	2001      	movs	r0, #1
 8001a56:	f001 fb11 	bl	800307c <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ff1d 	bl	800189c <lcd_send_cmd>
    HAL_Delay(2);
 8001a62:	2002      	movs	r0, #2
 8001a64:	f001 fb0a 	bl	800307c <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 8001a68:	2106      	movs	r1, #6
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff ff16 	bl	800189c <lcd_send_cmd>
    HAL_Delay(1);
 8001a70:	2001      	movs	r0, #1
 8001a72:	f001 fb03 	bl	800307c <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 8001a76:	210c      	movs	r1, #12
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7ff ff0f 	bl	800189c <lcd_send_cmd>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
 8001a8e:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 8001a90:	e007      	b.n	8001aa2 <lcd_puts+0x1c>
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	603a      	str	r2, [r7, #0]
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f7ff ff2e 	bl	80018fe <lcd_send_data>
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1f3      	bne.n	8001a92 <lcd_puts+0xc>
}
 8001aaa:	bf00      	nop
 8001aac:	bf00      	nop
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <HAL_TIM_OC_DelayElapsedCallback>:
/*
 * This is the STM32 output compare callback. We override it
 * here and assign a callback to each channel.
 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
	int callback_idx = find_callback_idx(htim);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f000 f817 	bl	8001af0 <find_callback_idx>
 8001ac2:	60f8      	str	r0, [r7, #12]
	TIM_OC_Callback callback = callback_map_list[callback_idx].timer_callback;
 8001ac4:	4909      	ldr	r1, [pc, #36]	@ (8001aec <HAL_TIM_OC_DelayElapsedCallback+0x38>)
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4413      	add	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	3308      	adds	r3, #8
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	60bb      	str	r3, [r7, #8]
	if (callback != NULL)
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d002      	beq.n	8001ae4 <HAL_TIM_OC_DelayElapsedCallback+0x30>
		(*callback)(callback_idx);
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	68f8      	ldr	r0, [r7, #12]
 8001ae2:	4798      	blx	r3
}
 8001ae4:	bf00      	nop
 8001ae6:	3710      	adds	r7, #16
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000120 	.word	0x20000120

08001af0 <find_callback_idx>:
 * Finds the index of the callback corresponding to a specific Timer handle.
 * It searches the callback map until it finds the right callback.
 * If no callback is found, -1 is returned.
 */
int find_callback_idx(TIM_HandleTypeDef *htim)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b087      	sub	sp, #28
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
	TIM_Callback_Mapping mapping;
	for (int i = 0; i < nbr_callbacks; i++)
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	e01c      	b.n	8001b38 <find_callback_idx+0x48>
	{
		mapping = callback_map_list[i];
 8001afe:	4915      	ldr	r1, [pc, #84]	@ (8001b54 <find_callback_idx+0x64>)
 8001b00:	697a      	ldr	r2, [r7, #20]
 8001b02:	4613      	mov	r3, r2
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	4413      	add	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	18ca      	adds	r2, r1, r3
 8001b0c:	f107 0308 	add.w	r3, r7, #8
 8001b10:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		if ((htim->Instance == mapping.htim->Instance) &&
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d107      	bne.n	8001b32 <find_callback_idx+0x42>
		    (htim->Channel == mapping.htim->Channel))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	7f1a      	ldrb	r2, [r3, #28]
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	7f1b      	ldrb	r3, [r3, #28]
		if ((htim->Instance == mapping.htim->Instance) &&
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d101      	bne.n	8001b32 <find_callback_idx+0x42>
		{
			return i;
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	e00a      	b.n	8001b48 <find_callback_idx+0x58>
	for (int i = 0; i < nbr_callbacks; i++)
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	3301      	adds	r3, #1
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	4b07      	ldr	r3, [pc, #28]	@ (8001b58 <find_callback_idx+0x68>)
 8001b3a:	881b      	ldrh	r3, [r3, #0]
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	4293      	cmp	r3, r2
 8001b42:	dbdc      	blt.n	8001afe <find_callback_idx+0xe>
		}
	}
	return -1;
 8001b44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	371c      	adds	r7, #28
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bc80      	pop	{r7}
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	20000120 	.word	0x20000120
 8001b58:	200001e0 	.word	0x200001e0

08001b5c <set_oc_callback>:
 * the mapping to the callback map list.
 * Returns -1 if the operation is successful
 * Else returns the index of the callback (can be used as an identifier)
 */
int set_oc_callback(TIM_HandleTypeDef *htim, HAL_TIM_ActiveChannel channel, TIM_OC_Callback callback)
{
 8001b5c:	b490      	push	{r4, r7}
 8001b5e:	b088      	sub	sp, #32
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	460b      	mov	r3, r1
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	72fb      	strb	r3, [r7, #11]
	if (nbr_callbacks >= (MAX_OC_CHANNELS*MAX_OC_TIMERS))
 8001b6a:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <set_oc_callback+0x64>)
 8001b6c:	881b      	ldrh	r3, [r3, #0]
 8001b6e:	2b0f      	cmp	r3, #15
 8001b70:	d902      	bls.n	8001b78 <set_oc_callback+0x1c>
			return -1;
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295
 8001b76:	e01e      	b.n	8001bb6 <set_oc_callback+0x5a>
	TIM_Callback_Mapping mapping = {htim, channel, callback};
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	617b      	str	r3, [r7, #20]
 8001b7c:	7afb      	ldrb	r3, [r7, #11]
 8001b7e:	763b      	strb	r3, [r7, #24]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	61fb      	str	r3, [r7, #28]
	callback_map_list[nbr_callbacks] = mapping;
 8001b84:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <set_oc_callback+0x64>)
 8001b86:	881b      	ldrh	r3, [r3, #0]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc4 <set_oc_callback+0x68>)
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	440b      	add	r3, r1
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	461c      	mov	r4, r3
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ba0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	nbr_callbacks++;
 8001ba4:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <set_oc_callback+0x64>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	4b04      	ldr	r3, [pc, #16]	@ (8001bc0 <set_oc_callback+0x64>)
 8001bae:	801a      	strh	r2, [r3, #0]
	return nbr_callbacks-1;
 8001bb0:	4b03      	ldr	r3, [pc, #12]	@ (8001bc0 <set_oc_callback+0x64>)
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	3b01      	subs	r3, #1
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3720      	adds	r7, #32
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc90      	pop	{r4, r7}
 8001bbe:	4770      	bx	lr
 8001bc0:	200001e0 	.word	0x200001e0
 8001bc4:	20000120 	.word	0x20000120

08001bc8 <HAL_GPIO_EXTI_Callback>:
uint8_t rfm22_interrupt_flag = 0;
uint8_t pushbutton_interrupt_flag = 0;
uint8_t pushbutton_pushed[4] = {0};

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == RFM_IRQ_Pin) rfm22_interrupt_flag = 1;
 8001bd2:	88fb      	ldrh	r3, [r7, #6]
 8001bd4:	2b10      	cmp	r3, #16
 8001bd6:	d102      	bne.n	8001bde <HAL_GPIO_EXTI_Callback+0x16>
 8001bd8:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <HAL_GPIO_EXTI_Callback+0x68>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	701a      	strb	r2, [r3, #0]
	if ((GPIO_Pin == GPIO1_Pin) | (GPIO_Pin == GPIO2_Pin) | (GPIO_Pin == GPIO3_Pin) | (GPIO_Pin == GPIO4_Pin)) PUSH_ISR(GPIO_Pin);
 8001bde:	88fb      	ldrh	r3, [r7, #6]
 8001be0:	2b40      	cmp	r3, #64	@ 0x40
 8001be2:	bf0c      	ite	eq
 8001be4:	2301      	moveq	r3, #1
 8001be6:	2300      	movne	r3, #0
 8001be8:	b2da      	uxtb	r2, r3
 8001bea:	88fb      	ldrh	r3, [r7, #6]
 8001bec:	2b80      	cmp	r3, #128	@ 0x80
 8001bee:	bf0c      	ite	eq
 8001bf0:	2301      	moveq	r3, #1
 8001bf2:	2300      	movne	r3, #0
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	88fb      	ldrh	r3, [r7, #6]
 8001bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c02:	bf0c      	ite	eq
 8001c04:	2301      	moveq	r3, #1
 8001c06:	2300      	movne	r3, #0
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	88fa      	ldrh	r2, [r7, #6]
 8001c0e:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8001c12:	bf0c      	ite	eq
 8001c14:	2201      	moveq	r2, #1
 8001c16:	2200      	movne	r2, #0
 8001c18:	b2d2      	uxtb	r2, r2
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d003      	beq.n	8001c28 <HAL_GPIO_EXTI_Callback+0x60>
 8001c20:	88fb      	ldrh	r3, [r7, #6]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f000 f806 	bl	8001c34 <PUSH_ISR>
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000440 	.word	0x20000440

08001c34 <PUSH_ISR>:


void PUSH_ISR(uint16_t GPIO_pin)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	80fb      	strh	r3, [r7, #6]
	pushbutton_interrupt_flag = 1;
 8001c3e:	4b23      	ldr	r3, [pc, #140]	@ (8001ccc <PUSH_ISR+0x98>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	701a      	strb	r2, [r3, #0]
	pushbutton_pushed[0] |= (GPIO_pin == GPIO1_Pin);
 8001c44:	4b22      	ldr	r3, [pc, #136]	@ (8001cd0 <PUSH_ISR+0x9c>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	b25a      	sxtb	r2, r3
 8001c4a:	88fb      	ldrh	r3, [r7, #6]
 8001c4c:	2b40      	cmp	r3, #64	@ 0x40
 8001c4e:	bf0c      	ite	eq
 8001c50:	2301      	moveq	r3, #1
 8001c52:	2300      	movne	r3, #0
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	b25b      	sxtb	r3, r3
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	b25b      	sxtb	r3, r3
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd0 <PUSH_ISR+0x9c>)
 8001c60:	701a      	strb	r2, [r3, #0]
	pushbutton_pushed[1] |= (GPIO_pin == GPIO2_Pin);
 8001c62:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd0 <PUSH_ISR+0x9c>)
 8001c64:	785b      	ldrb	r3, [r3, #1]
 8001c66:	b25a      	sxtb	r2, r3
 8001c68:	88fb      	ldrh	r3, [r7, #6]
 8001c6a:	2b80      	cmp	r3, #128	@ 0x80
 8001c6c:	bf0c      	ite	eq
 8001c6e:	2301      	moveq	r3, #1
 8001c70:	2300      	movne	r3, #0
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	b25b      	sxtb	r3, r3
 8001c76:	4313      	orrs	r3, r2
 8001c78:	b25b      	sxtb	r3, r3
 8001c7a:	b2da      	uxtb	r2, r3
 8001c7c:	4b14      	ldr	r3, [pc, #80]	@ (8001cd0 <PUSH_ISR+0x9c>)
 8001c7e:	705a      	strb	r2, [r3, #1]
	pushbutton_pushed[2] |= (GPIO_pin == GPIO3_Pin);
 8001c80:	4b13      	ldr	r3, [pc, #76]	@ (8001cd0 <PUSH_ISR+0x9c>)
 8001c82:	789b      	ldrb	r3, [r3, #2]
 8001c84:	b25a      	sxtb	r2, r3
 8001c86:	88fb      	ldrh	r3, [r7, #6]
 8001c88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c8c:	bf0c      	ite	eq
 8001c8e:	2301      	moveq	r3, #1
 8001c90:	2300      	movne	r3, #0
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	b25b      	sxtb	r3, r3
 8001c96:	4313      	orrs	r3, r2
 8001c98:	b25b      	sxtb	r3, r3
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <PUSH_ISR+0x9c>)
 8001c9e:	709a      	strb	r2, [r3, #2]
	pushbutton_pushed[3] |= (GPIO_pin == GPIO4_Pin);
 8001ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd0 <PUSH_ISR+0x9c>)
 8001ca2:	78db      	ldrb	r3, [r3, #3]
 8001ca4:	b25a      	sxtb	r2, r3
 8001ca6:	88fb      	ldrh	r3, [r7, #6]
 8001ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cac:	bf0c      	ite	eq
 8001cae:	2301      	moveq	r3, #1
 8001cb0:	2300      	movne	r3, #0
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	b25b      	sxtb	r3, r3
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	b25b      	sxtb	r3, r3
 8001cba:	b2da      	uxtb	r2, r3
 8001cbc:	4b04      	ldr	r3, [pc, #16]	@ (8001cd0 <PUSH_ISR+0x9c>)
 8001cbe:	70da      	strb	r2, [r3, #3]

}
 8001cc0:	bf00      	nop
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	20000441 	.word	0x20000441
 8001cd0:	20000444 	.word	0x20000444

08001cd4 <signal_strenght_bar>:


void signal_strenght_bar(char *string, int length, float percent)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b088      	sub	sp, #32
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	607a      	str	r2, [r7, #4]
	if (percent > 100) percent = 100;
 8001ce0:	4921      	ldr	r1, [pc, #132]	@ (8001d68 <signal_strenght_bar+0x94>)
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff f9a8 	bl	8001038 <__aeabi_fcmpgt>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <signal_strenght_bar+0x1e>
 8001cee:	4b1e      	ldr	r3, [pc, #120]	@ (8001d68 <signal_strenght_bar+0x94>)
 8001cf0:	607b      	str	r3, [r7, #4]
	int nb_square = percent * length / 100;
 8001cf2:	68b8      	ldr	r0, [r7, #8]
 8001cf4:	f7fe ff90 	bl	8000c18 <__aeabi_i2f>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	6879      	ldr	r1, [r7, #4]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7fe ffdf 	bl	8000cc0 <__aeabi_fmul>
 8001d02:	4603      	mov	r3, r0
 8001d04:	4918      	ldr	r1, [pc, #96]	@ (8001d68 <signal_strenght_bar+0x94>)
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff f88e 	bl	8000e28 <__aeabi_fdiv>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff f99c 	bl	800104c <__aeabi_f2iz>
 8001d14:	4603      	mov	r3, r0
 8001d16:	617b      	str	r3, [r7, #20]
	int nb_dash = length - nb_square;
 8001d18:	68ba      	ldr	r2, [r7, #8]
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	613b      	str	r3, [r7, #16]

	for (int i = 0; i < nb_square; i++)
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
 8001d24:	e007      	b.n	8001d36 <signal_strenght_bar+0x62>
	{
		string[i] = '#';
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	2223      	movs	r2, #35	@ 0x23
 8001d2e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < nb_square; i++)
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	3301      	adds	r3, #1
 8001d34:	61fb      	str	r3, [r7, #28]
 8001d36:	69fa      	ldr	r2, [r7, #28]
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	dbf3      	blt.n	8001d26 <signal_strenght_bar+0x52>
	}
	for (int i = nb_square; i < length; i++)
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	61bb      	str	r3, [r7, #24]
 8001d42:	e007      	b.n	8001d54 <signal_strenght_bar+0x80>
	{
		string[i] = '-';
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	4413      	add	r3, r2
 8001d4a:	222d      	movs	r2, #45	@ 0x2d
 8001d4c:	701a      	strb	r2, [r3, #0]
	for (int i = nb_square; i < length; i++)
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	3301      	adds	r3, #1
 8001d52:	61bb      	str	r3, [r7, #24]
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	dbf3      	blt.n	8001d44 <signal_strenght_bar+0x70>
	}
}
 8001d5c:	bf00      	nop
 8001d5e:	bf00      	nop
 8001d60:	3720      	adds	r7, #32
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	42c80000 	.word	0x42c80000
 8001d6c:	00000000 	.word	0x00000000

08001d70 <print_menu>:


void print_menu(RFM22 *dev, I2C_LCD_HandleTypeDef *lcd, uint8_t channel, uint8_t rssi, uint8_t ref_rssi, float latitude, float longitude)
{
 8001d70:	b590      	push	{r4, r7, lr}
 8001d72:	b093      	sub	sp, #76	@ 0x4c
 8001d74:	af04      	add	r7, sp, #16
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	4611      	mov	r1, r2
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	460b      	mov	r3, r1
 8001d80:	71fb      	strb	r3, [r7, #7]
 8001d82:	4613      	mov	r3, r2
 8001d84:	71bb      	strb	r3, [r7, #6]
	char line[20] = {'-'};
 8001d86:	232d      	movs	r3, #45	@ 0x2d
 8001d88:	617b      	str	r3, [r7, #20]
 8001d8a:	f107 0318 	add.w	r3, r7, #24
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	605a      	str	r2, [r3, #4]
 8001d94:	609a      	str	r2, [r3, #8]
 8001d96:	60da      	str	r2, [r3, #12]
	uint32_t freq = RFM22_get_frequency(dev);
 8001d98:	68f8      	ldr	r0, [r7, #12]
 8001d9a:	f7ff fbb5 	bl	8001508 <RFM22_get_frequency>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff f979 	bl	8001098 <__aeabi_f2uiz>
 8001da6:	4603      	mov	r3, r0
 8001da8:	637b      	str	r3, [r7, #52]	@ 0x34
	uint16_t MHz = freq /1e6;
 8001daa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001dac:	f7fe fb7e 	bl	80004ac <__aeabi_ui2d>
 8001db0:	a353      	add	r3, pc, #332	@ (adr r3, 8001f00 <print_menu+0x190>)
 8001db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db6:	f7fe fd1d 	bl	80007f4 <__aeabi_ddiv>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	f7fe fdff 	bl	80009c4 <__aeabi_d2uiz>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint16_t kHz = (freq/1000) % 1000;
 8001dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dcc:	4a4e      	ldr	r2, [pc, #312]	@ (8001f08 <print_menu+0x198>)
 8001dce:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd2:	099a      	lsrs	r2, r3, #6
 8001dd4:	4b4c      	ldr	r3, [pc, #304]	@ (8001f08 <print_menu+0x198>)
 8001dd6:	fba3 1302 	umull	r1, r3, r3, r2
 8001dda:	099b      	lsrs	r3, r3, #6
 8001ddc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001de0:	fb01 f303 	mul.w	r3, r1, r3
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	863b      	strh	r3, [r7, #48]	@ 0x30
	uint16_t Hz = freq % 1000;
 8001de8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001dea:	4b47      	ldr	r3, [pc, #284]	@ (8001f08 <print_menu+0x198>)
 8001dec:	fba3 1302 	umull	r1, r3, r3, r2
 8001df0:	099b      	lsrs	r3, r3, #6
 8001df2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001df6:	fb01 f303 	mul.w	r3, r1, r3
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	float signal_strenght = 100*((float)rssi-(float)ref_rssi)/((float)ref_rssi+1) + 50;
 8001dfe:	79bb      	ldrb	r3, [r7, #6]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe ff05 	bl	8000c10 <__aeabi_ui2f>
 8001e06:	4604      	mov	r4, r0
 8001e08:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe feff 	bl	8000c10 <__aeabi_ui2f>
 8001e12:	4603      	mov	r3, r0
 8001e14:	4619      	mov	r1, r3
 8001e16:	4620      	mov	r0, r4
 8001e18:	f7fe fe48 	bl	8000aac <__aeabi_fsub>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	493b      	ldr	r1, [pc, #236]	@ (8001f0c <print_menu+0x19c>)
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe ff4d 	bl	8000cc0 <__aeabi_fmul>
 8001e26:	4603      	mov	r3, r0
 8001e28:	461c      	mov	r4, r3
 8001e2a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe feee 	bl	8000c10 <__aeabi_ui2f>
 8001e34:	4603      	mov	r3, r0
 8001e36:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe fe38 	bl	8000ab0 <__addsf3>
 8001e40:	4603      	mov	r3, r0
 8001e42:	4619      	mov	r1, r3
 8001e44:	4620      	mov	r0, r4
 8001e46:	f7fe ffef 	bl	8000e28 <__aeabi_fdiv>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	4930      	ldr	r1, [pc, #192]	@ (8001f10 <print_menu+0x1a0>)
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fe2e 	bl	8000ab0 <__addsf3>
 8001e54:	4603      	mov	r3, r0
 8001e56:	62bb      	str	r3, [r7, #40]	@ 0x28

	lcd_clear(lcd);
 8001e58:	68b8      	ldr	r0, [r7, #8]
 8001e5a:	f7ff fd81 	bl	8001960 <lcd_clear>
	lcd_gotoxy(lcd, 0, 0); // ligne 1
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2100      	movs	r1, #0
 8001e62:	68b8      	ldr	r0, [r7, #8]
 8001e64:	f7ff fd96 	bl	8001994 <lcd_gotoxy>
	snprintf(line, 21, "CH:%-3u   %3lu.%03lu.%03lu", channel, MHz, kHz, Hz);
 8001e68:	79fc      	ldrb	r4, [r7, #7]
 8001e6a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001e6c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001e6e:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8001e70:	f107 0014 	add.w	r0, r7, #20
 8001e74:	9102      	str	r1, [sp, #8]
 8001e76:	9201      	str	r2, [sp, #4]
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	4623      	mov	r3, r4
 8001e7c:	4a25      	ldr	r2, [pc, #148]	@ (8001f14 <print_menu+0x1a4>)
 8001e7e:	2115      	movs	r1, #21
 8001e80:	f004 fc64 	bl	800674c <sniprintf>
	lcd_puts(lcd, line);
 8001e84:	f107 0314 	add.w	r3, r7, #20
 8001e88:	4619      	mov	r1, r3
 8001e8a:	68b8      	ldr	r0, [r7, #8]
 8001e8c:	f7ff fdfb 	bl	8001a86 <lcd_puts>
	lcd_gotoxy(lcd, 0, 1); // ligne 2
 8001e90:	2201      	movs	r2, #1
 8001e92:	2100      	movs	r1, #0
 8001e94:	68b8      	ldr	r0, [r7, #8]
 8001e96:	f7ff fd7d 	bl	8001994 <lcd_gotoxy>
	snprintf(line, 20, "RSSI:%u", rssi);
 8001e9a:	79bb      	ldrb	r3, [r7, #6]
 8001e9c:	f107 0014 	add.w	r0, r7, #20
 8001ea0:	4a1d      	ldr	r2, [pc, #116]	@ (8001f18 <print_menu+0x1a8>)
 8001ea2:	2114      	movs	r1, #20
 8001ea4:	f004 fc52 	bl	800674c <sniprintf>
	lcd_puts(lcd, line);
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	4619      	mov	r1, r3
 8001eae:	68b8      	ldr	r0, [r7, #8]
 8001eb0:	f7ff fde9 	bl	8001a86 <lcd_puts>
	lcd_gotoxy(lcd, 0, 2); // ligne 3
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	68b8      	ldr	r0, [r7, #8]
 8001eba:	f7ff fd6b 	bl	8001994 <lcd_gotoxy>
	strcpy(line, "GPS");
 8001ebe:	f107 0314 	add.w	r3, r7, #20
 8001ec2:	4a16      	ldr	r2, [pc, #88]	@ (8001f1c <print_menu+0x1ac>)
 8001ec4:	601a      	str	r2, [r3, #0]
	lcd_puts(lcd, line);
 8001ec6:	f107 0314 	add.w	r3, r7, #20
 8001eca:	4619      	mov	r1, r3
 8001ecc:	68b8      	ldr	r0, [r7, #8]
 8001ece:	f7ff fdda 	bl	8001a86 <lcd_puts>
	lcd_gotoxy(lcd, 0, 3); // ligne 4
 8001ed2:	2203      	movs	r2, #3
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	68b8      	ldr	r0, [r7, #8]
 8001ed8:	f7ff fd5c 	bl	8001994 <lcd_gotoxy>
	signal_strenght_bar(line, 20, signal_strenght);
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ee2:	2114      	movs	r1, #20
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff fef5 	bl	8001cd4 <signal_strenght_bar>
	lcd_puts(lcd, line);
 8001eea:	f107 0314 	add.w	r3, r7, #20
 8001eee:	4619      	mov	r1, r3
 8001ef0:	68b8      	ldr	r0, [r7, #8]
 8001ef2:	f7ff fdc8 	bl	8001a86 <lcd_puts>

}
 8001ef6:	bf00      	nop
 8001ef8:	373c      	adds	r7, #60	@ 0x3c
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd90      	pop	{r4, r7, pc}
 8001efe:	bf00      	nop
 8001f00:	00000000 	.word	0x00000000
 8001f04:	412e8480 	.word	0x412e8480
 8001f08:	10624dd3 	.word	0x10624dd3
 8001f0c:	42c80000 	.word	0x42c80000
 8001f10:	42480000 	.word	0x42480000
 8001f14:	080070ec 	.word	0x080070ec
 8001f18:	08007108 	.word	0x08007108
 8001f1c:	00535047 	.word	0x00535047

08001f20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f20:	b5b0      	push	{r4, r5, r7, lr}
 8001f22:	b0ac      	sub	sp, #176	@ 0xb0
 8001f24:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f26:	f001 f847 	bl	8002fb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f2a:	f000 f9a9 	bl	8002280 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f2e:	f000 fced 	bl	800290c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f32:	f000 f9eb 	bl	800230c <MX_I2C1_Init>
  MX_SPI1_Init();
 8001f36:	f000 fa17 	bl	8002368 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001f3a:	f000 fa4b 	bl	80023d4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001f3e:	f000 faeb 	bl	8002518 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001f42:	f000 fb5d 	bl	8002600 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001f46:	f000 fbcf 	bl	80026e8 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001f4a:	f000 fc41 	bl	80027d0 <MX_TIM5_Init>
  MX_UART4_Init();
 8001f4e:	f000 fcb3 	bl	80028b8 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  // init pulsed pins and their respective timers
  Pulse_Pin_Typedef pin1 = PulsePin_init(LED1_GPIO_Port, LED1_Pin, &htim2, TIM_CHANNEL_1);
 8001f52:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 8001f56:	2300      	movs	r3, #0
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	4bbc      	ldr	r3, [pc, #752]	@ (800224c <main+0x32c>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	49bc      	ldr	r1, [pc, #752]	@ (8002250 <main+0x330>)
 8001f60:	f7ff f8ba 	bl	80010d8 <PulsePin_init>
  Pulse_Pin_Typedef pin2 = PulsePin_init(LED2_GPIO_Port, LED2_Pin, &htim3, TIM_CHANNEL_1);
 8001f64:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8001f68:	2300      	movs	r3, #0
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	4bb9      	ldr	r3, [pc, #740]	@ (8002254 <main+0x334>)
 8001f6e:	2202      	movs	r2, #2
 8001f70:	49b7      	ldr	r1, [pc, #732]	@ (8002250 <main+0x330>)
 8001f72:	f7ff f8b1 	bl	80010d8 <PulsePin_init>
  Pulse_Pin_Typedef pin3 = PulsePin_init(LED3_GPIO_Port, LED3_Pin, &htim4, TIM_CHANNEL_1);
 8001f76:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	4bb6      	ldr	r3, [pc, #728]	@ (8002258 <main+0x338>)
 8001f80:	2204      	movs	r2, #4
 8001f82:	49b3      	ldr	r1, [pc, #716]	@ (8002250 <main+0x330>)
 8001f84:	f7ff f8a8 	bl	80010d8 <PulsePin_init>

  // init buzzer and its watch timer
  buzzer_init(&htim1, TIM_CHANNEL_3, &htim5, TIM_CHANNEL_1);
 8001f88:	2300      	movs	r3, #0
 8001f8a:	4ab4      	ldr	r2, [pc, #720]	@ (800225c <main+0x33c>)
 8001f8c:	2108      	movs	r1, #8
 8001f8e:	48b4      	ldr	r0, [pc, #720]	@ (8002260 <main+0x340>)
 8001f90:	f7ff fb5e 	bl	8001650 <buzzer_init>

  // init lcd
  I2C_LCD_HandleTypeDef lcd;
  lcd.hi2c = &hi2c1;
 8001f94:	4bb3      	ldr	r3, [pc, #716]	@ (8002264 <main+0x344>)
 8001f96:	64bb      	str	r3, [r7, #72]	@ 0x48
  lcd.address = 0x27<<1;
 8001f98:	234e      	movs	r3, #78	@ 0x4e
 8001f9a:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  lcd_init(&lcd);
 8001f9e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff fd28 	bl	80019f8 <lcd_init>
  lcd_clear(&lcd);
 8001fa8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff fcd7 	bl	8001960 <lcd_clear>

  //init rfm22
  RFM22 rfm22 = {
 8001fb2:	4bad      	ldr	r3, [pc, #692]	@ (8002268 <main+0x348>)
 8001fb4:	f107 0414 	add.w	r4, r7, #20
 8001fb8:	461d      	mov	r5, r3
 8001fba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fc6:	682b      	ldr	r3, [r5, #0]
 8001fc8:	6023      	str	r3, [r4, #0]
		  .gpio_pin_2 = RFM_GPIO2_Pin,
		  .gpio_port_3 = RFM_GPIO3_GPIO_Port,
		  .gpio_pin_3 = RFM_GPIO3_Pin
  };

  RFM22_init(&rfm22, &rfm22_confs);
 8001fca:	f107 0314 	add.w	r3, r7, #20
 8001fce:	49a7      	ldr	r1, [pc, #668]	@ (800226c <main+0x34c>)
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff f955 	bl	8001280 <RFM22_init>
  uint8_t channel = 0;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  //global vars
  RFM22_channel(&rfm22, channel);
 8001fdc:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	4611      	mov	r1, r2
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff fa15 	bl	8001416 <RFM22_channel>
  print_menu(&rfm22, &lcd, 0, 0, 0, 0, 0);
 8001fec:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001ff0:	f107 0014 	add.w	r0, r7, #20
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	9302      	str	r3, [sp, #8]
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	9301      	str	r3, [sp, #4]
 8002000:	2300      	movs	r3, #0
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	2300      	movs	r3, #0
 8002006:	2200      	movs	r2, #0
 8002008:	f7ff feb2 	bl	8001d70 <print_menu>
  uint8_t packet[8] = {1, 2, 3, 4, 5, 6, 7, 8};
 800200c:	4a98      	ldr	r2, [pc, #608]	@ (8002270 <main+0x350>)
 800200e:	f107 030c 	add.w	r3, r7, #12
 8002012:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002016:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t rssi = 0;
 800201a:	2300      	movs	r3, #0
 800201c:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
  uint8_t ref_rssi = 0;
 8002020:	2300      	movs	r3, #0
 8002022:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
  uint32_t freq;
  float latitude = 0;
 8002026:	f04f 0300 	mov.w	r3, #0
 800202a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  float longitude = 0;
 800202e:	f04f 0300 	mov.w	r3, #0
 8002032:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint8_t spi_rx[1] = {0};
 8002036:	2300      	movs	r3, #0
 8002038:	723b      	strb	r3, [r7, #8]
	  uint32_t tick = HAL_GetTick();
	  while (HAL_GetTick() - tick < 1000);
#endif

#ifdef RECEIVE
	  RFM22_SPI_read(&rfm22, RH_RF22_REG_07_OPERATING_MODE1, spi_rx, 1);
 800203a:	f107 0208 	add.w	r2, r7, #8
 800203e:	f107 0014 	add.w	r0, r7, #20
 8002042:	2301      	movs	r3, #1
 8002044:	2107      	movs	r1, #7
 8002046:	f7ff fa2b 	bl	80014a0 <RFM22_SPI_read>
	  if (!(spi_rx[0] & RH_RF22_RXON))
 800204a:	7a3b      	ldrb	r3, [r7, #8]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	2b00      	cmp	r3, #0
 8002052:	d104      	bne.n	800205e <main+0x13e>
	  {
		  RFM22_rx_mode(&rfm22);
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff f993 	bl	8001384 <RFM22_rx_mode>
      }
#endif


	  //handle rfm22 interrupts
	  if (rfm22_interrupt_flag || (!HAL_GPIO_ReadPin(RFM_IRQ_GPIO_Port, RFM_IRQ_Pin)))
 800205e:	4b85      	ldr	r3, [pc, #532]	@ (8002274 <main+0x354>)
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d107      	bne.n	8002076 <main+0x156>
 8002066:	2110      	movs	r1, #16
 8002068:	4879      	ldr	r0, [pc, #484]	@ (8002250 <main+0x330>)
 800206a:	f001 facd 	bl	8003608 <HAL_GPIO_ReadPin>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	f040 8083 	bne.w	800217c <main+0x25c>
	  }
#endif

#ifdef RECEIVE
	  {
		  rfm22_interrupt_flag = 0;
 8002076:	4b7f      	ldr	r3, [pc, #508]	@ (8002274 <main+0x354>)
 8002078:	2200      	movs	r2, #0
 800207a:	701a      	strb	r2, [r3, #0]
		  uint8_t interrupts[] = {0, 0};
 800207c:	2300      	movs	r3, #0
 800207e:	80bb      	strh	r3, [r7, #4]
		  RFM22_SPI_read(&rfm22, RH_RF22_REG_03_INTERRUPT_STATUS1, interrupts, 2);
 8002080:	1d3a      	adds	r2, r7, #4
 8002082:	f107 0014 	add.w	r0, r7, #20
 8002086:	2302      	movs	r3, #2
 8002088:	2103      	movs	r1, #3
 800208a:	f7ff fa09 	bl	80014a0 <RFM22_SPI_read>


		  //pk received
		  if (interrupts[0] & RH_RF22_IPKVALID)
 800208e:	793b      	ldrb	r3, [r7, #4]
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d055      	beq.n	8002144 <main+0x224>
		  {
			  PulsePin(pin1, 100);
 8002098:	2364      	movs	r3, #100	@ 0x64
 800209a:	9301      	str	r3, [sp, #4]
 800209c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80020a0:	9300      	str	r3, [sp, #0]
 80020a2:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80020a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020a8:	f7ff f85e 	bl	8001168 <PulsePin>
			  uint8_t lenght = RFM22_available(&rfm22);
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff f97b 	bl	80013ac <RFM22_available>
 80020b6:	4603      	mov	r3, r0
 80020b8:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93

			  // GPS routine
			  rssi = RFM22_get_RSSI(&rfm22);
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff f985 	bl	80013d0 <RFM22_get_RSSI>
 80020c6:	4603      	mov	r3, r0
 80020c8:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
			  RFM22_read_rx(&rfm22, packet, 8);
 80020cc:	f107 010c 	add.w	r1, r7, #12
 80020d0:	f107 0314 	add.w	r3, r7, #20
 80020d4:	2208      	movs	r2, #8
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff f98c 	bl	80013f4 <RFM22_read_rx>
			  latitude = 0; //  vrifier, suppos transformer en float direct
 80020dc:	f04f 0300 	mov.w	r3, #0
 80020e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			  longitude = 0;
 80020e4:	f04f 0300 	mov.w	r3, #0
 80020e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

			  // rssi routine
			  int16_t rssi_dif = rssi - ref_rssi;
 80020ec:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 80020f0:	b29a      	uxth	r2, r3
 80020f2:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
			  freq = 3000 + 200*rssi_dif;
 8002100:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 8002104:	22c8      	movs	r2, #200	@ 0xc8
 8002106:	fb02 f303 	mul.w	r3, r2, r3
 800210a:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 800210e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			  buzzer_start(freq, 200);
 8002112:	21c8      	movs	r1, #200	@ 0xc8
 8002114:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8002118:	f7ff fae8 	bl	80016ec <buzzer_start>
			  print_menu(&rfm22, &lcd, channel, rssi, ref_rssi, latitude, longitude);
 800211c:	f897 409e 	ldrb.w	r4, [r7, #158]	@ 0x9e
 8002120:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8002124:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8002128:	f107 0014 	add.w	r0, r7, #20
 800212c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002130:	9302      	str	r3, [sp, #8]
 8002132:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002136:	9301      	str	r3, [sp, #4]
 8002138:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	4623      	mov	r3, r4
 8002140:	f7ff fe16 	bl	8001d70 <print_menu>
		  }

		  //rx FIFO full
		  if (interrupts[0] & RH_RF22_IRXFFAFULL)
 8002144:	793b      	ldrb	r3, [r7, #4]
 8002146:	f003 0310 	and.w	r3, r3, #16
 800214a:	2b00      	cmp	r3, #0
 800214c:	d008      	beq.n	8002160 <main+0x240>
		  {
			  //read last received
			  //RFM22_clr_rx_FIFO(&rfm22);
			  PulsePin(pin3, 100);
 800214e:	2364      	movs	r3, #100	@ 0x64
 8002150:	9301      	str	r3, [sp, #4]
 8002152:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800215a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800215c:	f7ff f804 	bl	8001168 <PulsePin>
		  if (interrupts[1] & RH_RF22_IPREAVAL)
		  {
		  }

		  //inval preamble
		  if (interrupts[1] & RH_RF22_IPREAINVAL)
 8002160:	797b      	ldrb	r3, [r7, #5]
 8002162:	f003 0320 	and.w	r3, r3, #32
 8002166:	2b00      	cmp	r3, #0
 8002168:	d008      	beq.n	800217c <main+0x25c>
		  {
			  PulsePin(pin2, 100);
 800216a:	2364      	movs	r3, #100	@ 0x64
 800216c:	9301      	str	r3, [sp, #4]
 800216e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002176:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002178:	f7fe fff6 	bl	8001168 <PulsePin>
		  }
	  }


	  if (pushbutton_interrupt_flag)
 800217c:	4b3e      	ldr	r3, [pc, #248]	@ (8002278 <main+0x358>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	f43f af5a 	beq.w	800203a <main+0x11a>
	  {
		  pushbutton_interrupt_flag = 0;
 8002186:	4b3c      	ldr	r3, [pc, #240]	@ (8002278 <main+0x358>)
 8002188:	2200      	movs	r2, #0
 800218a:	701a      	strb	r2, [r3, #0]

		  if (pushbutton_pushed[0]) // channel up
 800218c:	4b3b      	ldr	r3, [pc, #236]	@ (800227c <main+0x35c>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d020      	beq.n	80021d6 <main+0x2b6>
		  {
			  channel++;
 8002194:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002198:	3301      	adds	r3, #1
 800219a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			  RFM22_channel(&rfm22, channel);
 800219e:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 80021a2:	f107 0314 	add.w	r3, r7, #20
 80021a6:	4611      	mov	r1, r2
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff f934 	bl	8001416 <RFM22_channel>
			  print_menu(&rfm22, &lcd, channel, rssi, ref_rssi, latitude, longitude);
 80021ae:	f897 409e 	ldrb.w	r4, [r7, #158]	@ 0x9e
 80021b2:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 80021b6:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80021ba:	f107 0014 	add.w	r0, r7, #20
 80021be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80021c2:	9302      	str	r3, [sp, #8]
 80021c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	4623      	mov	r3, r4
 80021d2:	f7ff fdcd 	bl	8001d70 <print_menu>
		  }
		  if (pushbutton_pushed[1]) // channel down
 80021d6:	4b29      	ldr	r3, [pc, #164]	@ (800227c <main+0x35c>)
 80021d8:	785b      	ldrb	r3, [r3, #1]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d020      	beq.n	8002220 <main+0x300>
		  {
			  channel--;
 80021de:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80021e2:	3b01      	subs	r3, #1
 80021e4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			  RFM22_channel(&rfm22, channel);
 80021e8:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	4611      	mov	r1, r2
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff f90f 	bl	8001416 <RFM22_channel>
			  print_menu(&rfm22, &lcd, channel, rssi, ref_rssi, latitude, longitude);
 80021f8:	f897 409e 	ldrb.w	r4, [r7, #158]	@ 0x9e
 80021fc:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8002200:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8002204:	f107 0014 	add.w	r0, r7, #20
 8002208:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800220c:	9302      	str	r3, [sp, #8]
 800220e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002212:	9301      	str	r3, [sp, #4]
 8002214:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8002218:	9300      	str	r3, [sp, #0]
 800221a:	4623      	mov	r3, r4
 800221c:	f7ff fda8 	bl	8001d70 <print_menu>
		  }
		  if (pushbutton_pushed[2]) // zero
 8002220:	4b16      	ldr	r3, [pc, #88]	@ (800227c <main+0x35c>)
 8002222:	789b      	ldrb	r3, [r3, #2]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <main+0x310>
		  {
			  ref_rssi = rssi;
 8002228:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 800222c:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
		  if (pushbutton_pushed[3])
		  {

		  }

		  pushbutton_pushed[0] = 0;
 8002230:	4b12      	ldr	r3, [pc, #72]	@ (800227c <main+0x35c>)
 8002232:	2200      	movs	r2, #0
 8002234:	701a      	strb	r2, [r3, #0]
		  pushbutton_pushed[1] = 0;
 8002236:	4b11      	ldr	r3, [pc, #68]	@ (800227c <main+0x35c>)
 8002238:	2200      	movs	r2, #0
 800223a:	705a      	strb	r2, [r3, #1]
		  pushbutton_pushed[2] = 0;
 800223c:	4b0f      	ldr	r3, [pc, #60]	@ (800227c <main+0x35c>)
 800223e:	2200      	movs	r2, #0
 8002240:	709a      	strb	r2, [r3, #2]
		  pushbutton_pushed[3] = 0;
 8002242:	4b0e      	ldr	r3, [pc, #56]	@ (800227c <main+0x35c>)
 8002244:	2200      	movs	r2, #0
 8002246:	70da      	strb	r2, [r3, #3]
	  RFM22_SPI_read(&rfm22, RH_RF22_REG_07_OPERATING_MODE1, spi_rx, 1);
 8002248:	e6f7      	b.n	800203a <main+0x11a>
 800224a:	bf00      	nop
 800224c:	200002d8 	.word	0x200002d8
 8002250:	40010800 	.word	0x40010800
 8002254:	20000320 	.word	0x20000320
 8002258:	20000368 	.word	0x20000368
 800225c:	200003b0 	.word	0x200003b0
 8002260:	20000290 	.word	0x20000290
 8002264:	200001e4 	.word	0x200001e4
 8002268:	08007110 	.word	0x08007110
 800226c:	20000000 	.word	0x20000000
 8002270:	08007144 	.word	0x08007144
 8002274:	20000440 	.word	0x20000440
 8002278:	20000441 	.word	0x20000441
 800227c:	20000444 	.word	0x20000444

08002280 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b090      	sub	sp, #64	@ 0x40
 8002284:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002286:	f107 0318 	add.w	r3, r7, #24
 800228a:	2228      	movs	r2, #40	@ 0x28
 800228c:	2100      	movs	r1, #0
 800228e:	4618      	mov	r0, r3
 8002290:	f004 fa92 	bl	80067b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002294:	1d3b      	adds	r3, r7, #4
 8002296:	2200      	movs	r2, #0
 8002298:	601a      	str	r2, [r3, #0]
 800229a:	605a      	str	r2, [r3, #4]
 800229c:	609a      	str	r2, [r3, #8]
 800229e:	60da      	str	r2, [r3, #12]
 80022a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022a2:	2301      	movs	r3, #1
 80022a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80022ac:	2300      	movs	r3, #0
 80022ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022b0:	2301      	movs	r3, #1
 80022b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022b4:	2302      	movs	r3, #2
 80022b6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80022be:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80022c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022c4:	f107 0318 	add.w	r3, r7, #24
 80022c8:	4618      	mov	r0, r3
 80022ca:	f001 fe81 	bl	8003fd0 <HAL_RCC_OscConfig>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80022d4:	f000 fbd4 	bl	8002a80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022d8:	230f      	movs	r3, #15
 80022da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022dc:	2302      	movs	r3, #2
 80022de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022e0:	2300      	movs	r3, #0
 80022e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022ea:	2300      	movs	r3, #0
 80022ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022ee:	1d3b      	adds	r3, r7, #4
 80022f0:	2102      	movs	r1, #2
 80022f2:	4618      	mov	r0, r3
 80022f4:	f002 f8ee 	bl	80044d4 <HAL_RCC_ClockConfig>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80022fe:	f000 fbbf 	bl	8002a80 <Error_Handler>
  }
}
 8002302:	bf00      	nop
 8002304:	3740      	adds	r7, #64	@ 0x40
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
	...

0800230c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002310:	4b12      	ldr	r3, [pc, #72]	@ (800235c <MX_I2C1_Init+0x50>)
 8002312:	4a13      	ldr	r2, [pc, #76]	@ (8002360 <MX_I2C1_Init+0x54>)
 8002314:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002316:	4b11      	ldr	r3, [pc, #68]	@ (800235c <MX_I2C1_Init+0x50>)
 8002318:	4a12      	ldr	r2, [pc, #72]	@ (8002364 <MX_I2C1_Init+0x58>)
 800231a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800231c:	4b0f      	ldr	r3, [pc, #60]	@ (800235c <MX_I2C1_Init+0x50>)
 800231e:	2200      	movs	r2, #0
 8002320:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002322:	4b0e      	ldr	r3, [pc, #56]	@ (800235c <MX_I2C1_Init+0x50>)
 8002324:	2200      	movs	r2, #0
 8002326:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002328:	4b0c      	ldr	r3, [pc, #48]	@ (800235c <MX_I2C1_Init+0x50>)
 800232a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800232e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002330:	4b0a      	ldr	r3, [pc, #40]	@ (800235c <MX_I2C1_Init+0x50>)
 8002332:	2200      	movs	r2, #0
 8002334:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002336:	4b09      	ldr	r3, [pc, #36]	@ (800235c <MX_I2C1_Init+0x50>)
 8002338:	2200      	movs	r2, #0
 800233a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800233c:	4b07      	ldr	r3, [pc, #28]	@ (800235c <MX_I2C1_Init+0x50>)
 800233e:	2200      	movs	r2, #0
 8002340:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002342:	4b06      	ldr	r3, [pc, #24]	@ (800235c <MX_I2C1_Init+0x50>)
 8002344:	2200      	movs	r2, #0
 8002346:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002348:	4804      	ldr	r0, [pc, #16]	@ (800235c <MX_I2C1_Init+0x50>)
 800234a:	f001 f9a5 	bl	8003698 <HAL_I2C_Init>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002354:	f000 fb94 	bl	8002a80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}
 800235c:	200001e4 	.word	0x200001e4
 8002360:	40005400 	.word	0x40005400
 8002364:	000186a0 	.word	0x000186a0

08002368 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800236c:	4b17      	ldr	r3, [pc, #92]	@ (80023cc <MX_SPI1_Init+0x64>)
 800236e:	4a18      	ldr	r2, [pc, #96]	@ (80023d0 <MX_SPI1_Init+0x68>)
 8002370:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002372:	4b16      	ldr	r3, [pc, #88]	@ (80023cc <MX_SPI1_Init+0x64>)
 8002374:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002378:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800237a:	4b14      	ldr	r3, [pc, #80]	@ (80023cc <MX_SPI1_Init+0x64>)
 800237c:	2200      	movs	r2, #0
 800237e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002380:	4b12      	ldr	r3, [pc, #72]	@ (80023cc <MX_SPI1_Init+0x64>)
 8002382:	2200      	movs	r2, #0
 8002384:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002386:	4b11      	ldr	r3, [pc, #68]	@ (80023cc <MX_SPI1_Init+0x64>)
 8002388:	2200      	movs	r2, #0
 800238a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800238c:	4b0f      	ldr	r3, [pc, #60]	@ (80023cc <MX_SPI1_Init+0x64>)
 800238e:	2200      	movs	r2, #0
 8002390:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002392:	4b0e      	ldr	r3, [pc, #56]	@ (80023cc <MX_SPI1_Init+0x64>)
 8002394:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002398:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800239a:	4b0c      	ldr	r3, [pc, #48]	@ (80023cc <MX_SPI1_Init+0x64>)
 800239c:	2220      	movs	r2, #32
 800239e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023a0:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <MX_SPI1_Init+0x64>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023a6:	4b09      	ldr	r3, [pc, #36]	@ (80023cc <MX_SPI1_Init+0x64>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023ac:	4b07      	ldr	r3, [pc, #28]	@ (80023cc <MX_SPI1_Init+0x64>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80023b2:	4b06      	ldr	r3, [pc, #24]	@ (80023cc <MX_SPI1_Init+0x64>)
 80023b4:	220a      	movs	r2, #10
 80023b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80023b8:	4804      	ldr	r0, [pc, #16]	@ (80023cc <MX_SPI1_Init+0x64>)
 80023ba:	f002 fa19 	bl	80047f0 <HAL_SPI_Init>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80023c4:	f000 fb5c 	bl	8002a80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80023c8:	bf00      	nop
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20000238 	.word	0x20000238
 80023d0:	40013000 	.word	0x40013000

080023d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b096      	sub	sp, #88	@ 0x58
 80023d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023da:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	605a      	str	r2, [r3, #4]
 80023e4:	609a      	str	r2, [r3, #8]
 80023e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023e8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	605a      	str	r2, [r3, #4]
 80023fc:	609a      	str	r2, [r3, #8]
 80023fe:	60da      	str	r2, [r3, #12]
 8002400:	611a      	str	r2, [r3, #16]
 8002402:	615a      	str	r2, [r3, #20]
 8002404:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002406:	1d3b      	adds	r3, r7, #4
 8002408:	2220      	movs	r2, #32
 800240a:	2100      	movs	r1, #0
 800240c:	4618      	mov	r0, r3
 800240e:	f004 f9d3 	bl	80067b8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002412:	4b3f      	ldr	r3, [pc, #252]	@ (8002510 <MX_TIM1_Init+0x13c>)
 8002414:	4a3f      	ldr	r2, [pc, #252]	@ (8002514 <MX_TIM1_Init+0x140>)
 8002416:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 900;
 8002418:	4b3d      	ldr	r3, [pc, #244]	@ (8002510 <MX_TIM1_Init+0x13c>)
 800241a:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800241e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002420:	4b3b      	ldr	r3, [pc, #236]	@ (8002510 <MX_TIM1_Init+0x13c>)
 8002422:	2200      	movs	r2, #0
 8002424:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002426:	4b3a      	ldr	r3, [pc, #232]	@ (8002510 <MX_TIM1_Init+0x13c>)
 8002428:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800242c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800242e:	4b38      	ldr	r3, [pc, #224]	@ (8002510 <MX_TIM1_Init+0x13c>)
 8002430:	2200      	movs	r2, #0
 8002432:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002434:	4b36      	ldr	r3, [pc, #216]	@ (8002510 <MX_TIM1_Init+0x13c>)
 8002436:	2200      	movs	r2, #0
 8002438:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800243a:	4b35      	ldr	r3, [pc, #212]	@ (8002510 <MX_TIM1_Init+0x13c>)
 800243c:	2200      	movs	r2, #0
 800243e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002440:	4833      	ldr	r0, [pc, #204]	@ (8002510 <MX_TIM1_Init+0x13c>)
 8002442:	f002 fe00 	bl	8005046 <HAL_TIM_Base_Init>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800244c:	f000 fb18 	bl	8002a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002450:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002454:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002456:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800245a:	4619      	mov	r1, r3
 800245c:	482c      	ldr	r0, [pc, #176]	@ (8002510 <MX_TIM1_Init+0x13c>)
 800245e:	f003 fbef 	bl	8005c40 <HAL_TIM_ConfigClockSource>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002468:	f000 fb0a 	bl	8002a80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800246c:	4828      	ldr	r0, [pc, #160]	@ (8002510 <MX_TIM1_Init+0x13c>)
 800246e:	f003 f857 	bl	8005520 <HAL_TIM_PWM_Init>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002478:	f000 fb02 	bl	8002a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800247c:	2340      	movs	r3, #64	@ 0x40
 800247e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002480:	2300      	movs	r3, #0
 8002482:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002484:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002488:	4619      	mov	r1, r3
 800248a:	4821      	ldr	r0, [pc, #132]	@ (8002510 <MX_TIM1_Init+0x13c>)
 800248c:	f003 ffb0 	bl	80063f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8002496:	f000 faf3 	bl	8002a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800249a:	2360      	movs	r3, #96	@ 0x60
 800249c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800249e:	2300      	movs	r3, #0
 80024a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024a2:	2300      	movs	r3, #0
 80024a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80024a6:	2300      	movs	r3, #0
 80024a8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024aa:	2300      	movs	r3, #0
 80024ac:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80024ae:	2300      	movs	r3, #0
 80024b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80024b2:	2300      	movs	r3, #0
 80024b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80024b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024ba:	2208      	movs	r2, #8
 80024bc:	4619      	mov	r1, r3
 80024be:	4814      	ldr	r0, [pc, #80]	@ (8002510 <MX_TIM1_Init+0x13c>)
 80024c0:	f003 fafc 	bl	8005abc <HAL_TIM_PWM_ConfigChannel>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80024ca:	f000 fad9 	bl	8002a80 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024ce:	2300      	movs	r3, #0
 80024d0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80024da:	2300      	movs	r3, #0
 80024dc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80024e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024e6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024e8:	2300      	movs	r3, #0
 80024ea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80024ec:	1d3b      	adds	r3, r7, #4
 80024ee:	4619      	mov	r1, r3
 80024f0:	4807      	ldr	r0, [pc, #28]	@ (8002510 <MX_TIM1_Init+0x13c>)
 80024f2:	f003 ffe9 	bl	80064c8 <HAL_TIMEx_ConfigBreakDeadTime>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80024fc:	f000 fac0 	bl	8002a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002500:	4803      	ldr	r0, [pc, #12]	@ (8002510 <MX_TIM1_Init+0x13c>)
 8002502:	f000 fc09 	bl	8002d18 <HAL_TIM_MspPostInit>

}
 8002506:	bf00      	nop
 8002508:	3758      	adds	r7, #88	@ 0x58
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	20000290 	.word	0x20000290
 8002514:	40012c00 	.word	0x40012c00

08002518 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08e      	sub	sp, #56	@ 0x38
 800251c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800251e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	605a      	str	r2, [r3, #4]
 8002528:	609a      	str	r2, [r3, #8]
 800252a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800252c:	f107 0320 	add.w	r3, r7, #32
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002536:	1d3b      	adds	r3, r7, #4
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	605a      	str	r2, [r3, #4]
 800253e:	609a      	str	r2, [r3, #8]
 8002540:	60da      	str	r2, [r3, #12]
 8002542:	611a      	str	r2, [r3, #16]
 8002544:	615a      	str	r2, [r3, #20]
 8002546:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002548:	4b2c      	ldr	r3, [pc, #176]	@ (80025fc <MX_TIM2_Init+0xe4>)
 800254a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800254e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64000;
 8002550:	4b2a      	ldr	r3, [pc, #168]	@ (80025fc <MX_TIM2_Init+0xe4>)
 8002552:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 8002556:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002558:	4b28      	ldr	r3, [pc, #160]	@ (80025fc <MX_TIM2_Init+0xe4>)
 800255a:	2200      	movs	r2, #0
 800255c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800255e:	4b27      	ldr	r3, [pc, #156]	@ (80025fc <MX_TIM2_Init+0xe4>)
 8002560:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002564:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002566:	4b25      	ldr	r3, [pc, #148]	@ (80025fc <MX_TIM2_Init+0xe4>)
 8002568:	2200      	movs	r2, #0
 800256a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800256c:	4b23      	ldr	r3, [pc, #140]	@ (80025fc <MX_TIM2_Init+0xe4>)
 800256e:	2200      	movs	r2, #0
 8002570:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002572:	4822      	ldr	r0, [pc, #136]	@ (80025fc <MX_TIM2_Init+0xe4>)
 8002574:	f002 fd67 	bl	8005046 <HAL_TIM_Base_Init>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800257e:	f000 fa7f 	bl	8002a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002582:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002586:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002588:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800258c:	4619      	mov	r1, r3
 800258e:	481b      	ldr	r0, [pc, #108]	@ (80025fc <MX_TIM2_Init+0xe4>)
 8002590:	f003 fb56 	bl	8005c40 <HAL_TIM_ConfigClockSource>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800259a:	f000 fa71 	bl	8002a80 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800259e:	4817      	ldr	r0, [pc, #92]	@ (80025fc <MX_TIM2_Init+0xe4>)
 80025a0:	f002 fda0 	bl	80050e4 <HAL_TIM_OC_Init>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80025aa:	f000 fa69 	bl	8002a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ae:	2300      	movs	r3, #0
 80025b0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b2:	2300      	movs	r3, #0
 80025b4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025b6:	f107 0320 	add.w	r3, r7, #32
 80025ba:	4619      	mov	r1, r3
 80025bc:	480f      	ldr	r0, [pc, #60]	@ (80025fc <MX_TIM2_Init+0xe4>)
 80025be:	f003 ff17 	bl	80063f0 <HAL_TIMEx_MasterConfigSynchronization>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80025c8:	f000 fa5a 	bl	8002a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80025cc:	2310      	movs	r3, #16
 80025ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025d0:	2300      	movs	r3, #0
 80025d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025d4:	2300      	movs	r3, #0
 80025d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025dc:	1d3b      	adds	r3, r7, #4
 80025de:	2200      	movs	r2, #0
 80025e0:	4619      	mov	r1, r3
 80025e2:	4806      	ldr	r0, [pc, #24]	@ (80025fc <MX_TIM2_Init+0xe4>)
 80025e4:	f003 fa0e 	bl	8005a04 <HAL_TIM_OC_ConfigChannel>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80025ee:	f000 fa47 	bl	8002a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025f2:	bf00      	nop
 80025f4:	3738      	adds	r7, #56	@ 0x38
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	200002d8 	.word	0x200002d8

08002600 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08e      	sub	sp, #56	@ 0x38
 8002604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002606:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800260a:	2200      	movs	r2, #0
 800260c:	601a      	str	r2, [r3, #0]
 800260e:	605a      	str	r2, [r3, #4]
 8002610:	609a      	str	r2, [r3, #8]
 8002612:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002614:	f107 0320 	add.w	r3, r7, #32
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
 800262c:	615a      	str	r2, [r3, #20]
 800262e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002630:	4b2b      	ldr	r3, [pc, #172]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 8002632:	4a2c      	ldr	r2, [pc, #176]	@ (80026e4 <MX_TIM3_Init+0xe4>)
 8002634:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16000;
 8002636:	4b2a      	ldr	r3, [pc, #168]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 8002638:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800263c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800263e:	4b28      	ldr	r3, [pc, #160]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 8002640:	2200      	movs	r2, #0
 8002642:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002644:	4b26      	ldr	r3, [pc, #152]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 8002646:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800264a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800264c:	4b24      	ldr	r3, [pc, #144]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 800264e:	2200      	movs	r2, #0
 8002650:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002652:	4b23      	ldr	r3, [pc, #140]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 8002654:	2200      	movs	r2, #0
 8002656:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002658:	4821      	ldr	r0, [pc, #132]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 800265a:	f002 fcf4 	bl	8005046 <HAL_TIM_Base_Init>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002664:	f000 fa0c 	bl	8002a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002668:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800266c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800266e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002672:	4619      	mov	r1, r3
 8002674:	481a      	ldr	r0, [pc, #104]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 8002676:	f003 fae3 	bl	8005c40 <HAL_TIM_ConfigClockSource>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002680:	f000 f9fe 	bl	8002a80 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8002684:	4816      	ldr	r0, [pc, #88]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 8002686:	f002 fd2d 	bl	80050e4 <HAL_TIM_OC_Init>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002690:	f000 f9f6 	bl	8002a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002694:	2300      	movs	r3, #0
 8002696:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002698:	2300      	movs	r3, #0
 800269a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800269c:	f107 0320 	add.w	r3, r7, #32
 80026a0:	4619      	mov	r1, r3
 80026a2:	480f      	ldr	r0, [pc, #60]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 80026a4:	f003 fea4 	bl	80063f0 <HAL_TIMEx_MasterConfigSynchronization>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80026ae:	f000 f9e7 	bl	8002a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80026b2:	2310      	movs	r3, #16
 80026b4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026ba:	2300      	movs	r3, #0
 80026bc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026be:	2300      	movs	r3, #0
 80026c0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026c2:	1d3b      	adds	r3, r7, #4
 80026c4:	2200      	movs	r2, #0
 80026c6:	4619      	mov	r1, r3
 80026c8:	4805      	ldr	r0, [pc, #20]	@ (80026e0 <MX_TIM3_Init+0xe0>)
 80026ca:	f003 f99b 	bl	8005a04 <HAL_TIM_OC_ConfigChannel>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80026d4:	f000 f9d4 	bl	8002a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026d8:	bf00      	nop
 80026da:	3738      	adds	r7, #56	@ 0x38
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	20000320 	.word	0x20000320
 80026e4:	40000400 	.word	0x40000400

080026e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b08e      	sub	sp, #56	@ 0x38
 80026ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	605a      	str	r2, [r3, #4]
 80026f8:	609a      	str	r2, [r3, #8]
 80026fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026fc:	f107 0320 	add.w	r3, r7, #32
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002706:	1d3b      	adds	r3, r7, #4
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	605a      	str	r2, [r3, #4]
 800270e:	609a      	str	r2, [r3, #8]
 8002710:	60da      	str	r2, [r3, #12]
 8002712:	611a      	str	r2, [r3, #16]
 8002714:	615a      	str	r2, [r3, #20]
 8002716:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002718:	4b2b      	ldr	r3, [pc, #172]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 800271a:	4a2c      	ldr	r2, [pc, #176]	@ (80027cc <MX_TIM4_Init+0xe4>)
 800271c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16000;
 800271e:	4b2a      	ldr	r3, [pc, #168]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 8002720:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8002724:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002726:	4b28      	ldr	r3, [pc, #160]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 8002728:	2200      	movs	r2, #0
 800272a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800272c:	4b26      	ldr	r3, [pc, #152]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 800272e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002732:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002734:	4b24      	ldr	r3, [pc, #144]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 8002736:	2200      	movs	r2, #0
 8002738:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800273a:	4b23      	ldr	r3, [pc, #140]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 800273c:	2200      	movs	r2, #0
 800273e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002740:	4821      	ldr	r0, [pc, #132]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 8002742:	f002 fc80 	bl	8005046 <HAL_TIM_Base_Init>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 800274c:	f000 f998 	bl	8002a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002750:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002754:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002756:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800275a:	4619      	mov	r1, r3
 800275c:	481a      	ldr	r0, [pc, #104]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 800275e:	f003 fa6f 	bl	8005c40 <HAL_TIM_ConfigClockSource>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002768:	f000 f98a 	bl	8002a80 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 800276c:	4816      	ldr	r0, [pc, #88]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 800276e:	f002 fcb9 	bl	80050e4 <HAL_TIM_OC_Init>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002778:	f000 f982 	bl	8002a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800277c:	2300      	movs	r3, #0
 800277e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002780:	2300      	movs	r3, #0
 8002782:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002784:	f107 0320 	add.w	r3, r7, #32
 8002788:	4619      	mov	r1, r3
 800278a:	480f      	ldr	r0, [pc, #60]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 800278c:	f003 fe30 	bl	80063f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002796:	f000 f973 	bl	8002a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 800279a:	2310      	movs	r3, #16
 800279c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800279e:	2300      	movs	r3, #0
 80027a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027a2:	2300      	movs	r3, #0
 80027a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027a6:	2300      	movs	r3, #0
 80027a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027aa:	1d3b      	adds	r3, r7, #4
 80027ac:	2200      	movs	r2, #0
 80027ae:	4619      	mov	r1, r3
 80027b0:	4805      	ldr	r0, [pc, #20]	@ (80027c8 <MX_TIM4_Init+0xe0>)
 80027b2:	f003 f927 	bl	8005a04 <HAL_TIM_OC_ConfigChannel>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80027bc:	f000 f960 	bl	8002a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80027c0:	bf00      	nop
 80027c2:	3738      	adds	r7, #56	@ 0x38
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	20000368 	.word	0x20000368
 80027cc:	40000800 	.word	0x40000800

080027d0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08e      	sub	sp, #56	@ 0x38
 80027d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027da:	2200      	movs	r2, #0
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	605a      	str	r2, [r3, #4]
 80027e0:	609a      	str	r2, [r3, #8]
 80027e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e4:	f107 0320 	add.w	r3, r7, #32
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027ee:	1d3b      	adds	r3, r7, #4
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	605a      	str	r2, [r3, #4]
 80027f6:	609a      	str	r2, [r3, #8]
 80027f8:	60da      	str	r2, [r3, #12]
 80027fa:	611a      	str	r2, [r3, #16]
 80027fc:	615a      	str	r2, [r3, #20]
 80027fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002800:	4b2b      	ldr	r3, [pc, #172]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 8002802:	4a2c      	ldr	r2, [pc, #176]	@ (80028b4 <MX_TIM5_Init+0xe4>)
 8002804:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 64000;
 8002806:	4b2a      	ldr	r3, [pc, #168]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 8002808:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 800280c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800280e:	4b28      	ldr	r3, [pc, #160]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 8002810:	2200      	movs	r2, #0
 8002812:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002814:	4b26      	ldr	r3, [pc, #152]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 8002816:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800281a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800281c:	4b24      	ldr	r3, [pc, #144]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 800281e:	2200      	movs	r2, #0
 8002820:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002822:	4b23      	ldr	r3, [pc, #140]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 8002824:	2200      	movs	r2, #0
 8002826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002828:	4821      	ldr	r0, [pc, #132]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 800282a:	f002 fc0c 	bl	8005046 <HAL_TIM_Base_Init>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8002834:	f000 f924 	bl	8002a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002838:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800283c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800283e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002842:	4619      	mov	r1, r3
 8002844:	481a      	ldr	r0, [pc, #104]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 8002846:	f003 f9fb 	bl	8005c40 <HAL_TIM_ConfigClockSource>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8002850:	f000 f916 	bl	8002a80 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8002854:	4816      	ldr	r0, [pc, #88]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 8002856:	f002 fc45 	bl	80050e4 <HAL_TIM_OC_Init>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8002860:	f000 f90e 	bl	8002a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002864:	2300      	movs	r3, #0
 8002866:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002868:	2300      	movs	r3, #0
 800286a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800286c:	f107 0320 	add.w	r3, r7, #32
 8002870:	4619      	mov	r1, r3
 8002872:	480f      	ldr	r0, [pc, #60]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 8002874:	f003 fdbc 	bl	80063f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800287e:	f000 f8ff 	bl	8002a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8002882:	2310      	movs	r3, #16
 8002884:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002886:	2300      	movs	r3, #0
 8002888:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002892:	1d3b      	adds	r3, r7, #4
 8002894:	2200      	movs	r2, #0
 8002896:	4619      	mov	r1, r3
 8002898:	4805      	ldr	r0, [pc, #20]	@ (80028b0 <MX_TIM5_Init+0xe0>)
 800289a:	f003 f8b3 	bl	8005a04 <HAL_TIM_OC_ConfigChannel>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80028a4:	f000 f8ec 	bl	8002a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80028a8:	bf00      	nop
 80028aa:	3738      	adds	r7, #56	@ 0x38
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	200003b0 	.word	0x200003b0
 80028b4:	40000c00 	.word	0x40000c00

080028b8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80028bc:	4b11      	ldr	r3, [pc, #68]	@ (8002904 <MX_UART4_Init+0x4c>)
 80028be:	4a12      	ldr	r2, [pc, #72]	@ (8002908 <MX_UART4_Init+0x50>)
 80028c0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80028c2:	4b10      	ldr	r3, [pc, #64]	@ (8002904 <MX_UART4_Init+0x4c>)
 80028c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028c8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80028ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002904 <MX_UART4_Init+0x4c>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80028d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002904 <MX_UART4_Init+0x4c>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80028d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002904 <MX_UART4_Init+0x4c>)
 80028d8:	2200      	movs	r2, #0
 80028da:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80028dc:	4b09      	ldr	r3, [pc, #36]	@ (8002904 <MX_UART4_Init+0x4c>)
 80028de:	220c      	movs	r2, #12
 80028e0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028e2:	4b08      	ldr	r3, [pc, #32]	@ (8002904 <MX_UART4_Init+0x4c>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e8:	4b06      	ldr	r3, [pc, #24]	@ (8002904 <MX_UART4_Init+0x4c>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80028ee:	4805      	ldr	r0, [pc, #20]	@ (8002904 <MX_UART4_Init+0x4c>)
 80028f0:	f003 fe4d 	bl	800658e <HAL_UART_Init>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80028fa:	f000 f8c1 	bl	8002a80 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80028fe:	bf00      	nop
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	200003f8 	.word	0x200003f8
 8002908:	40004c00 	.word	0x40004c00

0800290c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b088      	sub	sp, #32
 8002910:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002912:	f107 0310 	add.w	r3, r7, #16
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	605a      	str	r2, [r3, #4]
 800291c:	609a      	str	r2, [r3, #8]
 800291e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002920:	4b52      	ldr	r3, [pc, #328]	@ (8002a6c <MX_GPIO_Init+0x160>)
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	4a51      	ldr	r2, [pc, #324]	@ (8002a6c <MX_GPIO_Init+0x160>)
 8002926:	f043 0320 	orr.w	r3, r3, #32
 800292a:	6193      	str	r3, [r2, #24]
 800292c:	4b4f      	ldr	r3, [pc, #316]	@ (8002a6c <MX_GPIO_Init+0x160>)
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	f003 0320 	and.w	r3, r3, #32
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002938:	4b4c      	ldr	r3, [pc, #304]	@ (8002a6c <MX_GPIO_Init+0x160>)
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	4a4b      	ldr	r2, [pc, #300]	@ (8002a6c <MX_GPIO_Init+0x160>)
 800293e:	f043 0304 	orr.w	r3, r3, #4
 8002942:	6193      	str	r3, [r2, #24]
 8002944:	4b49      	ldr	r3, [pc, #292]	@ (8002a6c <MX_GPIO_Init+0x160>)
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	f003 0304 	and.w	r3, r3, #4
 800294c:	60bb      	str	r3, [r7, #8]
 800294e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002950:	4b46      	ldr	r3, [pc, #280]	@ (8002a6c <MX_GPIO_Init+0x160>)
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	4a45      	ldr	r2, [pc, #276]	@ (8002a6c <MX_GPIO_Init+0x160>)
 8002956:	f043 0310 	orr.w	r3, r3, #16
 800295a:	6193      	str	r3, [r2, #24]
 800295c:	4b43      	ldr	r3, [pc, #268]	@ (8002a6c <MX_GPIO_Init+0x160>)
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	f003 0310 	and.w	r3, r3, #16
 8002964:	607b      	str	r3, [r7, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002968:	4b40      	ldr	r3, [pc, #256]	@ (8002a6c <MX_GPIO_Init+0x160>)
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	4a3f      	ldr	r2, [pc, #252]	@ (8002a6c <MX_GPIO_Init+0x160>)
 800296e:	f043 0308 	orr.w	r3, r3, #8
 8002972:	6193      	str	r3, [r2, #24]
 8002974:	4b3d      	ldr	r3, [pc, #244]	@ (8002a6c <MX_GPIO_Init+0x160>)
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	f003 0308 	and.w	r3, r3, #8
 800297c:	603b      	str	r3, [r7, #0]
 800297e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|RFM_SDN_Pin, GPIO_PIN_RESET);
 8002980:	2200      	movs	r2, #0
 8002982:	210f      	movs	r1, #15
 8002984:	483a      	ldr	r0, [pc, #232]	@ (8002a70 <MX_GPIO_Init+0x164>)
 8002986:	f000 fe56 	bl	8003636 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RFM_CS_Pin|RFM_GPIO3_Pin, GPIO_PIN_RESET);
 800298a:	2200      	movs	r2, #0
 800298c:	2130      	movs	r1, #48	@ 0x30
 800298e:	4839      	ldr	r0, [pc, #228]	@ (8002a74 <MX_GPIO_Init+0x168>)
 8002990:	f000 fe51 	bl	8003636 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RFM_GPIO2_Pin|RFM_GPIO1_Pin|RFM_GPIO5_Pin|RFM_GPIO4_Pin, GPIO_PIN_RESET);
 8002994:	2200      	movs	r2, #0
 8002996:	f240 4107 	movw	r1, #1031	@ 0x407
 800299a:	4837      	ldr	r0, [pc, #220]	@ (8002a78 <MX_GPIO_Init+0x16c>)
 800299c:	f000 fe4b 	bl	8003636 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin RFM_SDN_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|RFM_SDN_Pin;
 80029a0:	230f      	movs	r3, #15
 80029a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a4:	2301      	movs	r3, #1
 80029a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ac:	2302      	movs	r3, #2
 80029ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b0:	f107 0310 	add.w	r3, r7, #16
 80029b4:	4619      	mov	r1, r3
 80029b6:	482e      	ldr	r0, [pc, #184]	@ (8002a70 <MX_GPIO_Init+0x164>)
 80029b8:	f000 fc92 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM_IRQ_Pin */
  GPIO_InitStruct.Pin = RFM_IRQ_Pin;
 80029bc:	2310      	movs	r3, #16
 80029be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029c0:	4b2e      	ldr	r3, [pc, #184]	@ (8002a7c <MX_GPIO_Init+0x170>)
 80029c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c4:	2300      	movs	r3, #0
 80029c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RFM_IRQ_GPIO_Port, &GPIO_InitStruct);
 80029c8:	f107 0310 	add.w	r3, r7, #16
 80029cc:	4619      	mov	r1, r3
 80029ce:	4828      	ldr	r0, [pc, #160]	@ (8002a70 <MX_GPIO_Init+0x164>)
 80029d0:	f000 fc86 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RFM_CS_Pin RFM_GPIO3_Pin */
  GPIO_InitStruct.Pin = RFM_CS_Pin|RFM_GPIO3_Pin;
 80029d4:	2330      	movs	r3, #48	@ 0x30
 80029d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029d8:	2301      	movs	r3, #1
 80029da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029dc:	2300      	movs	r3, #0
 80029de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e0:	2302      	movs	r3, #2
 80029e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029e4:	f107 0310 	add.w	r3, r7, #16
 80029e8:	4619      	mov	r1, r3
 80029ea:	4822      	ldr	r0, [pc, #136]	@ (8002a74 <MX_GPIO_Init+0x168>)
 80029ec:	f000 fc78 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RFM_GPIO2_Pin RFM_GPIO1_Pin RFM_GPIO5_Pin RFM_GPIO4_Pin */
  GPIO_InitStruct.Pin = RFM_GPIO2_Pin|RFM_GPIO1_Pin|RFM_GPIO5_Pin|RFM_GPIO4_Pin;
 80029f0:	f240 4307 	movw	r3, #1031	@ 0x407
 80029f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f6:	2301      	movs	r3, #1
 80029f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fa:	2300      	movs	r3, #0
 80029fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fe:	2302      	movs	r3, #2
 8002a00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a02:	f107 0310 	add.w	r3, r7, #16
 8002a06:	4619      	mov	r1, r3
 8002a08:	481b      	ldr	r0, [pc, #108]	@ (8002a78 <MX_GPIO_Init+0x16c>)
 8002a0a:	f000 fc69 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO1_Pin GPIO2_Pin GPIO3_Pin GPIO4_Pin */
  GPIO_InitStruct.Pin = GPIO1_Pin|GPIO2_Pin|GPIO3_Pin|GPIO4_Pin;
 8002a0e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002a12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a14:	4b19      	ldr	r3, [pc, #100]	@ (8002a7c <MX_GPIO_Init+0x170>)
 8002a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a1c:	f107 0310 	add.w	r3, r7, #16
 8002a20:	4619      	mov	r1, r3
 8002a22:	4814      	ldr	r0, [pc, #80]	@ (8002a74 <MX_GPIO_Init+0x168>)
 8002a24:	f000 fc5c 	bl	80032e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MLX_INT_TRIG_Pin MLX_INT_Pin */
  GPIO_InitStruct.Pin = MLX_INT_TRIG_Pin|MLX_INT_Pin;
 8002a28:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002a2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a32:	2300      	movs	r3, #0
 8002a34:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a36:	f107 0310 	add.w	r3, r7, #16
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	480c      	ldr	r0, [pc, #48]	@ (8002a70 <MX_GPIO_Init+0x164>)
 8002a3e:	f000 fc4f 	bl	80032e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002a42:	2200      	movs	r2, #0
 8002a44:	2100      	movs	r1, #0
 8002a46:	200a      	movs	r0, #10
 8002a48:	f000 fc13 	bl	8003272 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a4c:	200a      	movs	r0, #10
 8002a4e:	f000 fc2c 	bl	80032aa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002a52:	2200      	movs	r2, #0
 8002a54:	2100      	movs	r1, #0
 8002a56:	2017      	movs	r0, #23
 8002a58:	f000 fc0b 	bl	8003272 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a5c:	2017      	movs	r0, #23
 8002a5e:	f000 fc24 	bl	80032aa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002a62:	bf00      	nop
 8002a64:	3720      	adds	r7, #32
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	40010800 	.word	0x40010800
 8002a74:	40011000 	.word	0x40011000
 8002a78:	40010c00 	.word	0x40010c00
 8002a7c:	10110000 	.word	0x10110000

08002a80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a84:	b672      	cpsid	i
}
 8002a86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a88:	bf00      	nop
 8002a8a:	e7fd      	b.n	8002a88 <Error_Handler+0x8>

08002a8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a92:	4b15      	ldr	r3, [pc, #84]	@ (8002ae8 <HAL_MspInit+0x5c>)
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	4a14      	ldr	r2, [pc, #80]	@ (8002ae8 <HAL_MspInit+0x5c>)
 8002a98:	f043 0301 	orr.w	r3, r3, #1
 8002a9c:	6193      	str	r3, [r2, #24]
 8002a9e:	4b12      	ldr	r3, [pc, #72]	@ (8002ae8 <HAL_MspInit+0x5c>)
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	60bb      	str	r3, [r7, #8]
 8002aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae8 <HAL_MspInit+0x5c>)
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	4a0e      	ldr	r2, [pc, #56]	@ (8002ae8 <HAL_MspInit+0x5c>)
 8002ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ab4:	61d3      	str	r3, [r2, #28]
 8002ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae8 <HAL_MspInit+0x5c>)
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002abe:	607b      	str	r3, [r7, #4]
 8002ac0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8002aec <HAL_MspInit+0x60>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	4a04      	ldr	r2, [pc, #16]	@ (8002aec <HAL_MspInit+0x60>)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ade:	bf00      	nop
 8002ae0:	3714      	adds	r7, #20
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	40010000 	.word	0x40010000

08002af0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b088      	sub	sp, #32
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af8:	f107 0310 	add.w	r3, r7, #16
 8002afc:	2200      	movs	r2, #0
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	605a      	str	r2, [r3, #4]
 8002b02:	609a      	str	r2, [r3, #8]
 8002b04:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a15      	ldr	r2, [pc, #84]	@ (8002b60 <HAL_I2C_MspInit+0x70>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d123      	bne.n	8002b58 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b10:	4b14      	ldr	r3, [pc, #80]	@ (8002b64 <HAL_I2C_MspInit+0x74>)
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	4a13      	ldr	r2, [pc, #76]	@ (8002b64 <HAL_I2C_MspInit+0x74>)
 8002b16:	f043 0308 	orr.w	r3, r3, #8
 8002b1a:	6193      	str	r3, [r2, #24]
 8002b1c:	4b11      	ldr	r3, [pc, #68]	@ (8002b64 <HAL_I2C_MspInit+0x74>)
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b28:	23c0      	movs	r3, #192	@ 0xc0
 8002b2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b2c:	2312      	movs	r3, #18
 8002b2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b30:	2303      	movs	r3, #3
 8002b32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b34:	f107 0310 	add.w	r3, r7, #16
 8002b38:	4619      	mov	r1, r3
 8002b3a:	480b      	ldr	r0, [pc, #44]	@ (8002b68 <HAL_I2C_MspInit+0x78>)
 8002b3c:	f000 fbd0 	bl	80032e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b40:	4b08      	ldr	r3, [pc, #32]	@ (8002b64 <HAL_I2C_MspInit+0x74>)
 8002b42:	69db      	ldr	r3, [r3, #28]
 8002b44:	4a07      	ldr	r2, [pc, #28]	@ (8002b64 <HAL_I2C_MspInit+0x74>)
 8002b46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002b4a:	61d3      	str	r3, [r2, #28]
 8002b4c:	4b05      	ldr	r3, [pc, #20]	@ (8002b64 <HAL_I2C_MspInit+0x74>)
 8002b4e:	69db      	ldr	r3, [r3, #28]
 8002b50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b54:	60bb      	str	r3, [r7, #8]
 8002b56:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002b58:	bf00      	nop
 8002b5a:	3720      	adds	r7, #32
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40005400 	.word	0x40005400
 8002b64:	40021000 	.word	0x40021000
 8002b68:	40010c00 	.word	0x40010c00

08002b6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b088      	sub	sp, #32
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b74:	f107 0310 	add.w	r3, r7, #16
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a1b      	ldr	r2, [pc, #108]	@ (8002bf4 <HAL_SPI_MspInit+0x88>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d12f      	bne.n	8002bec <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b8c:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf8 <HAL_SPI_MspInit+0x8c>)
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	4a19      	ldr	r2, [pc, #100]	@ (8002bf8 <HAL_SPI_MspInit+0x8c>)
 8002b92:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b96:	6193      	str	r3, [r2, #24]
 8002b98:	4b17      	ldr	r3, [pc, #92]	@ (8002bf8 <HAL_SPI_MspInit+0x8c>)
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ba4:	4b14      	ldr	r3, [pc, #80]	@ (8002bf8 <HAL_SPI_MspInit+0x8c>)
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	4a13      	ldr	r2, [pc, #76]	@ (8002bf8 <HAL_SPI_MspInit+0x8c>)
 8002baa:	f043 0304 	orr.w	r3, r3, #4
 8002bae:	6193      	str	r3, [r2, #24]
 8002bb0:	4b11      	ldr	r3, [pc, #68]	@ (8002bf8 <HAL_SPI_MspInit+0x8c>)
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	60bb      	str	r3, [r7, #8]
 8002bba:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002bbc:	23a0      	movs	r3, #160	@ 0xa0
 8002bbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bc8:	f107 0310 	add.w	r3, r7, #16
 8002bcc:	4619      	mov	r1, r3
 8002bce:	480b      	ldr	r0, [pc, #44]	@ (8002bfc <HAL_SPI_MspInit+0x90>)
 8002bd0:	f000 fb86 	bl	80032e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002bd4:	2340      	movs	r3, #64	@ 0x40
 8002bd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be0:	f107 0310 	add.w	r3, r7, #16
 8002be4:	4619      	mov	r1, r3
 8002be6:	4805      	ldr	r0, [pc, #20]	@ (8002bfc <HAL_SPI_MspInit+0x90>)
 8002be8:	f000 fb7a 	bl	80032e0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002bec:	bf00      	nop
 8002bee:	3720      	adds	r7, #32
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40013000 	.word	0x40013000
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	40010800 	.word	0x40010800

08002c00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b088      	sub	sp, #32
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a3d      	ldr	r2, [pc, #244]	@ (8002d04 <HAL_TIM_Base_MspInit+0x104>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d10c      	bne.n	8002c2c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c12:	4b3d      	ldr	r3, [pc, #244]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	4a3c      	ldr	r2, [pc, #240]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002c18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c1c:	6193      	str	r3, [r2, #24]
 8002c1e:	4b3a      	ldr	r3, [pc, #232]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c26:	61fb      	str	r3, [r7, #28]
 8002c28:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002c2a:	e066      	b.n	8002cfa <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM2)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c34:	d114      	bne.n	8002c60 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c36:	4b34      	ldr	r3, [pc, #208]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	4a33      	ldr	r2, [pc, #204]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002c3c:	f043 0301 	orr.w	r3, r3, #1
 8002c40:	61d3      	str	r3, [r2, #28]
 8002c42:	4b31      	ldr	r3, [pc, #196]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002c44:	69db      	ldr	r3, [r3, #28]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	61bb      	str	r3, [r7, #24]
 8002c4c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2100      	movs	r1, #0
 8002c52:	201c      	movs	r0, #28
 8002c54:	f000 fb0d 	bl	8003272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c58:	201c      	movs	r0, #28
 8002c5a:	f000 fb26 	bl	80032aa <HAL_NVIC_EnableIRQ>
}
 8002c5e:	e04c      	b.n	8002cfa <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM3)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a29      	ldr	r2, [pc, #164]	@ (8002d0c <HAL_TIM_Base_MspInit+0x10c>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d114      	bne.n	8002c94 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c6a:	4b27      	ldr	r3, [pc, #156]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	4a26      	ldr	r2, [pc, #152]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002c70:	f043 0302 	orr.w	r3, r3, #2
 8002c74:	61d3      	str	r3, [r2, #28]
 8002c76:	4b24      	ldr	r3, [pc, #144]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002c78:	69db      	ldr	r3, [r3, #28]
 8002c7a:	f003 0302 	and.w	r3, r3, #2
 8002c7e:	617b      	str	r3, [r7, #20]
 8002c80:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002c82:	2200      	movs	r2, #0
 8002c84:	2100      	movs	r1, #0
 8002c86:	201d      	movs	r0, #29
 8002c88:	f000 faf3 	bl	8003272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c8c:	201d      	movs	r0, #29
 8002c8e:	f000 fb0c 	bl	80032aa <HAL_NVIC_EnableIRQ>
}
 8002c92:	e032      	b.n	8002cfa <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM4)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a1d      	ldr	r2, [pc, #116]	@ (8002d10 <HAL_TIM_Base_MspInit+0x110>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d114      	bne.n	8002cc8 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	4a19      	ldr	r2, [pc, #100]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002ca4:	f043 0304 	orr.w	r3, r3, #4
 8002ca8:	61d3      	str	r3, [r2, #28]
 8002caa:	4b17      	ldr	r3, [pc, #92]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	f003 0304 	and.w	r3, r3, #4
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	2100      	movs	r1, #0
 8002cba:	201e      	movs	r0, #30
 8002cbc:	f000 fad9 	bl	8003272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002cc0:	201e      	movs	r0, #30
 8002cc2:	f000 faf2 	bl	80032aa <HAL_NVIC_EnableIRQ>
}
 8002cc6:	e018      	b.n	8002cfa <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM5)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a11      	ldr	r2, [pc, #68]	@ (8002d14 <HAL_TIM_Base_MspInit+0x114>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d113      	bne.n	8002cfa <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	4a0c      	ldr	r2, [pc, #48]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002cd8:	f043 0308 	orr.w	r3, r3, #8
 8002cdc:	61d3      	str	r3, [r2, #28]
 8002cde:	4b0a      	ldr	r3, [pc, #40]	@ (8002d08 <HAL_TIM_Base_MspInit+0x108>)
 8002ce0:	69db      	ldr	r3, [r3, #28]
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002cea:	2200      	movs	r2, #0
 8002cec:	2100      	movs	r1, #0
 8002cee:	2032      	movs	r0, #50	@ 0x32
 8002cf0:	f000 fabf 	bl	8003272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002cf4:	2032      	movs	r0, #50	@ 0x32
 8002cf6:	f000 fad8 	bl	80032aa <HAL_NVIC_EnableIRQ>
}
 8002cfa:	bf00      	nop
 8002cfc:	3720      	adds	r7, #32
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	40012c00 	.word	0x40012c00
 8002d08:	40021000 	.word	0x40021000
 8002d0c:	40000400 	.word	0x40000400
 8002d10:	40000800 	.word	0x40000800
 8002d14:	40000c00 	.word	0x40000c00

08002d18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b088      	sub	sp, #32
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d20:	f107 0310 	add.w	r3, r7, #16
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	609a      	str	r2, [r3, #8]
 8002d2c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a10      	ldr	r2, [pc, #64]	@ (8002d74 <HAL_TIM_MspPostInit+0x5c>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d118      	bne.n	8002d6a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d38:	4b0f      	ldr	r3, [pc, #60]	@ (8002d78 <HAL_TIM_MspPostInit+0x60>)
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	4a0e      	ldr	r2, [pc, #56]	@ (8002d78 <HAL_TIM_MspPostInit+0x60>)
 8002d3e:	f043 0304 	orr.w	r3, r3, #4
 8002d42:	6193      	str	r3, [r2, #24]
 8002d44:	4b0c      	ldr	r3, [pc, #48]	@ (8002d78 <HAL_TIM_MspPostInit+0x60>)
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	f003 0304 	and.w	r3, r3, #4
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002d50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d56:	2302      	movs	r3, #2
 8002d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d5e:	f107 0310 	add.w	r3, r7, #16
 8002d62:	4619      	mov	r1, r3
 8002d64:	4805      	ldr	r0, [pc, #20]	@ (8002d7c <HAL_TIM_MspPostInit+0x64>)
 8002d66:	f000 fabb 	bl	80032e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002d6a:	bf00      	nop
 8002d6c:	3720      	adds	r7, #32
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40012c00 	.word	0x40012c00
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	40010800 	.word	0x40010800

08002d80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b088      	sub	sp, #32
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d88:	f107 0310 	add.w	r3, r7, #16
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	605a      	str	r2, [r3, #4]
 8002d92:	609a      	str	r2, [r3, #8]
 8002d94:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART4)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8002e0c <HAL_UART_MspInit+0x8c>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d131      	bne.n	8002e04 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002da0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e10 <HAL_UART_MspInit+0x90>)
 8002da2:	69db      	ldr	r3, [r3, #28]
 8002da4:	4a1a      	ldr	r2, [pc, #104]	@ (8002e10 <HAL_UART_MspInit+0x90>)
 8002da6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002daa:	61d3      	str	r3, [r2, #28]
 8002dac:	4b18      	ldr	r3, [pc, #96]	@ (8002e10 <HAL_UART_MspInit+0x90>)
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002db8:	4b15      	ldr	r3, [pc, #84]	@ (8002e10 <HAL_UART_MspInit+0x90>)
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	4a14      	ldr	r2, [pc, #80]	@ (8002e10 <HAL_UART_MspInit+0x90>)
 8002dbe:	f043 0310 	orr.w	r3, r3, #16
 8002dc2:	6193      	str	r3, [r2, #24]
 8002dc4:	4b12      	ldr	r3, [pc, #72]	@ (8002e10 <HAL_UART_MspInit+0x90>)
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	f003 0310 	and.w	r3, r3, #16
 8002dcc:	60bb      	str	r3, [r7, #8]
 8002dce:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002dd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dde:	f107 0310 	add.w	r3, r7, #16
 8002de2:	4619      	mov	r1, r3
 8002de4:	480b      	ldr	r0, [pc, #44]	@ (8002e14 <HAL_UART_MspInit+0x94>)
 8002de6:	f000 fa7b 	bl	80032e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002dea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002dee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002df0:	2300      	movs	r3, #0
 8002df2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df4:	2300      	movs	r3, #0
 8002df6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002df8:	f107 0310 	add.w	r3, r7, #16
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4805      	ldr	r0, [pc, #20]	@ (8002e14 <HAL_UART_MspInit+0x94>)
 8002e00:	f000 fa6e 	bl	80032e0 <HAL_GPIO_Init>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 8002e04:	bf00      	nop
 8002e06:	3720      	adds	r7, #32
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	40004c00 	.word	0x40004c00
 8002e10:	40021000 	.word	0x40021000
 8002e14:	40011000 	.word	0x40011000

08002e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e1c:	bf00      	nop
 8002e1e:	e7fd      	b.n	8002e1c <NMI_Handler+0x4>

08002e20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e24:	bf00      	nop
 8002e26:	e7fd      	b.n	8002e24 <HardFault_Handler+0x4>

08002e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e2c:	bf00      	nop
 8002e2e:	e7fd      	b.n	8002e2c <MemManage_Handler+0x4>

08002e30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e34:	bf00      	nop
 8002e36:	e7fd      	b.n	8002e34 <BusFault_Handler+0x4>

08002e38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e3c:	bf00      	nop
 8002e3e:	e7fd      	b.n	8002e3c <UsageFault_Handler+0x4>

08002e40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e44:	bf00      	nop
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr

08002e4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e50:	bf00      	nop
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr

08002e58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e5c:	bf00      	nop
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bc80      	pop	{r7}
 8002e62:	4770      	bx	lr

08002e64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e68:	f000 f8ec 	bl	8003044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e6c:	bf00      	nop
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM_IRQ_Pin);
 8002e74:	2010      	movs	r0, #16
 8002e76:	f000 fbf7 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002e7a:	bf00      	nop
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO1_Pin);
 8002e82:	2040      	movs	r0, #64	@ 0x40
 8002e84:	f000 fbf0 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO2_Pin);
 8002e88:	2080      	movs	r0, #128	@ 0x80
 8002e8a:	f000 fbed 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO3_Pin);
 8002e8e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002e92:	f000 fbe9 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO4_Pin);
 8002e96:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002e9a:	f000 fbe5 	bl	8003668 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
	...

08002ea4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ea8:	4802      	ldr	r0, [pc, #8]	@ (8002eb4 <TIM2_IRQHandler+0x10>)
 8002eaa:	f002 fcbb 	bl	8005824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	200002d8 	.word	0x200002d8

08002eb8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ebc:	4802      	ldr	r0, [pc, #8]	@ (8002ec8 <TIM3_IRQHandler+0x10>)
 8002ebe:	f002 fcb1 	bl	8005824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000320 	.word	0x20000320

08002ecc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002ed0:	4802      	ldr	r0, [pc, #8]	@ (8002edc <TIM4_IRQHandler+0x10>)
 8002ed2:	f002 fca7 	bl	8005824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002ed6:	bf00      	nop
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	20000368 	.word	0x20000368

08002ee0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002ee4:	4802      	ldr	r0, [pc, #8]	@ (8002ef0 <TIM5_IRQHandler+0x10>)
 8002ee6:	f002 fc9d 	bl	8005824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002eea:	bf00      	nop
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	200003b0 	.word	0x200003b0

08002ef4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002efc:	4a14      	ldr	r2, [pc, #80]	@ (8002f50 <_sbrk+0x5c>)
 8002efe:	4b15      	ldr	r3, [pc, #84]	@ (8002f54 <_sbrk+0x60>)
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f08:	4b13      	ldr	r3, [pc, #76]	@ (8002f58 <_sbrk+0x64>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d102      	bne.n	8002f16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f10:	4b11      	ldr	r3, [pc, #68]	@ (8002f58 <_sbrk+0x64>)
 8002f12:	4a12      	ldr	r2, [pc, #72]	@ (8002f5c <_sbrk+0x68>)
 8002f14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f16:	4b10      	ldr	r3, [pc, #64]	@ (8002f58 <_sbrk+0x64>)
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d207      	bcs.n	8002f34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f24:	f003 fc50 	bl	80067c8 <__errno>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	220c      	movs	r2, #12
 8002f2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f32:	e009      	b.n	8002f48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f34:	4b08      	ldr	r3, [pc, #32]	@ (8002f58 <_sbrk+0x64>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f3a:	4b07      	ldr	r3, [pc, #28]	@ (8002f58 <_sbrk+0x64>)
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4413      	add	r3, r2
 8002f42:	4a05      	ldr	r2, [pc, #20]	@ (8002f58 <_sbrk+0x64>)
 8002f44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f46:	68fb      	ldr	r3, [r7, #12]
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	20010000 	.word	0x20010000
 8002f54:	00000400 	.word	0x00000400
 8002f58:	20000448 	.word	0x20000448
 8002f5c:	20000598 	.word	0x20000598

08002f60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f64:	bf00      	nop
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bc80      	pop	{r7}
 8002f6a:	4770      	bx	lr

08002f6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f6c:	f7ff fff8 	bl	8002f60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f70:	480b      	ldr	r0, [pc, #44]	@ (8002fa0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002f72:	490c      	ldr	r1, [pc, #48]	@ (8002fa4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002f74:	4a0c      	ldr	r2, [pc, #48]	@ (8002fa8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f78:	e002      	b.n	8002f80 <LoopCopyDataInit>

08002f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f7e:	3304      	adds	r3, #4

08002f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f84:	d3f9      	bcc.n	8002f7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f86:	4a09      	ldr	r2, [pc, #36]	@ (8002fac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002f88:	4c09      	ldr	r4, [pc, #36]	@ (8002fb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f8c:	e001      	b.n	8002f92 <LoopFillZerobss>

08002f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f90:	3204      	adds	r2, #4

08002f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f94:	d3fb      	bcc.n	8002f8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f96:	f003 fc1d 	bl	80067d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f9a:	f7fe ffc1 	bl	8001f20 <main>
  bx lr
 8002f9e:	4770      	bx	lr
  ldr r0, =_sdata
 8002fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fa4:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8002fa8:	080071b4 	.word	0x080071b4
  ldr r2, =_sbss
 8002fac:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8002fb0:	20000598 	.word	0x20000598

08002fb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002fb4:	e7fe      	b.n	8002fb4 <ADC1_2_IRQHandler>
	...

08002fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fbc:	4b08      	ldr	r3, [pc, #32]	@ (8002fe0 <HAL_Init+0x28>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a07      	ldr	r2, [pc, #28]	@ (8002fe0 <HAL_Init+0x28>)
 8002fc2:	f043 0310 	orr.w	r3, r3, #16
 8002fc6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fc8:	2003      	movs	r0, #3
 8002fca:	f000 f947 	bl	800325c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fce:	200f      	movs	r0, #15
 8002fd0:	f000 f808 	bl	8002fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fd4:	f7ff fd5a 	bl	8002a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40022000 	.word	0x40022000

08002fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fec:	4b12      	ldr	r3, [pc, #72]	@ (8003038 <HAL_InitTick+0x54>)
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	4b12      	ldr	r3, [pc, #72]	@ (800303c <HAL_InitTick+0x58>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003002:	4618      	mov	r0, r3
 8003004:	f000 f95f 	bl	80032c6 <HAL_SYSTICK_Config>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e00e      	b.n	8003030 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b0f      	cmp	r3, #15
 8003016:	d80a      	bhi.n	800302e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003018:	2200      	movs	r2, #0
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	f04f 30ff 	mov.w	r0, #4294967295
 8003020:	f000 f927 	bl	8003272 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003024:	4a06      	ldr	r2, [pc, #24]	@ (8003040 <HAL_InitTick+0x5c>)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
 800302c:	e000      	b.n	8003030 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
}
 8003030:	4618      	mov	r0, r3
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	20000058 	.word	0x20000058
 800303c:	20000060 	.word	0x20000060
 8003040:	2000005c 	.word	0x2000005c

08003044 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003048:	4b05      	ldr	r3, [pc, #20]	@ (8003060 <HAL_IncTick+0x1c>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	4b05      	ldr	r3, [pc, #20]	@ (8003064 <HAL_IncTick+0x20>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4413      	add	r3, r2
 8003054:	4a03      	ldr	r2, [pc, #12]	@ (8003064 <HAL_IncTick+0x20>)
 8003056:	6013      	str	r3, [r2, #0]
}
 8003058:	bf00      	nop
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr
 8003060:	20000060 	.word	0x20000060
 8003064:	2000044c 	.word	0x2000044c

08003068 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  return uwTick;
 800306c:	4b02      	ldr	r3, [pc, #8]	@ (8003078 <HAL_GetTick+0x10>)
 800306e:	681b      	ldr	r3, [r3, #0]
}
 8003070:	4618      	mov	r0, r3
 8003072:	46bd      	mov	sp, r7
 8003074:	bc80      	pop	{r7}
 8003076:	4770      	bx	lr
 8003078:	2000044c 	.word	0x2000044c

0800307c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003084:	f7ff fff0 	bl	8003068 <HAL_GetTick>
 8003088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003094:	d005      	beq.n	80030a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003096:	4b0a      	ldr	r3, [pc, #40]	@ (80030c0 <HAL_Delay+0x44>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	461a      	mov	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4413      	add	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030a2:	bf00      	nop
 80030a4:	f7ff ffe0 	bl	8003068 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d8f7      	bhi.n	80030a4 <HAL_Delay+0x28>
  {
  }
}
 80030b4:	bf00      	nop
 80030b6:	bf00      	nop
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	20000060 	.word	0x20000060

080030c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003108 <__NVIC_SetPriorityGrouping+0x44>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030e0:	4013      	ands	r3, r2
 80030e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030f6:	4a04      	ldr	r2, [pc, #16]	@ (8003108 <__NVIC_SetPriorityGrouping+0x44>)
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	60d3      	str	r3, [r2, #12]
}
 80030fc:	bf00      	nop
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	e000ed00 	.word	0xe000ed00

0800310c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003110:	4b04      	ldr	r3, [pc, #16]	@ (8003124 <__NVIC_GetPriorityGrouping+0x18>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	0a1b      	lsrs	r3, r3, #8
 8003116:	f003 0307 	and.w	r3, r3, #7
}
 800311a:	4618      	mov	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	bc80      	pop	{r7}
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	e000ed00 	.word	0xe000ed00

08003128 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003136:	2b00      	cmp	r3, #0
 8003138:	db0b      	blt.n	8003152 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800313a:	79fb      	ldrb	r3, [r7, #7]
 800313c:	f003 021f 	and.w	r2, r3, #31
 8003140:	4906      	ldr	r1, [pc, #24]	@ (800315c <__NVIC_EnableIRQ+0x34>)
 8003142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003146:	095b      	lsrs	r3, r3, #5
 8003148:	2001      	movs	r0, #1
 800314a:	fa00 f202 	lsl.w	r2, r0, r2
 800314e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003152:	bf00      	nop
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	bc80      	pop	{r7}
 800315a:	4770      	bx	lr
 800315c:	e000e100 	.word	0xe000e100

08003160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	4603      	mov	r3, r0
 8003168:	6039      	str	r1, [r7, #0]
 800316a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800316c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003170:	2b00      	cmp	r3, #0
 8003172:	db0a      	blt.n	800318a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	b2da      	uxtb	r2, r3
 8003178:	490c      	ldr	r1, [pc, #48]	@ (80031ac <__NVIC_SetPriority+0x4c>)
 800317a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317e:	0112      	lsls	r2, r2, #4
 8003180:	b2d2      	uxtb	r2, r2
 8003182:	440b      	add	r3, r1
 8003184:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003188:	e00a      	b.n	80031a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	b2da      	uxtb	r2, r3
 800318e:	4908      	ldr	r1, [pc, #32]	@ (80031b0 <__NVIC_SetPriority+0x50>)
 8003190:	79fb      	ldrb	r3, [r7, #7]
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	3b04      	subs	r3, #4
 8003198:	0112      	lsls	r2, r2, #4
 800319a:	b2d2      	uxtb	r2, r2
 800319c:	440b      	add	r3, r1
 800319e:	761a      	strb	r2, [r3, #24]
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bc80      	pop	{r7}
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	e000e100 	.word	0xe000e100
 80031b0:	e000ed00 	.word	0xe000ed00

080031b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b089      	sub	sp, #36	@ 0x24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f003 0307 	and.w	r3, r3, #7
 80031c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	f1c3 0307 	rsb	r3, r3, #7
 80031ce:	2b04      	cmp	r3, #4
 80031d0:	bf28      	it	cs
 80031d2:	2304      	movcs	r3, #4
 80031d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	3304      	adds	r3, #4
 80031da:	2b06      	cmp	r3, #6
 80031dc:	d902      	bls.n	80031e4 <NVIC_EncodePriority+0x30>
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	3b03      	subs	r3, #3
 80031e2:	e000      	b.n	80031e6 <NVIC_EncodePriority+0x32>
 80031e4:	2300      	movs	r3, #0
 80031e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e8:	f04f 32ff 	mov.w	r2, #4294967295
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	43da      	mvns	r2, r3
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	401a      	ands	r2, r3
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	fa01 f303 	lsl.w	r3, r1, r3
 8003206:	43d9      	mvns	r1, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800320c:	4313      	orrs	r3, r2
         );
}
 800320e:	4618      	mov	r0, r3
 8003210:	3724      	adds	r7, #36	@ 0x24
 8003212:	46bd      	mov	sp, r7
 8003214:	bc80      	pop	{r7}
 8003216:	4770      	bx	lr

08003218 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	3b01      	subs	r3, #1
 8003224:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003228:	d301      	bcc.n	800322e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800322a:	2301      	movs	r3, #1
 800322c:	e00f      	b.n	800324e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800322e:	4a0a      	ldr	r2, [pc, #40]	@ (8003258 <SysTick_Config+0x40>)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3b01      	subs	r3, #1
 8003234:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003236:	210f      	movs	r1, #15
 8003238:	f04f 30ff 	mov.w	r0, #4294967295
 800323c:	f7ff ff90 	bl	8003160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003240:	4b05      	ldr	r3, [pc, #20]	@ (8003258 <SysTick_Config+0x40>)
 8003242:	2200      	movs	r2, #0
 8003244:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003246:	4b04      	ldr	r3, [pc, #16]	@ (8003258 <SysTick_Config+0x40>)
 8003248:	2207      	movs	r2, #7
 800324a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	e000e010 	.word	0xe000e010

0800325c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f7ff ff2d 	bl	80030c4 <__NVIC_SetPriorityGrouping>
}
 800326a:	bf00      	nop
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003272:	b580      	push	{r7, lr}
 8003274:	b086      	sub	sp, #24
 8003276:	af00      	add	r7, sp, #0
 8003278:	4603      	mov	r3, r0
 800327a:	60b9      	str	r1, [r7, #8]
 800327c:	607a      	str	r2, [r7, #4]
 800327e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003280:	2300      	movs	r3, #0
 8003282:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003284:	f7ff ff42 	bl	800310c <__NVIC_GetPriorityGrouping>
 8003288:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	68b9      	ldr	r1, [r7, #8]
 800328e:	6978      	ldr	r0, [r7, #20]
 8003290:	f7ff ff90 	bl	80031b4 <NVIC_EncodePriority>
 8003294:	4602      	mov	r2, r0
 8003296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800329a:	4611      	mov	r1, r2
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff ff5f 	bl	8003160 <__NVIC_SetPriority>
}
 80032a2:	bf00      	nop
 80032a4:	3718      	adds	r7, #24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b082      	sub	sp, #8
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	4603      	mov	r3, r0
 80032b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff ff35 	bl	8003128 <__NVIC_EnableIRQ>
}
 80032be:	bf00      	nop
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b082      	sub	sp, #8
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7ff ffa2 	bl	8003218 <SysTick_Config>
 80032d4:	4603      	mov	r3, r0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
	...

080032e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b08b      	sub	sp, #44	@ 0x2c
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032ea:	2300      	movs	r3, #0
 80032ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80032ee:	2300      	movs	r3, #0
 80032f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032f2:	e179      	b.n	80035e8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80032f4:	2201      	movs	r2, #1
 80032f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69fa      	ldr	r2, [r7, #28]
 8003304:	4013      	ands	r3, r2
 8003306:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	429a      	cmp	r2, r3
 800330e:	f040 8168 	bne.w	80035e2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	4a96      	ldr	r2, [pc, #600]	@ (8003570 <HAL_GPIO_Init+0x290>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d05e      	beq.n	80033da <HAL_GPIO_Init+0xfa>
 800331c:	4a94      	ldr	r2, [pc, #592]	@ (8003570 <HAL_GPIO_Init+0x290>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d875      	bhi.n	800340e <HAL_GPIO_Init+0x12e>
 8003322:	4a94      	ldr	r2, [pc, #592]	@ (8003574 <HAL_GPIO_Init+0x294>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d058      	beq.n	80033da <HAL_GPIO_Init+0xfa>
 8003328:	4a92      	ldr	r2, [pc, #584]	@ (8003574 <HAL_GPIO_Init+0x294>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d86f      	bhi.n	800340e <HAL_GPIO_Init+0x12e>
 800332e:	4a92      	ldr	r2, [pc, #584]	@ (8003578 <HAL_GPIO_Init+0x298>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d052      	beq.n	80033da <HAL_GPIO_Init+0xfa>
 8003334:	4a90      	ldr	r2, [pc, #576]	@ (8003578 <HAL_GPIO_Init+0x298>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d869      	bhi.n	800340e <HAL_GPIO_Init+0x12e>
 800333a:	4a90      	ldr	r2, [pc, #576]	@ (800357c <HAL_GPIO_Init+0x29c>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d04c      	beq.n	80033da <HAL_GPIO_Init+0xfa>
 8003340:	4a8e      	ldr	r2, [pc, #568]	@ (800357c <HAL_GPIO_Init+0x29c>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d863      	bhi.n	800340e <HAL_GPIO_Init+0x12e>
 8003346:	4a8e      	ldr	r2, [pc, #568]	@ (8003580 <HAL_GPIO_Init+0x2a0>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d046      	beq.n	80033da <HAL_GPIO_Init+0xfa>
 800334c:	4a8c      	ldr	r2, [pc, #560]	@ (8003580 <HAL_GPIO_Init+0x2a0>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d85d      	bhi.n	800340e <HAL_GPIO_Init+0x12e>
 8003352:	2b12      	cmp	r3, #18
 8003354:	d82a      	bhi.n	80033ac <HAL_GPIO_Init+0xcc>
 8003356:	2b12      	cmp	r3, #18
 8003358:	d859      	bhi.n	800340e <HAL_GPIO_Init+0x12e>
 800335a:	a201      	add	r2, pc, #4	@ (adr r2, 8003360 <HAL_GPIO_Init+0x80>)
 800335c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003360:	080033db 	.word	0x080033db
 8003364:	080033b5 	.word	0x080033b5
 8003368:	080033c7 	.word	0x080033c7
 800336c:	08003409 	.word	0x08003409
 8003370:	0800340f 	.word	0x0800340f
 8003374:	0800340f 	.word	0x0800340f
 8003378:	0800340f 	.word	0x0800340f
 800337c:	0800340f 	.word	0x0800340f
 8003380:	0800340f 	.word	0x0800340f
 8003384:	0800340f 	.word	0x0800340f
 8003388:	0800340f 	.word	0x0800340f
 800338c:	0800340f 	.word	0x0800340f
 8003390:	0800340f 	.word	0x0800340f
 8003394:	0800340f 	.word	0x0800340f
 8003398:	0800340f 	.word	0x0800340f
 800339c:	0800340f 	.word	0x0800340f
 80033a0:	0800340f 	.word	0x0800340f
 80033a4:	080033bd 	.word	0x080033bd
 80033a8:	080033d1 	.word	0x080033d1
 80033ac:	4a75      	ldr	r2, [pc, #468]	@ (8003584 <HAL_GPIO_Init+0x2a4>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d013      	beq.n	80033da <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80033b2:	e02c      	b.n	800340e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	623b      	str	r3, [r7, #32]
          break;
 80033ba:	e029      	b.n	8003410 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	3304      	adds	r3, #4
 80033c2:	623b      	str	r3, [r7, #32]
          break;
 80033c4:	e024      	b.n	8003410 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	3308      	adds	r3, #8
 80033cc:	623b      	str	r3, [r7, #32]
          break;
 80033ce:	e01f      	b.n	8003410 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	330c      	adds	r3, #12
 80033d6:	623b      	str	r3, [r7, #32]
          break;
 80033d8:	e01a      	b.n	8003410 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d102      	bne.n	80033e8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80033e2:	2304      	movs	r3, #4
 80033e4:	623b      	str	r3, [r7, #32]
          break;
 80033e6:	e013      	b.n	8003410 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d105      	bne.n	80033fc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033f0:	2308      	movs	r3, #8
 80033f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69fa      	ldr	r2, [r7, #28]
 80033f8:	611a      	str	r2, [r3, #16]
          break;
 80033fa:	e009      	b.n	8003410 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033fc:	2308      	movs	r3, #8
 80033fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	69fa      	ldr	r2, [r7, #28]
 8003404:	615a      	str	r2, [r3, #20]
          break;
 8003406:	e003      	b.n	8003410 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003408:	2300      	movs	r3, #0
 800340a:	623b      	str	r3, [r7, #32]
          break;
 800340c:	e000      	b.n	8003410 <HAL_GPIO_Init+0x130>
          break;
 800340e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	2bff      	cmp	r3, #255	@ 0xff
 8003414:	d801      	bhi.n	800341a <HAL_GPIO_Init+0x13a>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	e001      	b.n	800341e <HAL_GPIO_Init+0x13e>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	3304      	adds	r3, #4
 800341e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	2bff      	cmp	r3, #255	@ 0xff
 8003424:	d802      	bhi.n	800342c <HAL_GPIO_Init+0x14c>
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	e002      	b.n	8003432 <HAL_GPIO_Init+0x152>
 800342c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342e:	3b08      	subs	r3, #8
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	210f      	movs	r1, #15
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	fa01 f303 	lsl.w	r3, r1, r3
 8003440:	43db      	mvns	r3, r3
 8003442:	401a      	ands	r2, r3
 8003444:	6a39      	ldr	r1, [r7, #32]
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	fa01 f303 	lsl.w	r3, r1, r3
 800344c:	431a      	orrs	r2, r3
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800345a:	2b00      	cmp	r3, #0
 800345c:	f000 80c1 	beq.w	80035e2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003460:	4b49      	ldr	r3, [pc, #292]	@ (8003588 <HAL_GPIO_Init+0x2a8>)
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	4a48      	ldr	r2, [pc, #288]	@ (8003588 <HAL_GPIO_Init+0x2a8>)
 8003466:	f043 0301 	orr.w	r3, r3, #1
 800346a:	6193      	str	r3, [r2, #24]
 800346c:	4b46      	ldr	r3, [pc, #280]	@ (8003588 <HAL_GPIO_Init+0x2a8>)
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	60bb      	str	r3, [r7, #8]
 8003476:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003478:	4a44      	ldr	r2, [pc, #272]	@ (800358c <HAL_GPIO_Init+0x2ac>)
 800347a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347c:	089b      	lsrs	r3, r3, #2
 800347e:	3302      	adds	r3, #2
 8003480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003484:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003488:	f003 0303 	and.w	r3, r3, #3
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	220f      	movs	r2, #15
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	43db      	mvns	r3, r3
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	4013      	ands	r3, r2
 800349a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a3c      	ldr	r2, [pc, #240]	@ (8003590 <HAL_GPIO_Init+0x2b0>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d01f      	beq.n	80034e4 <HAL_GPIO_Init+0x204>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	4a3b      	ldr	r2, [pc, #236]	@ (8003594 <HAL_GPIO_Init+0x2b4>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d019      	beq.n	80034e0 <HAL_GPIO_Init+0x200>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a3a      	ldr	r2, [pc, #232]	@ (8003598 <HAL_GPIO_Init+0x2b8>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d013      	beq.n	80034dc <HAL_GPIO_Init+0x1fc>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a39      	ldr	r2, [pc, #228]	@ (800359c <HAL_GPIO_Init+0x2bc>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d00d      	beq.n	80034d8 <HAL_GPIO_Init+0x1f8>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a38      	ldr	r2, [pc, #224]	@ (80035a0 <HAL_GPIO_Init+0x2c0>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d007      	beq.n	80034d4 <HAL_GPIO_Init+0x1f4>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a37      	ldr	r2, [pc, #220]	@ (80035a4 <HAL_GPIO_Init+0x2c4>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d101      	bne.n	80034d0 <HAL_GPIO_Init+0x1f0>
 80034cc:	2305      	movs	r3, #5
 80034ce:	e00a      	b.n	80034e6 <HAL_GPIO_Init+0x206>
 80034d0:	2306      	movs	r3, #6
 80034d2:	e008      	b.n	80034e6 <HAL_GPIO_Init+0x206>
 80034d4:	2304      	movs	r3, #4
 80034d6:	e006      	b.n	80034e6 <HAL_GPIO_Init+0x206>
 80034d8:	2303      	movs	r3, #3
 80034da:	e004      	b.n	80034e6 <HAL_GPIO_Init+0x206>
 80034dc:	2302      	movs	r3, #2
 80034de:	e002      	b.n	80034e6 <HAL_GPIO_Init+0x206>
 80034e0:	2301      	movs	r3, #1
 80034e2:	e000      	b.n	80034e6 <HAL_GPIO_Init+0x206>
 80034e4:	2300      	movs	r3, #0
 80034e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034e8:	f002 0203 	and.w	r2, r2, #3
 80034ec:	0092      	lsls	r2, r2, #2
 80034ee:	4093      	lsls	r3, r2
 80034f0:	68fa      	ldr	r2, [r7, #12]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80034f6:	4925      	ldr	r1, [pc, #148]	@ (800358c <HAL_GPIO_Init+0x2ac>)
 80034f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fa:	089b      	lsrs	r3, r3, #2
 80034fc:	3302      	adds	r3, #2
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d006      	beq.n	800351e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003510:	4b25      	ldr	r3, [pc, #148]	@ (80035a8 <HAL_GPIO_Init+0x2c8>)
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	4924      	ldr	r1, [pc, #144]	@ (80035a8 <HAL_GPIO_Init+0x2c8>)
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	4313      	orrs	r3, r2
 800351a:	608b      	str	r3, [r1, #8]
 800351c:	e006      	b.n	800352c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800351e:	4b22      	ldr	r3, [pc, #136]	@ (80035a8 <HAL_GPIO_Init+0x2c8>)
 8003520:	689a      	ldr	r2, [r3, #8]
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	43db      	mvns	r3, r3
 8003526:	4920      	ldr	r1, [pc, #128]	@ (80035a8 <HAL_GPIO_Init+0x2c8>)
 8003528:	4013      	ands	r3, r2
 800352a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d006      	beq.n	8003546 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003538:	4b1b      	ldr	r3, [pc, #108]	@ (80035a8 <HAL_GPIO_Init+0x2c8>)
 800353a:	68da      	ldr	r2, [r3, #12]
 800353c:	491a      	ldr	r1, [pc, #104]	@ (80035a8 <HAL_GPIO_Init+0x2c8>)
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	4313      	orrs	r3, r2
 8003542:	60cb      	str	r3, [r1, #12]
 8003544:	e006      	b.n	8003554 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003546:	4b18      	ldr	r3, [pc, #96]	@ (80035a8 <HAL_GPIO_Init+0x2c8>)
 8003548:	68da      	ldr	r2, [r3, #12]
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	43db      	mvns	r3, r3
 800354e:	4916      	ldr	r1, [pc, #88]	@ (80035a8 <HAL_GPIO_Init+0x2c8>)
 8003550:	4013      	ands	r3, r2
 8003552:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d025      	beq.n	80035ac <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003560:	4b11      	ldr	r3, [pc, #68]	@ (80035a8 <HAL_GPIO_Init+0x2c8>)
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	4910      	ldr	r1, [pc, #64]	@ (80035a8 <HAL_GPIO_Init+0x2c8>)
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	4313      	orrs	r3, r2
 800356a:	604b      	str	r3, [r1, #4]
 800356c:	e025      	b.n	80035ba <HAL_GPIO_Init+0x2da>
 800356e:	bf00      	nop
 8003570:	10320000 	.word	0x10320000
 8003574:	10310000 	.word	0x10310000
 8003578:	10220000 	.word	0x10220000
 800357c:	10210000 	.word	0x10210000
 8003580:	10120000 	.word	0x10120000
 8003584:	10110000 	.word	0x10110000
 8003588:	40021000 	.word	0x40021000
 800358c:	40010000 	.word	0x40010000
 8003590:	40010800 	.word	0x40010800
 8003594:	40010c00 	.word	0x40010c00
 8003598:	40011000 	.word	0x40011000
 800359c:	40011400 	.word	0x40011400
 80035a0:	40011800 	.word	0x40011800
 80035a4:	40011c00 	.word	0x40011c00
 80035a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80035ac:	4b15      	ldr	r3, [pc, #84]	@ (8003604 <HAL_GPIO_Init+0x324>)
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	43db      	mvns	r3, r3
 80035b4:	4913      	ldr	r1, [pc, #76]	@ (8003604 <HAL_GPIO_Init+0x324>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d006      	beq.n	80035d4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80035c6:	4b0f      	ldr	r3, [pc, #60]	@ (8003604 <HAL_GPIO_Init+0x324>)
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	490e      	ldr	r1, [pc, #56]	@ (8003604 <HAL_GPIO_Init+0x324>)
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	600b      	str	r3, [r1, #0]
 80035d2:	e006      	b.n	80035e2 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80035d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003604 <HAL_GPIO_Init+0x324>)
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	43db      	mvns	r3, r3
 80035dc:	4909      	ldr	r1, [pc, #36]	@ (8003604 <HAL_GPIO_Init+0x324>)
 80035de:	4013      	ands	r3, r2
 80035e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80035e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e4:	3301      	adds	r3, #1
 80035e6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ee:	fa22 f303 	lsr.w	r3, r2, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f47f ae7e 	bne.w	80032f4 <HAL_GPIO_Init+0x14>
  }
}
 80035f8:	bf00      	nop
 80035fa:	bf00      	nop
 80035fc:	372c      	adds	r7, #44	@ 0x2c
 80035fe:	46bd      	mov	sp, r7
 8003600:	bc80      	pop	{r7}
 8003602:	4770      	bx	lr
 8003604:	40010400 	.word	0x40010400

08003608 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	460b      	mov	r3, r1
 8003612:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	887b      	ldrh	r3, [r7, #2]
 800361a:	4013      	ands	r3, r2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d002      	beq.n	8003626 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
 8003624:	e001      	b.n	800362a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003626:	2300      	movs	r3, #0
 8003628:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800362a:	7bfb      	ldrb	r3, [r7, #15]
}
 800362c:	4618      	mov	r0, r3
 800362e:	3714      	adds	r7, #20
 8003630:	46bd      	mov	sp, r7
 8003632:	bc80      	pop	{r7}
 8003634:	4770      	bx	lr

08003636 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
 800363e:	460b      	mov	r3, r1
 8003640:	807b      	strh	r3, [r7, #2]
 8003642:	4613      	mov	r3, r2
 8003644:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003646:	787b      	ldrb	r3, [r7, #1]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d003      	beq.n	8003654 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800364c:	887a      	ldrh	r2, [r7, #2]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003652:	e003      	b.n	800365c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003654:	887b      	ldrh	r3, [r7, #2]
 8003656:	041a      	lsls	r2, r3, #16
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	611a      	str	r2, [r3, #16]
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	bc80      	pop	{r7}
 8003664:	4770      	bx	lr
	...

08003668 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003672:	4b08      	ldr	r3, [pc, #32]	@ (8003694 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003674:	695a      	ldr	r2, [r3, #20]
 8003676:	88fb      	ldrh	r3, [r7, #6]
 8003678:	4013      	ands	r3, r2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d006      	beq.n	800368c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800367e:	4a05      	ldr	r2, [pc, #20]	@ (8003694 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003680:	88fb      	ldrh	r3, [r7, #6]
 8003682:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003684:	88fb      	ldrh	r3, [r7, #6]
 8003686:	4618      	mov	r0, r3
 8003688:	f7fe fa9e 	bl	8001bc8 <HAL_GPIO_EXTI_Callback>
  }
}
 800368c:	bf00      	nop
 800368e:	3708      	adds	r7, #8
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40010400 	.word	0x40010400

08003698 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e12b      	b.n	8003902 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d106      	bne.n	80036c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f7ff fa16 	bl	8002af0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2224      	movs	r2, #36	@ 0x24
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0201 	bic.w	r2, r2, #1
 80036da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80036fc:	f001 f832 	bl	8004764 <HAL_RCC_GetPCLK1Freq>
 8003700:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	4a81      	ldr	r2, [pc, #516]	@ (800390c <HAL_I2C_Init+0x274>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d807      	bhi.n	800371c <HAL_I2C_Init+0x84>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	4a80      	ldr	r2, [pc, #512]	@ (8003910 <HAL_I2C_Init+0x278>)
 8003710:	4293      	cmp	r3, r2
 8003712:	bf94      	ite	ls
 8003714:	2301      	movls	r3, #1
 8003716:	2300      	movhi	r3, #0
 8003718:	b2db      	uxtb	r3, r3
 800371a:	e006      	b.n	800372a <HAL_I2C_Init+0x92>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4a7d      	ldr	r2, [pc, #500]	@ (8003914 <HAL_I2C_Init+0x27c>)
 8003720:	4293      	cmp	r3, r2
 8003722:	bf94      	ite	ls
 8003724:	2301      	movls	r3, #1
 8003726:	2300      	movhi	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e0e7      	b.n	8003902 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	4a78      	ldr	r2, [pc, #480]	@ (8003918 <HAL_I2C_Init+0x280>)
 8003736:	fba2 2303 	umull	r2, r3, r2, r3
 800373a:	0c9b      	lsrs	r3, r3, #18
 800373c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	430a      	orrs	r2, r1
 8003750:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	4a6a      	ldr	r2, [pc, #424]	@ (800390c <HAL_I2C_Init+0x274>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d802      	bhi.n	800376c <HAL_I2C_Init+0xd4>
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	3301      	adds	r3, #1
 800376a:	e009      	b.n	8003780 <HAL_I2C_Init+0xe8>
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003772:	fb02 f303 	mul.w	r3, r2, r3
 8003776:	4a69      	ldr	r2, [pc, #420]	@ (800391c <HAL_I2C_Init+0x284>)
 8003778:	fba2 2303 	umull	r2, r3, r2, r3
 800377c:	099b      	lsrs	r3, r3, #6
 800377e:	3301      	adds	r3, #1
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	6812      	ldr	r2, [r2, #0]
 8003784:	430b      	orrs	r3, r1
 8003786:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	69db      	ldr	r3, [r3, #28]
 800378e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003792:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	495c      	ldr	r1, [pc, #368]	@ (800390c <HAL_I2C_Init+0x274>)
 800379c:	428b      	cmp	r3, r1
 800379e:	d819      	bhi.n	80037d4 <HAL_I2C_Init+0x13c>
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	1e59      	subs	r1, r3, #1
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80037ae:	1c59      	adds	r1, r3, #1
 80037b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80037b4:	400b      	ands	r3, r1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00a      	beq.n	80037d0 <HAL_I2C_Init+0x138>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	1e59      	subs	r1, r3, #1
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80037c8:	3301      	adds	r3, #1
 80037ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037ce:	e051      	b.n	8003874 <HAL_I2C_Init+0x1dc>
 80037d0:	2304      	movs	r3, #4
 80037d2:	e04f      	b.n	8003874 <HAL_I2C_Init+0x1dc>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d111      	bne.n	8003800 <HAL_I2C_Init+0x168>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	1e58      	subs	r0, r3, #1
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6859      	ldr	r1, [r3, #4]
 80037e4:	460b      	mov	r3, r1
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	440b      	add	r3, r1
 80037ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80037ee:	3301      	adds	r3, #1
 80037f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	bf0c      	ite	eq
 80037f8:	2301      	moveq	r3, #1
 80037fa:	2300      	movne	r3, #0
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	e012      	b.n	8003826 <HAL_I2C_Init+0x18e>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	1e58      	subs	r0, r3, #1
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6859      	ldr	r1, [r3, #4]
 8003808:	460b      	mov	r3, r1
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	440b      	add	r3, r1
 800380e:	0099      	lsls	r1, r3, #2
 8003810:	440b      	add	r3, r1
 8003812:	fbb0 f3f3 	udiv	r3, r0, r3
 8003816:	3301      	adds	r3, #1
 8003818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800381c:	2b00      	cmp	r3, #0
 800381e:	bf0c      	ite	eq
 8003820:	2301      	moveq	r3, #1
 8003822:	2300      	movne	r3, #0
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <HAL_I2C_Init+0x196>
 800382a:	2301      	movs	r3, #1
 800382c:	e022      	b.n	8003874 <HAL_I2C_Init+0x1dc>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10e      	bne.n	8003854 <HAL_I2C_Init+0x1bc>
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	1e58      	subs	r0, r3, #1
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6859      	ldr	r1, [r3, #4]
 800383e:	460b      	mov	r3, r1
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	440b      	add	r3, r1
 8003844:	fbb0 f3f3 	udiv	r3, r0, r3
 8003848:	3301      	adds	r3, #1
 800384a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800384e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003852:	e00f      	b.n	8003874 <HAL_I2C_Init+0x1dc>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	1e58      	subs	r0, r3, #1
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6859      	ldr	r1, [r3, #4]
 800385c:	460b      	mov	r3, r1
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	440b      	add	r3, r1
 8003862:	0099      	lsls	r1, r3, #2
 8003864:	440b      	add	r3, r1
 8003866:	fbb0 f3f3 	udiv	r3, r0, r3
 800386a:	3301      	adds	r3, #1
 800386c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003870:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003874:	6879      	ldr	r1, [r7, #4]
 8003876:	6809      	ldr	r1, [r1, #0]
 8003878:	4313      	orrs	r3, r2
 800387a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	69da      	ldr	r2, [r3, #28]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	431a      	orrs	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80038a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6911      	ldr	r1, [r2, #16]
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	68d2      	ldr	r2, [r2, #12]
 80038ae:	4311      	orrs	r1, r2
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	6812      	ldr	r2, [r2, #0]
 80038b4:	430b      	orrs	r3, r1
 80038b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695a      	ldr	r2, [r3, #20]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	431a      	orrs	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	430a      	orrs	r2, r1
 80038d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2220      	movs	r2, #32
 80038ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	000186a0 	.word	0x000186a0
 8003910:	001e847f 	.word	0x001e847f
 8003914:	003d08ff 	.word	0x003d08ff
 8003918:	431bde83 	.word	0x431bde83
 800391c:	10624dd3 	.word	0x10624dd3

08003920 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b088      	sub	sp, #32
 8003924:	af02      	add	r7, sp, #8
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	607a      	str	r2, [r7, #4]
 800392a:	461a      	mov	r2, r3
 800392c:	460b      	mov	r3, r1
 800392e:	817b      	strh	r3, [r7, #10]
 8003930:	4613      	mov	r3, r2
 8003932:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003934:	f7ff fb98 	bl	8003068 <HAL_GetTick>
 8003938:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b20      	cmp	r3, #32
 8003944:	f040 80e0 	bne.w	8003b08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	2319      	movs	r3, #25
 800394e:	2201      	movs	r2, #1
 8003950:	4970      	ldr	r1, [pc, #448]	@ (8003b14 <HAL_I2C_Master_Transmit+0x1f4>)
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 f964 	bl	8003c20 <I2C_WaitOnFlagUntilTimeout>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800395e:	2302      	movs	r3, #2
 8003960:	e0d3      	b.n	8003b0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003968:	2b01      	cmp	r3, #1
 800396a:	d101      	bne.n	8003970 <HAL_I2C_Master_Transmit+0x50>
 800396c:	2302      	movs	r3, #2
 800396e:	e0cc      	b.n	8003b0a <HAL_I2C_Master_Transmit+0x1ea>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b01      	cmp	r3, #1
 8003984:	d007      	beq.n	8003996 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f042 0201 	orr.w	r2, r2, #1
 8003994:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2221      	movs	r2, #33	@ 0x21
 80039aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2210      	movs	r2, #16
 80039b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	893a      	ldrh	r2, [r7, #8]
 80039c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039cc:	b29a      	uxth	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4a50      	ldr	r2, [pc, #320]	@ (8003b18 <HAL_I2C_Master_Transmit+0x1f8>)
 80039d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80039d8:	8979      	ldrh	r1, [r7, #10]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	6a3a      	ldr	r2, [r7, #32]
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 f89c 	bl	8003b1c <I2C_MasterRequestWrite>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e08d      	b.n	8003b0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ee:	2300      	movs	r3, #0
 80039f0:	613b      	str	r3, [r7, #16]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	613b      	str	r3, [r7, #16]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	613b      	str	r3, [r7, #16]
 8003a02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003a04:	e066      	b.n	8003ad4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	6a39      	ldr	r1, [r7, #32]
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 fa22 	bl	8003e54 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00d      	beq.n	8003a32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d107      	bne.n	8003a2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e06b      	b.n	8003b0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a36:	781a      	ldrb	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a42:	1c5a      	adds	r2, r3, #1
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	b29a      	uxth	r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	b29a      	uxth	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	f003 0304 	and.w	r3, r3, #4
 8003a6c:	2b04      	cmp	r3, #4
 8003a6e:	d11b      	bne.n	8003aa8 <HAL_I2C_Master_Transmit+0x188>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d017      	beq.n	8003aa8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7c:	781a      	ldrb	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa0:	3b01      	subs	r3, #1
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	6a39      	ldr	r1, [r7, #32]
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f000 fa19 	bl	8003ee4 <I2C_WaitOnBTFFlagUntilTimeout>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00d      	beq.n	8003ad4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abc:	2b04      	cmp	r3, #4
 8003abe:	d107      	bne.n	8003ad0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ace:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e01a      	b.n	8003b0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d194      	bne.n	8003a06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2220      	movs	r2, #32
 8003af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b04:	2300      	movs	r3, #0
 8003b06:	e000      	b.n	8003b0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003b08:	2302      	movs	r3, #2
  }
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3718      	adds	r7, #24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	00100002 	.word	0x00100002
 8003b18:	ffff0000 	.word	0xffff0000

08003b1c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b088      	sub	sp, #32
 8003b20:	af02      	add	r7, sp, #8
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	607a      	str	r2, [r7, #4]
 8003b26:	603b      	str	r3, [r7, #0]
 8003b28:	460b      	mov	r3, r1
 8003b2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b08      	cmp	r3, #8
 8003b36:	d006      	beq.n	8003b46 <I2C_MasterRequestWrite+0x2a>
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d003      	beq.n	8003b46 <I2C_MasterRequestWrite+0x2a>
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b44:	d108      	bne.n	8003b58 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b54:	601a      	str	r2, [r3, #0]
 8003b56:	e00b      	b.n	8003b70 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5c:	2b12      	cmp	r3, #18
 8003b5e:	d107      	bne.n	8003b70 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b6e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f000 f84f 	bl	8003c20 <I2C_WaitOnFlagUntilTimeout>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00d      	beq.n	8003ba4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b96:	d103      	bne.n	8003ba0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b9e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e035      	b.n	8003c10 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bac:	d108      	bne.n	8003bc0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bae:	897b      	ldrh	r3, [r7, #10]
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003bbc:	611a      	str	r2, [r3, #16]
 8003bbe:	e01b      	b.n	8003bf8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003bc0:	897b      	ldrh	r3, [r7, #10]
 8003bc2:	11db      	asrs	r3, r3, #7
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	f003 0306 	and.w	r3, r3, #6
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	f063 030f 	orn	r3, r3, #15
 8003bd0:	b2da      	uxtb	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	490e      	ldr	r1, [pc, #56]	@ (8003c18 <I2C_MasterRequestWrite+0xfc>)
 8003bde:	68f8      	ldr	r0, [r7, #12]
 8003be0:	f000 f898 	bl	8003d14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e010      	b.n	8003c10 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003bee:	897b      	ldrh	r3, [r7, #10]
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	4907      	ldr	r1, [pc, #28]	@ (8003c1c <I2C_MasterRequestWrite+0x100>)
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f888 	bl	8003d14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e000      	b.n	8003c10 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3718      	adds	r7, #24
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	00010008 	.word	0x00010008
 8003c1c:	00010002 	.word	0x00010002

08003c20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	603b      	str	r3, [r7, #0]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c30:	e048      	b.n	8003cc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c38:	d044      	beq.n	8003cc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c3a:	f7ff fa15 	bl	8003068 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d302      	bcc.n	8003c50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d139      	bne.n	8003cc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	0c1b      	lsrs	r3, r3, #16
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d10d      	bne.n	8003c76 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	695b      	ldr	r3, [r3, #20]
 8003c60:	43da      	mvns	r2, r3
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	4013      	ands	r3, r2
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	bf0c      	ite	eq
 8003c6c:	2301      	moveq	r3, #1
 8003c6e:	2300      	movne	r3, #0
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	461a      	mov	r2, r3
 8003c74:	e00c      	b.n	8003c90 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	43da      	mvns	r2, r3
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	4013      	ands	r3, r2
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	bf0c      	ite	eq
 8003c88:	2301      	moveq	r3, #1
 8003c8a:	2300      	movne	r3, #0
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	461a      	mov	r2, r3
 8003c90:	79fb      	ldrb	r3, [r7, #7]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d116      	bne.n	8003cc4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2220      	movs	r2, #32
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb0:	f043 0220 	orr.w	r2, r3, #32
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e023      	b.n	8003d0c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	0c1b      	lsrs	r3, r3, #16
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d10d      	bne.n	8003cea <I2C_WaitOnFlagUntilTimeout+0xca>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	43da      	mvns	r2, r3
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	4013      	ands	r3, r2
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	bf0c      	ite	eq
 8003ce0:	2301      	moveq	r3, #1
 8003ce2:	2300      	movne	r3, #0
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	e00c      	b.n	8003d04 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	699b      	ldr	r3, [r3, #24]
 8003cf0:	43da      	mvns	r2, r3
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	bf0c      	ite	eq
 8003cfc:	2301      	moveq	r3, #1
 8003cfe:	2300      	movne	r3, #0
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	461a      	mov	r2, r3
 8003d04:	79fb      	ldrb	r3, [r7, #7]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d093      	beq.n	8003c32 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
 8003d20:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d22:	e071      	b.n	8003e08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d32:	d123      	bne.n	8003d7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d42:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d68:	f043 0204 	orr.w	r2, r3, #4
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e067      	b.n	8003e4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d82:	d041      	beq.n	8003e08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d84:	f7ff f970 	bl	8003068 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d302      	bcc.n	8003d9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d136      	bne.n	8003e08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	0c1b      	lsrs	r3, r3, #16
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d10c      	bne.n	8003dbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	695b      	ldr	r3, [r3, #20]
 8003daa:	43da      	mvns	r2, r3
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	4013      	ands	r3, r2
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	bf14      	ite	ne
 8003db6:	2301      	movne	r3, #1
 8003db8:	2300      	moveq	r3, #0
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	e00b      	b.n	8003dd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	43da      	mvns	r2, r3
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	bf14      	ite	ne
 8003dd0:	2301      	movne	r3, #1
 8003dd2:	2300      	moveq	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d016      	beq.n	8003e08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2220      	movs	r2, #32
 8003de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df4:	f043 0220 	orr.w	r2, r3, #32
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e021      	b.n	8003e4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	0c1b      	lsrs	r3, r3, #16
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d10c      	bne.n	8003e2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	43da      	mvns	r2, r3
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	bf14      	ite	ne
 8003e24:	2301      	movne	r3, #1
 8003e26:	2300      	moveq	r3, #0
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	e00b      	b.n	8003e44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	43da      	mvns	r2, r3
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	4013      	ands	r3, r2
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	bf14      	ite	ne
 8003e3e:	2301      	movne	r3, #1
 8003e40:	2300      	moveq	r3, #0
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f47f af6d 	bne.w	8003d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e60:	e034      	b.n	8003ecc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 f886 	bl	8003f74 <I2C_IsAcknowledgeFailed>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e034      	b.n	8003edc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e78:	d028      	beq.n	8003ecc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e7a:	f7ff f8f5 	bl	8003068 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	68ba      	ldr	r2, [r7, #8]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d302      	bcc.n	8003e90 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d11d      	bne.n	8003ecc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e9a:	2b80      	cmp	r3, #128	@ 0x80
 8003e9c:	d016      	beq.n	8003ecc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb8:	f043 0220 	orr.w	r2, r3, #32
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e007      	b.n	8003edc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ed6:	2b80      	cmp	r3, #128	@ 0x80
 8003ed8:	d1c3      	bne.n	8003e62 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3710      	adds	r7, #16
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ef0:	e034      	b.n	8003f5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ef2:	68f8      	ldr	r0, [r7, #12]
 8003ef4:	f000 f83e 	bl	8003f74 <I2C_IsAcknowledgeFailed>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e034      	b.n	8003f6c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f08:	d028      	beq.n	8003f5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f0a:	f7ff f8ad 	bl	8003068 <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d302      	bcc.n	8003f20 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d11d      	bne.n	8003f5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	695b      	ldr	r3, [r3, #20]
 8003f26:	f003 0304 	and.w	r3, r3, #4
 8003f2a:	2b04      	cmp	r3, #4
 8003f2c:	d016      	beq.n	8003f5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2220      	movs	r2, #32
 8003f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f48:	f043 0220 	orr.w	r2, r3, #32
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e007      	b.n	8003f6c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	695b      	ldr	r3, [r3, #20]
 8003f62:	f003 0304 	and.w	r3, r3, #4
 8003f66:	2b04      	cmp	r3, #4
 8003f68:	d1c3      	bne.n	8003ef2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f8a:	d11b      	bne.n	8003fc4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f94:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2220      	movs	r2, #32
 8003fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb0:	f043 0204 	orr.w	r2, r3, #4
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e000      	b.n	8003fc6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bc80      	pop	{r7}
 8003fce:	4770      	bx	lr

08003fd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e272      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	f000 8087 	beq.w	80040fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ff0:	4b92      	ldr	r3, [pc, #584]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f003 030c 	and.w	r3, r3, #12
 8003ff8:	2b04      	cmp	r3, #4
 8003ffa:	d00c      	beq.n	8004016 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ffc:	4b8f      	ldr	r3, [pc, #572]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f003 030c 	and.w	r3, r3, #12
 8004004:	2b08      	cmp	r3, #8
 8004006:	d112      	bne.n	800402e <HAL_RCC_OscConfig+0x5e>
 8004008:	4b8c      	ldr	r3, [pc, #560]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004014:	d10b      	bne.n	800402e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004016:	4b89      	ldr	r3, [pc, #548]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d06c      	beq.n	80040fc <HAL_RCC_OscConfig+0x12c>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d168      	bne.n	80040fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e24c      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004036:	d106      	bne.n	8004046 <HAL_RCC_OscConfig+0x76>
 8004038:	4b80      	ldr	r3, [pc, #512]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a7f      	ldr	r2, [pc, #508]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 800403e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004042:	6013      	str	r3, [r2, #0]
 8004044:	e02e      	b.n	80040a4 <HAL_RCC_OscConfig+0xd4>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d10c      	bne.n	8004068 <HAL_RCC_OscConfig+0x98>
 800404e:	4b7b      	ldr	r3, [pc, #492]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a7a      	ldr	r2, [pc, #488]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004054:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004058:	6013      	str	r3, [r2, #0]
 800405a:	4b78      	ldr	r3, [pc, #480]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a77      	ldr	r2, [pc, #476]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004060:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004064:	6013      	str	r3, [r2, #0]
 8004066:	e01d      	b.n	80040a4 <HAL_RCC_OscConfig+0xd4>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004070:	d10c      	bne.n	800408c <HAL_RCC_OscConfig+0xbc>
 8004072:	4b72      	ldr	r3, [pc, #456]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a71      	ldr	r2, [pc, #452]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004078:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800407c:	6013      	str	r3, [r2, #0]
 800407e:	4b6f      	ldr	r3, [pc, #444]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a6e      	ldr	r2, [pc, #440]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004084:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004088:	6013      	str	r3, [r2, #0]
 800408a:	e00b      	b.n	80040a4 <HAL_RCC_OscConfig+0xd4>
 800408c:	4b6b      	ldr	r3, [pc, #428]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a6a      	ldr	r2, [pc, #424]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004092:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004096:	6013      	str	r3, [r2, #0]
 8004098:	4b68      	ldr	r3, [pc, #416]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a67      	ldr	r2, [pc, #412]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 800409e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d013      	beq.n	80040d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ac:	f7fe ffdc 	bl	8003068 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040b2:	e008      	b.n	80040c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040b4:	f7fe ffd8 	bl	8003068 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b64      	cmp	r3, #100	@ 0x64
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e200      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040c6:	4b5d      	ldr	r3, [pc, #372]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0f0      	beq.n	80040b4 <HAL_RCC_OscConfig+0xe4>
 80040d2:	e014      	b.n	80040fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d4:	f7fe ffc8 	bl	8003068 <HAL_GetTick>
 80040d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040da:	e008      	b.n	80040ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040dc:	f7fe ffc4 	bl	8003068 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b64      	cmp	r3, #100	@ 0x64
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e1ec      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ee:	4b53      	ldr	r3, [pc, #332]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1f0      	bne.n	80040dc <HAL_RCC_OscConfig+0x10c>
 80040fa:	e000      	b.n	80040fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d063      	beq.n	80041d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800410a:	4b4c      	ldr	r3, [pc, #304]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f003 030c 	and.w	r3, r3, #12
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00b      	beq.n	800412e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004116:	4b49      	ldr	r3, [pc, #292]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f003 030c 	and.w	r3, r3, #12
 800411e:	2b08      	cmp	r3, #8
 8004120:	d11c      	bne.n	800415c <HAL_RCC_OscConfig+0x18c>
 8004122:	4b46      	ldr	r3, [pc, #280]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d116      	bne.n	800415c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800412e:	4b43      	ldr	r3, [pc, #268]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d005      	beq.n	8004146 <HAL_RCC_OscConfig+0x176>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d001      	beq.n	8004146 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e1c0      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004146:	4b3d      	ldr	r3, [pc, #244]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	4939      	ldr	r1, [pc, #228]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004156:	4313      	orrs	r3, r2
 8004158:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415a:	e03a      	b.n	80041d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d020      	beq.n	80041a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004164:	4b36      	ldr	r3, [pc, #216]	@ (8004240 <HAL_RCC_OscConfig+0x270>)
 8004166:	2201      	movs	r2, #1
 8004168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416a:	f7fe ff7d 	bl	8003068 <HAL_GetTick>
 800416e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004170:	e008      	b.n	8004184 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004172:	f7fe ff79 	bl	8003068 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	2b02      	cmp	r3, #2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e1a1      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004184:	4b2d      	ldr	r3, [pc, #180]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0f0      	beq.n	8004172 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004190:	4b2a      	ldr	r3, [pc, #168]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	00db      	lsls	r3, r3, #3
 800419e:	4927      	ldr	r1, [pc, #156]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	600b      	str	r3, [r1, #0]
 80041a4:	e015      	b.n	80041d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041a6:	4b26      	ldr	r3, [pc, #152]	@ (8004240 <HAL_RCC_OscConfig+0x270>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ac:	f7fe ff5c 	bl	8003068 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041b4:	f7fe ff58 	bl	8003068 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e180      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041c6:	4b1d      	ldr	r3, [pc, #116]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1f0      	bne.n	80041b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0308 	and.w	r3, r3, #8
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d03a      	beq.n	8004254 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d019      	beq.n	800421a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041e6:	4b17      	ldr	r3, [pc, #92]	@ (8004244 <HAL_RCC_OscConfig+0x274>)
 80041e8:	2201      	movs	r2, #1
 80041ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ec:	f7fe ff3c 	bl	8003068 <HAL_GetTick>
 80041f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041f2:	e008      	b.n	8004206 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041f4:	f7fe ff38 	bl	8003068 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e160      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004206:	4b0d      	ldr	r3, [pc, #52]	@ (800423c <HAL_RCC_OscConfig+0x26c>)
 8004208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d0f0      	beq.n	80041f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004212:	2001      	movs	r0, #1
 8004214:	f000 face 	bl	80047b4 <RCC_Delay>
 8004218:	e01c      	b.n	8004254 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800421a:	4b0a      	ldr	r3, [pc, #40]	@ (8004244 <HAL_RCC_OscConfig+0x274>)
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004220:	f7fe ff22 	bl	8003068 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004226:	e00f      	b.n	8004248 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004228:	f7fe ff1e 	bl	8003068 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d908      	bls.n	8004248 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e146      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
 800423a:	bf00      	nop
 800423c:	40021000 	.word	0x40021000
 8004240:	42420000 	.word	0x42420000
 8004244:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004248:	4b92      	ldr	r3, [pc, #584]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 800424a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800424c:	f003 0302 	and.w	r3, r3, #2
 8004250:	2b00      	cmp	r3, #0
 8004252:	d1e9      	bne.n	8004228 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0304 	and.w	r3, r3, #4
 800425c:	2b00      	cmp	r3, #0
 800425e:	f000 80a6 	beq.w	80043ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004262:	2300      	movs	r3, #0
 8004264:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004266:	4b8b      	ldr	r3, [pc, #556]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10d      	bne.n	800428e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004272:	4b88      	ldr	r3, [pc, #544]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	4a87      	ldr	r2, [pc, #540]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004278:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800427c:	61d3      	str	r3, [r2, #28]
 800427e:	4b85      	ldr	r3, [pc, #532]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004286:	60bb      	str	r3, [r7, #8]
 8004288:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800428a:	2301      	movs	r3, #1
 800428c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800428e:	4b82      	ldr	r3, [pc, #520]	@ (8004498 <HAL_RCC_OscConfig+0x4c8>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004296:	2b00      	cmp	r3, #0
 8004298:	d118      	bne.n	80042cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800429a:	4b7f      	ldr	r3, [pc, #508]	@ (8004498 <HAL_RCC_OscConfig+0x4c8>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a7e      	ldr	r2, [pc, #504]	@ (8004498 <HAL_RCC_OscConfig+0x4c8>)
 80042a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042a6:	f7fe fedf 	bl	8003068 <HAL_GetTick>
 80042aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ac:	e008      	b.n	80042c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ae:	f7fe fedb 	bl	8003068 <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b64      	cmp	r3, #100	@ 0x64
 80042ba:	d901      	bls.n	80042c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e103      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c0:	4b75      	ldr	r3, [pc, #468]	@ (8004498 <HAL_RCC_OscConfig+0x4c8>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d0f0      	beq.n	80042ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d106      	bne.n	80042e2 <HAL_RCC_OscConfig+0x312>
 80042d4:	4b6f      	ldr	r3, [pc, #444]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	4a6e      	ldr	r2, [pc, #440]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 80042da:	f043 0301 	orr.w	r3, r3, #1
 80042de:	6213      	str	r3, [r2, #32]
 80042e0:	e02d      	b.n	800433e <HAL_RCC_OscConfig+0x36e>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10c      	bne.n	8004304 <HAL_RCC_OscConfig+0x334>
 80042ea:	4b6a      	ldr	r3, [pc, #424]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	4a69      	ldr	r2, [pc, #420]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 80042f0:	f023 0301 	bic.w	r3, r3, #1
 80042f4:	6213      	str	r3, [r2, #32]
 80042f6:	4b67      	ldr	r3, [pc, #412]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 80042f8:	6a1b      	ldr	r3, [r3, #32]
 80042fa:	4a66      	ldr	r2, [pc, #408]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 80042fc:	f023 0304 	bic.w	r3, r3, #4
 8004300:	6213      	str	r3, [r2, #32]
 8004302:	e01c      	b.n	800433e <HAL_RCC_OscConfig+0x36e>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	2b05      	cmp	r3, #5
 800430a:	d10c      	bne.n	8004326 <HAL_RCC_OscConfig+0x356>
 800430c:	4b61      	ldr	r3, [pc, #388]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	4a60      	ldr	r2, [pc, #384]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004312:	f043 0304 	orr.w	r3, r3, #4
 8004316:	6213      	str	r3, [r2, #32]
 8004318:	4b5e      	ldr	r3, [pc, #376]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 800431a:	6a1b      	ldr	r3, [r3, #32]
 800431c:	4a5d      	ldr	r2, [pc, #372]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 800431e:	f043 0301 	orr.w	r3, r3, #1
 8004322:	6213      	str	r3, [r2, #32]
 8004324:	e00b      	b.n	800433e <HAL_RCC_OscConfig+0x36e>
 8004326:	4b5b      	ldr	r3, [pc, #364]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	4a5a      	ldr	r2, [pc, #360]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 800432c:	f023 0301 	bic.w	r3, r3, #1
 8004330:	6213      	str	r3, [r2, #32]
 8004332:	4b58      	ldr	r3, [pc, #352]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004334:	6a1b      	ldr	r3, [r3, #32]
 8004336:	4a57      	ldr	r2, [pc, #348]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004338:	f023 0304 	bic.w	r3, r3, #4
 800433c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d015      	beq.n	8004372 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004346:	f7fe fe8f 	bl	8003068 <HAL_GetTick>
 800434a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800434c:	e00a      	b.n	8004364 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800434e:	f7fe fe8b 	bl	8003068 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	f241 3288 	movw	r2, #5000	@ 0x1388
 800435c:	4293      	cmp	r3, r2
 800435e:	d901      	bls.n	8004364 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e0b1      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004364:	4b4b      	ldr	r3, [pc, #300]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d0ee      	beq.n	800434e <HAL_RCC_OscConfig+0x37e>
 8004370:	e014      	b.n	800439c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004372:	f7fe fe79 	bl	8003068 <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004378:	e00a      	b.n	8004390 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437a:	f7fe fe75 	bl	8003068 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004388:	4293      	cmp	r3, r2
 800438a:	d901      	bls.n	8004390 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e09b      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004390:	4b40      	ldr	r3, [pc, #256]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d1ee      	bne.n	800437a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800439c:	7dfb      	ldrb	r3, [r7, #23]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d105      	bne.n	80043ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043a2:	4b3c      	ldr	r3, [pc, #240]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	4a3b      	ldr	r2, [pc, #236]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 80043a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	f000 8087 	beq.w	80044c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043b8:	4b36      	ldr	r3, [pc, #216]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f003 030c 	and.w	r3, r3, #12
 80043c0:	2b08      	cmp	r3, #8
 80043c2:	d061      	beq.n	8004488 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	69db      	ldr	r3, [r3, #28]
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d146      	bne.n	800445a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043cc:	4b33      	ldr	r3, [pc, #204]	@ (800449c <HAL_RCC_OscConfig+0x4cc>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d2:	f7fe fe49 	bl	8003068 <HAL_GetTick>
 80043d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043d8:	e008      	b.n	80043ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043da:	f7fe fe45 	bl	8003068 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d901      	bls.n	80043ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e06d      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043ec:	4b29      	ldr	r3, [pc, #164]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1f0      	bne.n	80043da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a1b      	ldr	r3, [r3, #32]
 80043fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004400:	d108      	bne.n	8004414 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004402:	4b24      	ldr	r3, [pc, #144]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	4921      	ldr	r1, [pc, #132]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004410:	4313      	orrs	r3, r2
 8004412:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004414:	4b1f      	ldr	r3, [pc, #124]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a19      	ldr	r1, [r3, #32]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004424:	430b      	orrs	r3, r1
 8004426:	491b      	ldr	r1, [pc, #108]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 8004428:	4313      	orrs	r3, r2
 800442a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800442c:	4b1b      	ldr	r3, [pc, #108]	@ (800449c <HAL_RCC_OscConfig+0x4cc>)
 800442e:	2201      	movs	r2, #1
 8004430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004432:	f7fe fe19 	bl	8003068 <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800443a:	f7fe fe15 	bl	8003068 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e03d      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800444c:	4b11      	ldr	r3, [pc, #68]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f0      	beq.n	800443a <HAL_RCC_OscConfig+0x46a>
 8004458:	e035      	b.n	80044c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445a:	4b10      	ldr	r3, [pc, #64]	@ (800449c <HAL_RCC_OscConfig+0x4cc>)
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004460:	f7fe fe02 	bl	8003068 <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004468:	f7fe fdfe 	bl	8003068 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e026      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800447a:	4b06      	ldr	r3, [pc, #24]	@ (8004494 <HAL_RCC_OscConfig+0x4c4>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0x498>
 8004486:	e01e      	b.n	80044c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	69db      	ldr	r3, [r3, #28]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d107      	bne.n	80044a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e019      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
 8004494:	40021000 	.word	0x40021000
 8004498:	40007000 	.word	0x40007000
 800449c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80044a0:	4b0b      	ldr	r3, [pc, #44]	@ (80044d0 <HAL_RCC_OscConfig+0x500>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d106      	bne.n	80044c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044be:	429a      	cmp	r2, r3
 80044c0:	d001      	beq.n	80044c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e000      	b.n	80044c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3718      	adds	r7, #24
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	40021000 	.word	0x40021000

080044d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d101      	bne.n	80044e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e0d0      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044e8:	4b6a      	ldr	r3, [pc, #424]	@ (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0307 	and.w	r3, r3, #7
 80044f0:	683a      	ldr	r2, [r7, #0]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d910      	bls.n	8004518 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f6:	4b67      	ldr	r3, [pc, #412]	@ (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f023 0207 	bic.w	r2, r3, #7
 80044fe:	4965      	ldr	r1, [pc, #404]	@ (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	4313      	orrs	r3, r2
 8004504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004506:	4b63      	ldr	r3, [pc, #396]	@ (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0307 	and.w	r3, r3, #7
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	429a      	cmp	r2, r3
 8004512:	d001      	beq.n	8004518 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e0b8      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d020      	beq.n	8004566 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b00      	cmp	r3, #0
 800452e:	d005      	beq.n	800453c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004530:	4b59      	ldr	r3, [pc, #356]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	4a58      	ldr	r2, [pc, #352]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004536:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800453a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0308 	and.w	r3, r3, #8
 8004544:	2b00      	cmp	r3, #0
 8004546:	d005      	beq.n	8004554 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004548:	4b53      	ldr	r3, [pc, #332]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	4a52      	ldr	r2, [pc, #328]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800454e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004552:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004554:	4b50      	ldr	r3, [pc, #320]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	494d      	ldr	r1, [pc, #308]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004562:	4313      	orrs	r3, r2
 8004564:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b00      	cmp	r3, #0
 8004570:	d040      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d107      	bne.n	800458a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800457a:	4b47      	ldr	r3, [pc, #284]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d115      	bne.n	80045b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e07f      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	2b02      	cmp	r3, #2
 8004590:	d107      	bne.n	80045a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004592:	4b41      	ldr	r3, [pc, #260]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d109      	bne.n	80045b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e073      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045a2:	4b3d      	ldr	r3, [pc, #244]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e06b      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045b2:	4b39      	ldr	r3, [pc, #228]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f023 0203 	bic.w	r2, r3, #3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	4936      	ldr	r1, [pc, #216]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045c4:	f7fe fd50 	bl	8003068 <HAL_GetTick>
 80045c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045ca:	e00a      	b.n	80045e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045cc:	f7fe fd4c 	bl	8003068 <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045da:	4293      	cmp	r3, r2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e053      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045e2:	4b2d      	ldr	r3, [pc, #180]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f003 020c 	and.w	r2, r3, #12
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d1eb      	bne.n	80045cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045f4:	4b27      	ldr	r3, [pc, #156]	@ (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d210      	bcs.n	8004624 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004602:	4b24      	ldr	r3, [pc, #144]	@ (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f023 0207 	bic.w	r2, r3, #7
 800460a:	4922      	ldr	r1, [pc, #136]	@ (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	4313      	orrs	r3, r2
 8004610:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004612:	4b20      	ldr	r3, [pc, #128]	@ (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	429a      	cmp	r2, r3
 800461e:	d001      	beq.n	8004624 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e032      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004630:	4b19      	ldr	r3, [pc, #100]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	4916      	ldr	r1, [pc, #88]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800463e:	4313      	orrs	r3, r2
 8004640:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0308 	and.w	r3, r3, #8
 800464a:	2b00      	cmp	r3, #0
 800464c:	d009      	beq.n	8004662 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800464e:	4b12      	ldr	r3, [pc, #72]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	490e      	ldr	r1, [pc, #56]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800465e:	4313      	orrs	r3, r2
 8004660:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004662:	f000 f821 	bl	80046a8 <HAL_RCC_GetSysClockFreq>
 8004666:	4602      	mov	r2, r0
 8004668:	4b0b      	ldr	r3, [pc, #44]	@ (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	091b      	lsrs	r3, r3, #4
 800466e:	f003 030f 	and.w	r3, r3, #15
 8004672:	490a      	ldr	r1, [pc, #40]	@ (800469c <HAL_RCC_ClockConfig+0x1c8>)
 8004674:	5ccb      	ldrb	r3, [r1, r3]
 8004676:	fa22 f303 	lsr.w	r3, r2, r3
 800467a:	4a09      	ldr	r2, [pc, #36]	@ (80046a0 <HAL_RCC_ClockConfig+0x1cc>)
 800467c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800467e:	4b09      	ldr	r3, [pc, #36]	@ (80046a4 <HAL_RCC_ClockConfig+0x1d0>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4618      	mov	r0, r3
 8004684:	f7fe fcae 	bl	8002fe4 <HAL_InitTick>

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	40022000 	.word	0x40022000
 8004698:	40021000 	.word	0x40021000
 800469c:	0800714c 	.word	0x0800714c
 80046a0:	20000058 	.word	0x20000058
 80046a4:	2000005c 	.word	0x2000005c

080046a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b087      	sub	sp, #28
 80046ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	2300      	movs	r3, #0
 80046b4:	60bb      	str	r3, [r7, #8]
 80046b6:	2300      	movs	r3, #0
 80046b8:	617b      	str	r3, [r7, #20]
 80046ba:	2300      	movs	r3, #0
 80046bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80046be:	2300      	movs	r3, #0
 80046c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80046c2:	4b1e      	ldr	r3, [pc, #120]	@ (800473c <HAL_RCC_GetSysClockFreq+0x94>)
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f003 030c 	and.w	r3, r3, #12
 80046ce:	2b04      	cmp	r3, #4
 80046d0:	d002      	beq.n	80046d8 <HAL_RCC_GetSysClockFreq+0x30>
 80046d2:	2b08      	cmp	r3, #8
 80046d4:	d003      	beq.n	80046de <HAL_RCC_GetSysClockFreq+0x36>
 80046d6:	e027      	b.n	8004728 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046d8:	4b19      	ldr	r3, [pc, #100]	@ (8004740 <HAL_RCC_GetSysClockFreq+0x98>)
 80046da:	613b      	str	r3, [r7, #16]
      break;
 80046dc:	e027      	b.n	800472e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	0c9b      	lsrs	r3, r3, #18
 80046e2:	f003 030f 	and.w	r3, r3, #15
 80046e6:	4a17      	ldr	r2, [pc, #92]	@ (8004744 <HAL_RCC_GetSysClockFreq+0x9c>)
 80046e8:	5cd3      	ldrb	r3, [r2, r3]
 80046ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d010      	beq.n	8004718 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80046f6:	4b11      	ldr	r3, [pc, #68]	@ (800473c <HAL_RCC_GetSysClockFreq+0x94>)
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	0c5b      	lsrs	r3, r3, #17
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	4a11      	ldr	r2, [pc, #68]	@ (8004748 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004702:	5cd3      	ldrb	r3, [r2, r3]
 8004704:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a0d      	ldr	r2, [pc, #52]	@ (8004740 <HAL_RCC_GetSysClockFreq+0x98>)
 800470a:	fb03 f202 	mul.w	r2, r3, r2
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	fbb2 f3f3 	udiv	r3, r2, r3
 8004714:	617b      	str	r3, [r7, #20]
 8004716:	e004      	b.n	8004722 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a0c      	ldr	r2, [pc, #48]	@ (800474c <HAL_RCC_GetSysClockFreq+0xa4>)
 800471c:	fb02 f303 	mul.w	r3, r2, r3
 8004720:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	613b      	str	r3, [r7, #16]
      break;
 8004726:	e002      	b.n	800472e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004728:	4b05      	ldr	r3, [pc, #20]	@ (8004740 <HAL_RCC_GetSysClockFreq+0x98>)
 800472a:	613b      	str	r3, [r7, #16]
      break;
 800472c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800472e:	693b      	ldr	r3, [r7, #16]
}
 8004730:	4618      	mov	r0, r3
 8004732:	371c      	adds	r7, #28
 8004734:	46bd      	mov	sp, r7
 8004736:	bc80      	pop	{r7}
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40021000 	.word	0x40021000
 8004740:	007a1200 	.word	0x007a1200
 8004744:	08007164 	.word	0x08007164
 8004748:	08007174 	.word	0x08007174
 800474c:	003d0900 	.word	0x003d0900

08004750 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004750:	b480      	push	{r7}
 8004752:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004754:	4b02      	ldr	r3, [pc, #8]	@ (8004760 <HAL_RCC_GetHCLKFreq+0x10>)
 8004756:	681b      	ldr	r3, [r3, #0]
}
 8004758:	4618      	mov	r0, r3
 800475a:	46bd      	mov	sp, r7
 800475c:	bc80      	pop	{r7}
 800475e:	4770      	bx	lr
 8004760:	20000058 	.word	0x20000058

08004764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004768:	f7ff fff2 	bl	8004750 <HAL_RCC_GetHCLKFreq>
 800476c:	4602      	mov	r2, r0
 800476e:	4b05      	ldr	r3, [pc, #20]	@ (8004784 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	0a1b      	lsrs	r3, r3, #8
 8004774:	f003 0307 	and.w	r3, r3, #7
 8004778:	4903      	ldr	r1, [pc, #12]	@ (8004788 <HAL_RCC_GetPCLK1Freq+0x24>)
 800477a:	5ccb      	ldrb	r3, [r1, r3]
 800477c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004780:	4618      	mov	r0, r3
 8004782:	bd80      	pop	{r7, pc}
 8004784:	40021000 	.word	0x40021000
 8004788:	0800715c 	.word	0x0800715c

0800478c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004790:	f7ff ffde 	bl	8004750 <HAL_RCC_GetHCLKFreq>
 8004794:	4602      	mov	r2, r0
 8004796:	4b05      	ldr	r3, [pc, #20]	@ (80047ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	0adb      	lsrs	r3, r3, #11
 800479c:	f003 0307 	and.w	r3, r3, #7
 80047a0:	4903      	ldr	r1, [pc, #12]	@ (80047b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047a2:	5ccb      	ldrb	r3, [r1, r3]
 80047a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	40021000 	.word	0x40021000
 80047b0:	0800715c 	.word	0x0800715c

080047b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80047bc:	4b0a      	ldr	r3, [pc, #40]	@ (80047e8 <RCC_Delay+0x34>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a0a      	ldr	r2, [pc, #40]	@ (80047ec <RCC_Delay+0x38>)
 80047c2:	fba2 2303 	umull	r2, r3, r2, r3
 80047c6:	0a5b      	lsrs	r3, r3, #9
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	fb02 f303 	mul.w	r3, r2, r3
 80047ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80047d0:	bf00      	nop
  }
  while (Delay --);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	1e5a      	subs	r2, r3, #1
 80047d6:	60fa      	str	r2, [r7, #12]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1f9      	bne.n	80047d0 <RCC_Delay+0x1c>
}
 80047dc:	bf00      	nop
 80047de:	bf00      	nop
 80047e0:	3714      	adds	r7, #20
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bc80      	pop	{r7}
 80047e6:	4770      	bx	lr
 80047e8:	20000058 	.word	0x20000058
 80047ec:	10624dd3 	.word	0x10624dd3

080047f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e076      	b.n	80048f0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004806:	2b00      	cmp	r3, #0
 8004808:	d108      	bne.n	800481c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004812:	d009      	beq.n	8004828 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	61da      	str	r2, [r3, #28]
 800481a:	e005      	b.n	8004828 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004834:	b2db      	uxtb	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d106      	bne.n	8004848 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f7fe f992 	bl	8002b6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2202      	movs	r2, #2
 800484c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800485e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004870:	431a      	orrs	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800487a:	431a      	orrs	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	691b      	ldr	r3, [r3, #16]
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	431a      	orrs	r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004898:	431a      	orrs	r2, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	69db      	ldr	r3, [r3, #28]
 800489e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048a2:	431a      	orrs	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a1b      	ldr	r3, [r3, #32]
 80048a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ac:	ea42 0103 	orr.w	r1, r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	430a      	orrs	r2, r1
 80048be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	0c1a      	lsrs	r2, r3, #16
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f002 0204 	and.w	r2, r2, #4
 80048ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	69da      	ldr	r2, [r3, #28]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2201      	movs	r2, #1
 80048ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3708      	adds	r7, #8
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b088      	sub	sp, #32
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	603b      	str	r3, [r7, #0]
 8004904:	4613      	mov	r3, r2
 8004906:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004908:	f7fe fbae 	bl	8003068 <HAL_GetTick>
 800490c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800490e:	88fb      	ldrh	r3, [r7, #6]
 8004910:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004918:	b2db      	uxtb	r3, r3
 800491a:	2b01      	cmp	r3, #1
 800491c:	d001      	beq.n	8004922 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800491e:	2302      	movs	r3, #2
 8004920:	e12a      	b.n	8004b78 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d002      	beq.n	800492e <HAL_SPI_Transmit+0x36>
 8004928:	88fb      	ldrh	r3, [r7, #6]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e122      	b.n	8004b78 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004938:	2b01      	cmp	r3, #1
 800493a:	d101      	bne.n	8004940 <HAL_SPI_Transmit+0x48>
 800493c:	2302      	movs	r3, #2
 800493e:	e11b      	b.n	8004b78 <HAL_SPI_Transmit+0x280>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2203      	movs	r2, #3
 800494c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	68ba      	ldr	r2, [r7, #8]
 800495a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	88fa      	ldrh	r2, [r7, #6]
 8004960:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	88fa      	ldrh	r2, [r7, #6]
 8004966:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2200      	movs	r2, #0
 800497e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800498e:	d10f      	bne.n	80049b0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800499e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049ae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ba:	2b40      	cmp	r3, #64	@ 0x40
 80049bc:	d007      	beq.n	80049ce <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049d6:	d152      	bne.n	8004a7e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d002      	beq.n	80049e6 <HAL_SPI_Transmit+0xee>
 80049e0:	8b7b      	ldrh	r3, [r7, #26]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d145      	bne.n	8004a72 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ea:	881a      	ldrh	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f6:	1c9a      	adds	r2, r3, #2
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a0a:	e032      	b.n	8004a72 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d112      	bne.n	8004a40 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a1e:	881a      	ldrh	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a2a:	1c9a      	adds	r2, r3, #2
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	3b01      	subs	r3, #1
 8004a38:	b29a      	uxth	r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004a3e:	e018      	b.n	8004a72 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a40:	f7fe fb12 	bl	8003068 <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d803      	bhi.n	8004a58 <HAL_SPI_Transmit+0x160>
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a56:	d102      	bne.n	8004a5e <HAL_SPI_Transmit+0x166>
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d109      	bne.n	8004a72 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e082      	b.n	8004b78 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d1c7      	bne.n	8004a0c <HAL_SPI_Transmit+0x114>
 8004a7c:	e053      	b.n	8004b26 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d002      	beq.n	8004a8c <HAL_SPI_Transmit+0x194>
 8004a86:	8b7b      	ldrh	r3, [r7, #26]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d147      	bne.n	8004b1c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	330c      	adds	r3, #12
 8004a96:	7812      	ldrb	r2, [r2, #0]
 8004a98:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a9e:	1c5a      	adds	r2, r3, #1
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	b29a      	uxth	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004ab2:	e033      	b.n	8004b1c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	d113      	bne.n	8004aea <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	330c      	adds	r3, #12
 8004acc:	7812      	ldrb	r2, [r2, #0]
 8004ace:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad4:	1c5a      	adds	r2, r3, #1
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004ae8:	e018      	b.n	8004b1c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004aea:	f7fe fabd 	bl	8003068 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	683a      	ldr	r2, [r7, #0]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d803      	bhi.n	8004b02 <HAL_SPI_Transmit+0x20a>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b00:	d102      	bne.n	8004b08 <HAL_SPI_Transmit+0x210>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d109      	bne.n	8004b1c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b18:	2303      	movs	r3, #3
 8004b1a:	e02d      	b.n	8004b78 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1c6      	bne.n	8004ab4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b26:	69fa      	ldr	r2, [r7, #28]
 8004b28:	6839      	ldr	r1, [r7, #0]
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f000 fa5a 	bl	8004fe4 <SPI_EndRxTxTransaction>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d002      	beq.n	8004b3c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2220      	movs	r2, #32
 8004b3a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d10a      	bne.n	8004b5a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b44:	2300      	movs	r3, #0
 8004b46:	617b      	str	r3, [r7, #20]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	617b      	str	r3, [r7, #20]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	617b      	str	r3, [r7, #20]
 8004b58:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e000      	b.n	8004b78 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004b76:	2300      	movs	r3, #0
  }
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3720      	adds	r7, #32
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08a      	sub	sp, #40	@ 0x28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
 8004b8c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b92:	f7fe fa69 	bl	8003068 <HAL_GetTick>
 8004b96:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b9e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004ba6:	887b      	ldrh	r3, [r7, #2]
 8004ba8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004baa:	7ffb      	ldrb	r3, [r7, #31]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d00c      	beq.n	8004bca <HAL_SPI_TransmitReceive+0x4a>
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bb6:	d106      	bne.n	8004bc6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d102      	bne.n	8004bc6 <HAL_SPI_TransmitReceive+0x46>
 8004bc0:	7ffb      	ldrb	r3, [r7, #31]
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d001      	beq.n	8004bca <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004bc6:	2302      	movs	r3, #2
 8004bc8:	e17f      	b.n	8004eca <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d005      	beq.n	8004bdc <HAL_SPI_TransmitReceive+0x5c>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d002      	beq.n	8004bdc <HAL_SPI_TransmitReceive+0x5c>
 8004bd6:	887b      	ldrh	r3, [r7, #2]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d101      	bne.n	8004be0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e174      	b.n	8004eca <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d101      	bne.n	8004bee <HAL_SPI_TransmitReceive+0x6e>
 8004bea:	2302      	movs	r3, #2
 8004bec:	e16d      	b.n	8004eca <HAL_SPI_TransmitReceive+0x34a>
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	2b04      	cmp	r3, #4
 8004c00:	d003      	beq.n	8004c0a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2205      	movs	r2, #5
 8004c06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	887a      	ldrh	r2, [r7, #2]
 8004c1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	887a      	ldrh	r2, [r7, #2]
 8004c20:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	68ba      	ldr	r2, [r7, #8]
 8004c26:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	887a      	ldrh	r2, [r7, #2]
 8004c2c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	887a      	ldrh	r2, [r7, #2]
 8004c32:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c4a:	2b40      	cmp	r3, #64	@ 0x40
 8004c4c:	d007      	beq.n	8004c5e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c66:	d17e      	bne.n	8004d66 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d002      	beq.n	8004c76 <HAL_SPI_TransmitReceive+0xf6>
 8004c70:	8afb      	ldrh	r3, [r7, #22]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d16c      	bne.n	8004d50 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7a:	881a      	ldrh	r2, [r3, #0]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c86:	1c9a      	adds	r2, r3, #2
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	3b01      	subs	r3, #1
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c9a:	e059      	b.n	8004d50 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d11b      	bne.n	8004ce2 <HAL_SPI_TransmitReceive+0x162>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d016      	beq.n	8004ce2 <HAL_SPI_TransmitReceive+0x162>
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d113      	bne.n	8004ce2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cbe:	881a      	ldrh	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cca:	1c9a      	adds	r2, r3, #2
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d119      	bne.n	8004d24 <HAL_SPI_TransmitReceive+0x1a4>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d014      	beq.n	8004d24 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68da      	ldr	r2, [r3, #12]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d04:	b292      	uxth	r2, r2
 8004d06:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0c:	1c9a      	adds	r2, r3, #2
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	b29a      	uxth	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d20:	2301      	movs	r3, #1
 8004d22:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004d24:	f7fe f9a0 	bl	8003068 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d80d      	bhi.n	8004d50 <HAL_SPI_TransmitReceive+0x1d0>
 8004d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3a:	d009      	beq.n	8004d50 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e0bc      	b.n	8004eca <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1a0      	bne.n	8004c9c <HAL_SPI_TransmitReceive+0x11c>
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d19b      	bne.n	8004c9c <HAL_SPI_TransmitReceive+0x11c>
 8004d64:	e082      	b.n	8004e6c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d002      	beq.n	8004d74 <HAL_SPI_TransmitReceive+0x1f4>
 8004d6e:	8afb      	ldrh	r3, [r7, #22]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d171      	bne.n	8004e58 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	330c      	adds	r3, #12
 8004d7e:	7812      	ldrb	r2, [r2, #0]
 8004d80:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d86:	1c5a      	adds	r2, r3, #1
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	3b01      	subs	r3, #1
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d9a:	e05d      	b.n	8004e58 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d11c      	bne.n	8004de4 <HAL_SPI_TransmitReceive+0x264>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d017      	beq.n	8004de4 <HAL_SPI_TransmitReceive+0x264>
 8004db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d114      	bne.n	8004de4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	330c      	adds	r3, #12
 8004dc4:	7812      	ldrb	r2, [r2, #0]
 8004dc6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dcc:	1c5a      	adds	r2, r3, #1
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	b29a      	uxth	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004de0:	2300      	movs	r3, #0
 8004de2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d119      	bne.n	8004e26 <HAL_SPI_TransmitReceive+0x2a6>
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d014      	beq.n	8004e26 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68da      	ldr	r2, [r3, #12]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e06:	b2d2      	uxtb	r2, r2
 8004e08:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e0e:	1c5a      	adds	r2, r3, #1
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	b29a      	uxth	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e22:	2301      	movs	r3, #1
 8004e24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004e26:	f7fe f91f 	bl	8003068 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	6a3b      	ldr	r3, [r7, #32]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d803      	bhi.n	8004e3e <HAL_SPI_TransmitReceive+0x2be>
 8004e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e3c:	d102      	bne.n	8004e44 <HAL_SPI_TransmitReceive+0x2c4>
 8004e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d109      	bne.n	8004e58 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e038      	b.n	8004eca <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d19c      	bne.n	8004d9c <HAL_SPI_TransmitReceive+0x21c>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d197      	bne.n	8004d9c <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e6c:	6a3a      	ldr	r2, [r7, #32]
 8004e6e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f000 f8b7 	bl	8004fe4 <SPI_EndRxTxTransaction>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d008      	beq.n	8004e8e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e01d      	b.n	8004eca <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d10a      	bne.n	8004eac <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e96:	2300      	movs	r3, #0
 8004e98:	613b      	str	r3, [r7, #16]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	613b      	str	r3, [r7, #16]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	613b      	str	r3, [r7, #16]
 8004eaa:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d001      	beq.n	8004ec8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e000      	b.n	8004eca <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
  }
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3728      	adds	r7, #40	@ 0x28
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
	...

08004ed4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b088      	sub	sp, #32
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	603b      	str	r3, [r7, #0]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ee4:	f7fe f8c0 	bl	8003068 <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	683a      	ldr	r2, [r7, #0]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ef4:	f7fe f8b8 	bl	8003068 <HAL_GetTick>
 8004ef8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004efa:	4b39      	ldr	r3, [pc, #228]	@ (8004fe0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	015b      	lsls	r3, r3, #5
 8004f00:	0d1b      	lsrs	r3, r3, #20
 8004f02:	69fa      	ldr	r2, [r7, #28]
 8004f04:	fb02 f303 	mul.w	r3, r2, r3
 8004f08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f0a:	e054      	b.n	8004fb6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f12:	d050      	beq.n	8004fb6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f14:	f7fe f8a8 	bl	8003068 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	69fa      	ldr	r2, [r7, #28]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d902      	bls.n	8004f2a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d13d      	bne.n	8004fa6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f42:	d111      	bne.n	8004f68 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f4c:	d004      	beq.n	8004f58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f56:	d107      	bne.n	8004f68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f70:	d10f      	bne.n	8004f92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f80:	601a      	str	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e017      	b.n	8004fd6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d101      	bne.n	8004fb0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004fac:	2300      	movs	r3, #0
 8004fae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	689a      	ldr	r2, [r3, #8]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	68ba      	ldr	r2, [r7, #8]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	bf0c      	ite	eq
 8004fc6:	2301      	moveq	r3, #1
 8004fc8:	2300      	movne	r3, #0
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	461a      	mov	r2, r3
 8004fce:	79fb      	ldrb	r3, [r7, #7]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d19b      	bne.n	8004f0c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3720      	adds	r7, #32
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000058 	.word	0x20000058

08004fe4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af02      	add	r7, sp, #8
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	9300      	str	r3, [sp, #0]
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	2102      	movs	r1, #2
 8004ffa:	68f8      	ldr	r0, [r7, #12]
 8004ffc:	f7ff ff6a 	bl	8004ed4 <SPI_WaitFlagStateUntilTimeout>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d007      	beq.n	8005016 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800500a:	f043 0220 	orr.w	r2, r3, #32
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e013      	b.n	800503e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	9300      	str	r3, [sp, #0]
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	2200      	movs	r2, #0
 800501e:	2180      	movs	r1, #128	@ 0x80
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f7ff ff57 	bl	8004ed4 <SPI_WaitFlagStateUntilTimeout>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d007      	beq.n	800503c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005030:	f043 0220 	orr.w	r2, r3, #32
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e000      	b.n	800503e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3710      	adds	r7, #16
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005046:	b580      	push	{r7, lr}
 8005048:	b082      	sub	sp, #8
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d101      	bne.n	8005058 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e041      	b.n	80050dc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800505e:	b2db      	uxtb	r3, r3
 8005060:	2b00      	cmp	r3, #0
 8005062:	d106      	bne.n	8005072 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f7fd fdc7 	bl	8002c00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2202      	movs	r2, #2
 8005076:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	3304      	adds	r3, #4
 8005082:	4619      	mov	r1, r3
 8005084:	4610      	mov	r0, r2
 8005086:	f000 fec7 	bl	8005e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2201      	movs	r2, #1
 800508e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2201      	movs	r2, #1
 80050a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2201      	movs	r2, #1
 80050b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3708      	adds	r7, #8
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e041      	b.n	800517a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d106      	bne.n	8005110 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f839 	bl	8005182 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2202      	movs	r2, #2
 8005114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3304      	adds	r3, #4
 8005120:	4619      	mov	r1, r3
 8005122:	4610      	mov	r0, r2
 8005124:	f000 fe78 	bl	8005e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3708      	adds	r7, #8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005182:	b480      	push	{r7}
 8005184:	b083      	sub	sp, #12
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800518a:	bf00      	nop
 800518c:	370c      	adds	r7, #12
 800518e:	46bd      	mov	sp, r7
 8005190:	bc80      	pop	{r7}
 8005192:	4770      	bx	lr

08005194 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800519e:	2300      	movs	r3, #0
 80051a0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d109      	bne.n	80051bc <HAL_TIM_OC_Start_IT+0x28>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	bf14      	ite	ne
 80051b4:	2301      	movne	r3, #1
 80051b6:	2300      	moveq	r3, #0
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	e022      	b.n	8005202 <HAL_TIM_OC_Start_IT+0x6e>
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	2b04      	cmp	r3, #4
 80051c0:	d109      	bne.n	80051d6 <HAL_TIM_OC_Start_IT+0x42>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	bf14      	ite	ne
 80051ce:	2301      	movne	r3, #1
 80051d0:	2300      	moveq	r3, #0
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	e015      	b.n	8005202 <HAL_TIM_OC_Start_IT+0x6e>
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	2b08      	cmp	r3, #8
 80051da:	d109      	bne.n	80051f0 <HAL_TIM_OC_Start_IT+0x5c>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	bf14      	ite	ne
 80051e8:	2301      	movne	r3, #1
 80051ea:	2300      	moveq	r3, #0
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	e008      	b.n	8005202 <HAL_TIM_OC_Start_IT+0x6e>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	bf14      	ite	ne
 80051fc:	2301      	movne	r3, #1
 80051fe:	2300      	moveq	r3, #0
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b00      	cmp	r3, #0
 8005204:	d001      	beq.n	800520a <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e0bd      	b.n	8005386 <HAL_TIM_OC_Start_IT+0x1f2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d104      	bne.n	800521a <HAL_TIM_OC_Start_IT+0x86>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005218:	e013      	b.n	8005242 <HAL_TIM_OC_Start_IT+0xae>
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	2b04      	cmp	r3, #4
 800521e:	d104      	bne.n	800522a <HAL_TIM_OC_Start_IT+0x96>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2202      	movs	r2, #2
 8005224:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005228:	e00b      	b.n	8005242 <HAL_TIM_OC_Start_IT+0xae>
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b08      	cmp	r3, #8
 800522e:	d104      	bne.n	800523a <HAL_TIM_OC_Start_IT+0xa6>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2202      	movs	r2, #2
 8005234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005238:	e003      	b.n	8005242 <HAL_TIM_OC_Start_IT+0xae>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2202      	movs	r2, #2
 800523e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b0c      	cmp	r3, #12
 8005246:	d841      	bhi.n	80052cc <HAL_TIM_OC_Start_IT+0x138>
 8005248:	a201      	add	r2, pc, #4	@ (adr r2, 8005250 <HAL_TIM_OC_Start_IT+0xbc>)
 800524a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800524e:	bf00      	nop
 8005250:	08005285 	.word	0x08005285
 8005254:	080052cd 	.word	0x080052cd
 8005258:	080052cd 	.word	0x080052cd
 800525c:	080052cd 	.word	0x080052cd
 8005260:	08005297 	.word	0x08005297
 8005264:	080052cd 	.word	0x080052cd
 8005268:	080052cd 	.word	0x080052cd
 800526c:	080052cd 	.word	0x080052cd
 8005270:	080052a9 	.word	0x080052a9
 8005274:	080052cd 	.word	0x080052cd
 8005278:	080052cd 	.word	0x080052cd
 800527c:	080052cd 	.word	0x080052cd
 8005280:	080052bb 	.word	0x080052bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68da      	ldr	r2, [r3, #12]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f042 0202 	orr.w	r2, r2, #2
 8005292:	60da      	str	r2, [r3, #12]
      break;
 8005294:	e01d      	b.n	80052d2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68da      	ldr	r2, [r3, #12]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f042 0204 	orr.w	r2, r2, #4
 80052a4:	60da      	str	r2, [r3, #12]
      break;
 80052a6:	e014      	b.n	80052d2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	68da      	ldr	r2, [r3, #12]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 0208 	orr.w	r2, r2, #8
 80052b6:	60da      	str	r2, [r3, #12]
      break;
 80052b8:	e00b      	b.n	80052d2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68da      	ldr	r2, [r3, #12]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f042 0210 	orr.w	r2, r2, #16
 80052c8:	60da      	str	r2, [r3, #12]
      break;
 80052ca:	e002      	b.n	80052d2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	73fb      	strb	r3, [r7, #15]
      break;
 80052d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80052d2:	7bfb      	ldrb	r3, [r7, #15]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d155      	bne.n	8005384 <HAL_TIM_OC_Start_IT+0x1f0>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2201      	movs	r2, #1
 80052de:	6839      	ldr	r1, [r7, #0]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f001 f861 	bl	80063a8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a29      	ldr	r2, [pc, #164]	@ (8005390 <HAL_TIM_OC_Start_IT+0x1fc>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d004      	beq.n	80052fa <HAL_TIM_OC_Start_IT+0x166>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a27      	ldr	r2, [pc, #156]	@ (8005394 <HAL_TIM_OC_Start_IT+0x200>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d101      	bne.n	80052fe <HAL_TIM_OC_Start_IT+0x16a>
 80052fa:	2301      	movs	r3, #1
 80052fc:	e000      	b.n	8005300 <HAL_TIM_OC_Start_IT+0x16c>
 80052fe:	2300      	movs	r3, #0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d007      	beq.n	8005314 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005312:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a1d      	ldr	r2, [pc, #116]	@ (8005390 <HAL_TIM_OC_Start_IT+0x1fc>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d018      	beq.n	8005350 <HAL_TIM_OC_Start_IT+0x1bc>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a1c      	ldr	r2, [pc, #112]	@ (8005394 <HAL_TIM_OC_Start_IT+0x200>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d013      	beq.n	8005350 <HAL_TIM_OC_Start_IT+0x1bc>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005330:	d00e      	beq.n	8005350 <HAL_TIM_OC_Start_IT+0x1bc>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a18      	ldr	r2, [pc, #96]	@ (8005398 <HAL_TIM_OC_Start_IT+0x204>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d009      	beq.n	8005350 <HAL_TIM_OC_Start_IT+0x1bc>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a16      	ldr	r2, [pc, #88]	@ (800539c <HAL_TIM_OC_Start_IT+0x208>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d004      	beq.n	8005350 <HAL_TIM_OC_Start_IT+0x1bc>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a15      	ldr	r2, [pc, #84]	@ (80053a0 <HAL_TIM_OC_Start_IT+0x20c>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d111      	bne.n	8005374 <HAL_TIM_OC_Start_IT+0x1e0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f003 0307 	and.w	r3, r3, #7
 800535a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	2b06      	cmp	r3, #6
 8005360:	d010      	beq.n	8005384 <HAL_TIM_OC_Start_IT+0x1f0>
      {
        __HAL_TIM_ENABLE(htim);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f042 0201 	orr.w	r2, r2, #1
 8005370:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005372:	e007      	b.n	8005384 <HAL_TIM_OC_Start_IT+0x1f0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f042 0201 	orr.w	r2, r2, #1
 8005382:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005384:	7bfb      	ldrb	r3, [r7, #15]
}
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	40012c00 	.word	0x40012c00
 8005394:	40013400 	.word	0x40013400
 8005398:	40000400 	.word	0x40000400
 800539c:	40000800 	.word	0x40000800
 80053a0:	40000c00 	.word	0x40000c00

080053a4 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053ae:	2300      	movs	r3, #0
 80053b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b0c      	cmp	r3, #12
 80053b6:	d841      	bhi.n	800543c <HAL_TIM_OC_Stop_IT+0x98>
 80053b8:	a201      	add	r2, pc, #4	@ (adr r2, 80053c0 <HAL_TIM_OC_Stop_IT+0x1c>)
 80053ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053be:	bf00      	nop
 80053c0:	080053f5 	.word	0x080053f5
 80053c4:	0800543d 	.word	0x0800543d
 80053c8:	0800543d 	.word	0x0800543d
 80053cc:	0800543d 	.word	0x0800543d
 80053d0:	08005407 	.word	0x08005407
 80053d4:	0800543d 	.word	0x0800543d
 80053d8:	0800543d 	.word	0x0800543d
 80053dc:	0800543d 	.word	0x0800543d
 80053e0:	08005419 	.word	0x08005419
 80053e4:	0800543d 	.word	0x0800543d
 80053e8:	0800543d 	.word	0x0800543d
 80053ec:	0800543d 	.word	0x0800543d
 80053f0:	0800542b 	.word	0x0800542b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68da      	ldr	r2, [r3, #12]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0202 	bic.w	r2, r2, #2
 8005402:	60da      	str	r2, [r3, #12]
      break;
 8005404:	e01d      	b.n	8005442 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68da      	ldr	r2, [r3, #12]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f022 0204 	bic.w	r2, r2, #4
 8005414:	60da      	str	r2, [r3, #12]
      break;
 8005416:	e014      	b.n	8005442 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68da      	ldr	r2, [r3, #12]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f022 0208 	bic.w	r2, r2, #8
 8005426:	60da      	str	r2, [r3, #12]
      break;
 8005428:	e00b      	b.n	8005442 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68da      	ldr	r2, [r3, #12]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0210 	bic.w	r2, r2, #16
 8005438:	60da      	str	r2, [r3, #12]
      break;
 800543a:	e002      	b.n	8005442 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	73fb      	strb	r3, [r7, #15]
      break;
 8005440:	bf00      	nop
  }

  if (status == HAL_OK)
 8005442:	7bfb      	ldrb	r3, [r7, #15]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d161      	bne.n	800550c <HAL_TIM_OC_Stop_IT+0x168>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2200      	movs	r2, #0
 800544e:	6839      	ldr	r1, [r7, #0]
 8005450:	4618      	mov	r0, r3
 8005452:	f000 ffa9 	bl	80063a8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a2f      	ldr	r2, [pc, #188]	@ (8005518 <HAL_TIM_OC_Stop_IT+0x174>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d004      	beq.n	800546a <HAL_TIM_OC_Stop_IT+0xc6>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a2d      	ldr	r2, [pc, #180]	@ (800551c <HAL_TIM_OC_Stop_IT+0x178>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d101      	bne.n	800546e <HAL_TIM_OC_Stop_IT+0xca>
 800546a:	2301      	movs	r3, #1
 800546c:	e000      	b.n	8005470 <HAL_TIM_OC_Stop_IT+0xcc>
 800546e:	2300      	movs	r3, #0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d017      	beq.n	80054a4 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	6a1a      	ldr	r2, [r3, #32]
 800547a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800547e:	4013      	ands	r3, r2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d10f      	bne.n	80054a4 <HAL_TIM_OC_Stop_IT+0x100>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	6a1a      	ldr	r2, [r3, #32]
 800548a:	f240 4344 	movw	r3, #1092	@ 0x444
 800548e:	4013      	ands	r3, r2
 8005490:	2b00      	cmp	r3, #0
 8005492:	d107      	bne.n	80054a4 <HAL_TIM_OC_Stop_IT+0x100>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80054a2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	6a1a      	ldr	r2, [r3, #32]
 80054aa:	f241 1311 	movw	r3, #4369	@ 0x1111
 80054ae:	4013      	ands	r3, r2
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d10f      	bne.n	80054d4 <HAL_TIM_OC_Stop_IT+0x130>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	6a1a      	ldr	r2, [r3, #32]
 80054ba:	f240 4344 	movw	r3, #1092	@ 0x444
 80054be:	4013      	ands	r3, r2
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d107      	bne.n	80054d4 <HAL_TIM_OC_Stop_IT+0x130>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f022 0201 	bic.w	r2, r2, #1
 80054d2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d104      	bne.n	80054e4 <HAL_TIM_OC_Stop_IT+0x140>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054e2:	e013      	b.n	800550c <HAL_TIM_OC_Stop_IT+0x168>
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	2b04      	cmp	r3, #4
 80054e8:	d104      	bne.n	80054f4 <HAL_TIM_OC_Stop_IT+0x150>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054f2:	e00b      	b.n	800550c <HAL_TIM_OC_Stop_IT+0x168>
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	2b08      	cmp	r3, #8
 80054f8:	d104      	bne.n	8005504 <HAL_TIM_OC_Stop_IT+0x160>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005502:	e003      	b.n	800550c <HAL_TIM_OC_Stop_IT+0x168>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 800550c:	7bfb      	ldrb	r3, [r7, #15]
}
 800550e:	4618      	mov	r0, r3
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	40012c00 	.word	0x40012c00
 800551c:	40013400 	.word	0x40013400

08005520 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e041      	b.n	80055b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d106      	bne.n	800554c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f839 	bl	80055be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2202      	movs	r2, #2
 8005550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	3304      	adds	r3, #4
 800555c:	4619      	mov	r1, r3
 800555e:	4610      	mov	r0, r2
 8005560:	f000 fc5a 	bl	8005e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3708      	adds	r7, #8
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80055be:	b480      	push	{r7}
 80055c0:	b083      	sub	sp, #12
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80055c6:	bf00      	nop
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bc80      	pop	{r7}
 80055ce:	4770      	bx	lr

080055d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b084      	sub	sp, #16
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d109      	bne.n	80055f4 <HAL_TIM_PWM_Start+0x24>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	bf14      	ite	ne
 80055ec:	2301      	movne	r3, #1
 80055ee:	2300      	moveq	r3, #0
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	e022      	b.n	800563a <HAL_TIM_PWM_Start+0x6a>
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	2b04      	cmp	r3, #4
 80055f8:	d109      	bne.n	800560e <HAL_TIM_PWM_Start+0x3e>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b01      	cmp	r3, #1
 8005604:	bf14      	ite	ne
 8005606:	2301      	movne	r3, #1
 8005608:	2300      	moveq	r3, #0
 800560a:	b2db      	uxtb	r3, r3
 800560c:	e015      	b.n	800563a <HAL_TIM_PWM_Start+0x6a>
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b08      	cmp	r3, #8
 8005612:	d109      	bne.n	8005628 <HAL_TIM_PWM_Start+0x58>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b01      	cmp	r3, #1
 800561e:	bf14      	ite	ne
 8005620:	2301      	movne	r3, #1
 8005622:	2300      	moveq	r3, #0
 8005624:	b2db      	uxtb	r3, r3
 8005626:	e008      	b.n	800563a <HAL_TIM_PWM_Start+0x6a>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b01      	cmp	r3, #1
 8005632:	bf14      	ite	ne
 8005634:	2301      	movne	r3, #1
 8005636:	2300      	moveq	r3, #0
 8005638:	b2db      	uxtb	r3, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	d001      	beq.n	8005642 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e072      	b.n	8005728 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d104      	bne.n	8005652 <HAL_TIM_PWM_Start+0x82>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005650:	e013      	b.n	800567a <HAL_TIM_PWM_Start+0xaa>
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	2b04      	cmp	r3, #4
 8005656:	d104      	bne.n	8005662 <HAL_TIM_PWM_Start+0x92>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2202      	movs	r2, #2
 800565c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005660:	e00b      	b.n	800567a <HAL_TIM_PWM_Start+0xaa>
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	2b08      	cmp	r3, #8
 8005666:	d104      	bne.n	8005672 <HAL_TIM_PWM_Start+0xa2>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2202      	movs	r2, #2
 800566c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005670:	e003      	b.n	800567a <HAL_TIM_PWM_Start+0xaa>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2202      	movs	r2, #2
 8005676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2201      	movs	r2, #1
 8005680:	6839      	ldr	r1, [r7, #0]
 8005682:	4618      	mov	r0, r3
 8005684:	f000 fe90 	bl	80063a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a28      	ldr	r2, [pc, #160]	@ (8005730 <HAL_TIM_PWM_Start+0x160>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d004      	beq.n	800569c <HAL_TIM_PWM_Start+0xcc>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a27      	ldr	r2, [pc, #156]	@ (8005734 <HAL_TIM_PWM_Start+0x164>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d101      	bne.n	80056a0 <HAL_TIM_PWM_Start+0xd0>
 800569c:	2301      	movs	r3, #1
 800569e:	e000      	b.n	80056a2 <HAL_TIM_PWM_Start+0xd2>
 80056a0:	2300      	movs	r3, #0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d007      	beq.n	80056b6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80056b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a1d      	ldr	r2, [pc, #116]	@ (8005730 <HAL_TIM_PWM_Start+0x160>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d018      	beq.n	80056f2 <HAL_TIM_PWM_Start+0x122>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005734 <HAL_TIM_PWM_Start+0x164>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d013      	beq.n	80056f2 <HAL_TIM_PWM_Start+0x122>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056d2:	d00e      	beq.n	80056f2 <HAL_TIM_PWM_Start+0x122>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a17      	ldr	r2, [pc, #92]	@ (8005738 <HAL_TIM_PWM_Start+0x168>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d009      	beq.n	80056f2 <HAL_TIM_PWM_Start+0x122>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a16      	ldr	r2, [pc, #88]	@ (800573c <HAL_TIM_PWM_Start+0x16c>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d004      	beq.n	80056f2 <HAL_TIM_PWM_Start+0x122>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a14      	ldr	r2, [pc, #80]	@ (8005740 <HAL_TIM_PWM_Start+0x170>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d111      	bne.n	8005716 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	f003 0307 	and.w	r3, r3, #7
 80056fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2b06      	cmp	r3, #6
 8005702:	d010      	beq.n	8005726 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0201 	orr.w	r2, r2, #1
 8005712:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005714:	e007      	b.n	8005726 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f042 0201 	orr.w	r2, r2, #1
 8005724:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3710      	adds	r7, #16
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}
 8005730:	40012c00 	.word	0x40012c00
 8005734:	40013400 	.word	0x40013400
 8005738:	40000400 	.word	0x40000400
 800573c:	40000800 	.word	0x40000800
 8005740:	40000c00 	.word	0x40000c00

08005744 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2200      	movs	r2, #0
 8005754:	6839      	ldr	r1, [r7, #0]
 8005756:	4618      	mov	r0, r3
 8005758:	f000 fe26 	bl	80063a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a2e      	ldr	r2, [pc, #184]	@ (800581c <HAL_TIM_PWM_Stop+0xd8>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d004      	beq.n	8005770 <HAL_TIM_PWM_Stop+0x2c>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a2d      	ldr	r2, [pc, #180]	@ (8005820 <HAL_TIM_PWM_Stop+0xdc>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d101      	bne.n	8005774 <HAL_TIM_PWM_Stop+0x30>
 8005770:	2301      	movs	r3, #1
 8005772:	e000      	b.n	8005776 <HAL_TIM_PWM_Stop+0x32>
 8005774:	2300      	movs	r3, #0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d017      	beq.n	80057aa <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6a1a      	ldr	r2, [r3, #32]
 8005780:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005784:	4013      	ands	r3, r2
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10f      	bne.n	80057aa <HAL_TIM_PWM_Stop+0x66>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	6a1a      	ldr	r2, [r3, #32]
 8005790:	f240 4344 	movw	r3, #1092	@ 0x444
 8005794:	4013      	ands	r3, r2
 8005796:	2b00      	cmp	r3, #0
 8005798:	d107      	bne.n	80057aa <HAL_TIM_PWM_Stop+0x66>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80057a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	6a1a      	ldr	r2, [r3, #32]
 80057b0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80057b4:	4013      	ands	r3, r2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10f      	bne.n	80057da <HAL_TIM_PWM_Stop+0x96>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6a1a      	ldr	r2, [r3, #32]
 80057c0:	f240 4344 	movw	r3, #1092	@ 0x444
 80057c4:	4013      	ands	r3, r2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d107      	bne.n	80057da <HAL_TIM_PWM_Stop+0x96>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f022 0201 	bic.w	r2, r2, #1
 80057d8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d104      	bne.n	80057ea <HAL_TIM_PWM_Stop+0xa6>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057e8:	e013      	b.n	8005812 <HAL_TIM_PWM_Stop+0xce>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b04      	cmp	r3, #4
 80057ee:	d104      	bne.n	80057fa <HAL_TIM_PWM_Stop+0xb6>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057f8:	e00b      	b.n	8005812 <HAL_TIM_PWM_Stop+0xce>
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b08      	cmp	r3, #8
 80057fe:	d104      	bne.n	800580a <HAL_TIM_PWM_Stop+0xc6>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005808:	e003      	b.n	8005812 <HAL_TIM_PWM_Stop+0xce>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005812:	2300      	movs	r3, #0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3708      	adds	r7, #8
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	40012c00 	.word	0x40012c00
 8005820:	40013400 	.word	0x40013400

08005824 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d020      	beq.n	8005888 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f003 0302 	and.w	r3, r3, #2
 800584c:	2b00      	cmp	r3, #0
 800584e:	d01b      	beq.n	8005888 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f06f 0202 	mvn.w	r2, #2
 8005858:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2201      	movs	r2, #1
 800585e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	699b      	ldr	r3, [r3, #24]
 8005866:	f003 0303 	and.w	r3, r3, #3
 800586a:	2b00      	cmp	r3, #0
 800586c:	d003      	beq.n	8005876 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 fab6 	bl	8005de0 <HAL_TIM_IC_CaptureCallback>
 8005874:	e005      	b.n	8005882 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f7fc f91c 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f000 fab8 	bl	8005df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	f003 0304 	and.w	r3, r3, #4
 800588e:	2b00      	cmp	r3, #0
 8005890:	d020      	beq.n	80058d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f003 0304 	and.w	r3, r3, #4
 8005898:	2b00      	cmp	r3, #0
 800589a:	d01b      	beq.n	80058d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f06f 0204 	mvn.w	r2, #4
 80058a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2202      	movs	r2, #2
 80058aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	699b      	ldr	r3, [r3, #24]
 80058b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d003      	beq.n	80058c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 fa90 	bl	8005de0 <HAL_TIM_IC_CaptureCallback>
 80058c0:	e005      	b.n	80058ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f7fc f8f6 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 fa92 	bl	8005df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	f003 0308 	and.w	r3, r3, #8
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d020      	beq.n	8005920 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f003 0308 	and.w	r3, r3, #8
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d01b      	beq.n	8005920 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f06f 0208 	mvn.w	r2, #8
 80058f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2204      	movs	r2, #4
 80058f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	69db      	ldr	r3, [r3, #28]
 80058fe:	f003 0303 	and.w	r3, r3, #3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 fa6a 	bl	8005de0 <HAL_TIM_IC_CaptureCallback>
 800590c:	e005      	b.n	800591a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f7fc f8d0 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 fa6c 	bl	8005df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	f003 0310 	and.w	r3, r3, #16
 8005926:	2b00      	cmp	r3, #0
 8005928:	d020      	beq.n	800596c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f003 0310 	and.w	r3, r3, #16
 8005930:	2b00      	cmp	r3, #0
 8005932:	d01b      	beq.n	800596c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f06f 0210 	mvn.w	r2, #16
 800593c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2208      	movs	r2, #8
 8005942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	69db      	ldr	r3, [r3, #28]
 800594a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800594e:	2b00      	cmp	r3, #0
 8005950:	d003      	beq.n	800595a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 fa44 	bl	8005de0 <HAL_TIM_IC_CaptureCallback>
 8005958:	e005      	b.n	8005966 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f7fc f8aa 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 fa46 	bl	8005df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00c      	beq.n	8005990 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	2b00      	cmp	r3, #0
 800597e:	d007      	beq.n	8005990 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f06f 0201 	mvn.w	r2, #1
 8005988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 fa1f 	bl	8005dce <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005996:	2b00      	cmp	r3, #0
 8005998:	d00c      	beq.n	80059b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d007      	beq.n	80059b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80059ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 fde4 	bl	800657c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00c      	beq.n	80059d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d007      	beq.n	80059d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80059d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 fa16 	bl	8005e04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	f003 0320 	and.w	r3, r3, #32
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00c      	beq.n	80059fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f003 0320 	and.w	r3, r3, #32
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d007      	beq.n	80059fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f06f 0220 	mvn.w	r2, #32
 80059f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 fdb7 	bl	800656a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059fc:	bf00      	nop
 80059fe:	3710      	adds	r7, #16
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b086      	sub	sp, #24
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d101      	bne.n	8005a22 <HAL_TIM_OC_ConfigChannel+0x1e>
 8005a1e:	2302      	movs	r3, #2
 8005a20:	e048      	b.n	8005ab4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2201      	movs	r2, #1
 8005a26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2b0c      	cmp	r3, #12
 8005a2e:	d839      	bhi.n	8005aa4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005a30:	a201      	add	r2, pc, #4	@ (adr r2, 8005a38 <HAL_TIM_OC_ConfigChannel+0x34>)
 8005a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a36:	bf00      	nop
 8005a38:	08005a6d 	.word	0x08005a6d
 8005a3c:	08005aa5 	.word	0x08005aa5
 8005a40:	08005aa5 	.word	0x08005aa5
 8005a44:	08005aa5 	.word	0x08005aa5
 8005a48:	08005a7b 	.word	0x08005a7b
 8005a4c:	08005aa5 	.word	0x08005aa5
 8005a50:	08005aa5 	.word	0x08005aa5
 8005a54:	08005aa5 	.word	0x08005aa5
 8005a58:	08005a89 	.word	0x08005a89
 8005a5c:	08005aa5 	.word	0x08005aa5
 8005a60:	08005aa5 	.word	0x08005aa5
 8005a64:	08005aa5 	.word	0x08005aa5
 8005a68:	08005a97 	.word	0x08005a97
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68b9      	ldr	r1, [r7, #8]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f000 fa56 	bl	8005f24 <TIM_OC1_SetConfig>
      break;
 8005a78:	e017      	b.n	8005aaa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	68b9      	ldr	r1, [r7, #8]
 8005a80:	4618      	mov	r0, r3
 8005a82:	f000 fabf 	bl	8006004 <TIM_OC2_SetConfig>
      break;
 8005a86:	e010      	b.n	8005aaa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68b9      	ldr	r1, [r7, #8]
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f000 fb2c 	bl	80060ec <TIM_OC3_SetConfig>
      break;
 8005a94:	e009      	b.n	8005aaa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68b9      	ldr	r1, [r7, #8]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 fb99 	bl	80061d4 <TIM_OC4_SetConfig>
      break;
 8005aa2:	e002      	b.n	8005aaa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	75fb      	strb	r3, [r7, #23]
      break;
 8005aa8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ab2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3718      	adds	r7, #24
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b086      	sub	sp, #24
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d101      	bne.n	8005ada <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	e0ae      	b.n	8005c38 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2b0c      	cmp	r3, #12
 8005ae6:	f200 809f 	bhi.w	8005c28 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005aea:	a201      	add	r2, pc, #4	@ (adr r2, 8005af0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af0:	08005b25 	.word	0x08005b25
 8005af4:	08005c29 	.word	0x08005c29
 8005af8:	08005c29 	.word	0x08005c29
 8005afc:	08005c29 	.word	0x08005c29
 8005b00:	08005b65 	.word	0x08005b65
 8005b04:	08005c29 	.word	0x08005c29
 8005b08:	08005c29 	.word	0x08005c29
 8005b0c:	08005c29 	.word	0x08005c29
 8005b10:	08005ba7 	.word	0x08005ba7
 8005b14:	08005c29 	.word	0x08005c29
 8005b18:	08005c29 	.word	0x08005c29
 8005b1c:	08005c29 	.word	0x08005c29
 8005b20:	08005be7 	.word	0x08005be7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68b9      	ldr	r1, [r7, #8]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f000 f9fa 	bl	8005f24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	699a      	ldr	r2, [r3, #24]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f042 0208 	orr.w	r2, r2, #8
 8005b3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	699a      	ldr	r2, [r3, #24]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 0204 	bic.w	r2, r2, #4
 8005b4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6999      	ldr	r1, [r3, #24]
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	691a      	ldr	r2, [r3, #16]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	619a      	str	r2, [r3, #24]
      break;
 8005b62:	e064      	b.n	8005c2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68b9      	ldr	r1, [r7, #8]
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f000 fa4a 	bl	8006004 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	699a      	ldr	r2, [r3, #24]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	699a      	ldr	r2, [r3, #24]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	6999      	ldr	r1, [r3, #24]
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	021a      	lsls	r2, r3, #8
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	619a      	str	r2, [r3, #24]
      break;
 8005ba4:	e043      	b.n	8005c2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	68b9      	ldr	r1, [r7, #8]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f000 fa9d 	bl	80060ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	69da      	ldr	r2, [r3, #28]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f042 0208 	orr.w	r2, r2, #8
 8005bc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	69da      	ldr	r2, [r3, #28]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f022 0204 	bic.w	r2, r2, #4
 8005bd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	69d9      	ldr	r1, [r3, #28]
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	691a      	ldr	r2, [r3, #16]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	430a      	orrs	r2, r1
 8005be2:	61da      	str	r2, [r3, #28]
      break;
 8005be4:	e023      	b.n	8005c2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68b9      	ldr	r1, [r7, #8]
 8005bec:	4618      	mov	r0, r3
 8005bee:	f000 faf1 	bl	80061d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	69da      	ldr	r2, [r3, #28]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	69da      	ldr	r2, [r3, #28]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	69d9      	ldr	r1, [r3, #28]
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	021a      	lsls	r2, r3, #8
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	430a      	orrs	r2, r1
 8005c24:	61da      	str	r2, [r3, #28]
      break;
 8005c26:	e002      	b.n	8005c2e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	75fb      	strb	r3, [r7, #23]
      break;
 8005c2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3718      	adds	r7, #24
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d101      	bne.n	8005c5c <HAL_TIM_ConfigClockSource+0x1c>
 8005c58:	2302      	movs	r3, #2
 8005c5a:	e0b4      	b.n	8005dc6 <HAL_TIM_ConfigClockSource+0x186>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2202      	movs	r2, #2
 8005c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005c7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68ba      	ldr	r2, [r7, #8]
 8005c8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c94:	d03e      	beq.n	8005d14 <HAL_TIM_ConfigClockSource+0xd4>
 8005c96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c9a:	f200 8087 	bhi.w	8005dac <HAL_TIM_ConfigClockSource+0x16c>
 8005c9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ca2:	f000 8086 	beq.w	8005db2 <HAL_TIM_ConfigClockSource+0x172>
 8005ca6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005caa:	d87f      	bhi.n	8005dac <HAL_TIM_ConfigClockSource+0x16c>
 8005cac:	2b70      	cmp	r3, #112	@ 0x70
 8005cae:	d01a      	beq.n	8005ce6 <HAL_TIM_ConfigClockSource+0xa6>
 8005cb0:	2b70      	cmp	r3, #112	@ 0x70
 8005cb2:	d87b      	bhi.n	8005dac <HAL_TIM_ConfigClockSource+0x16c>
 8005cb4:	2b60      	cmp	r3, #96	@ 0x60
 8005cb6:	d050      	beq.n	8005d5a <HAL_TIM_ConfigClockSource+0x11a>
 8005cb8:	2b60      	cmp	r3, #96	@ 0x60
 8005cba:	d877      	bhi.n	8005dac <HAL_TIM_ConfigClockSource+0x16c>
 8005cbc:	2b50      	cmp	r3, #80	@ 0x50
 8005cbe:	d03c      	beq.n	8005d3a <HAL_TIM_ConfigClockSource+0xfa>
 8005cc0:	2b50      	cmp	r3, #80	@ 0x50
 8005cc2:	d873      	bhi.n	8005dac <HAL_TIM_ConfigClockSource+0x16c>
 8005cc4:	2b40      	cmp	r3, #64	@ 0x40
 8005cc6:	d058      	beq.n	8005d7a <HAL_TIM_ConfigClockSource+0x13a>
 8005cc8:	2b40      	cmp	r3, #64	@ 0x40
 8005cca:	d86f      	bhi.n	8005dac <HAL_TIM_ConfigClockSource+0x16c>
 8005ccc:	2b30      	cmp	r3, #48	@ 0x30
 8005cce:	d064      	beq.n	8005d9a <HAL_TIM_ConfigClockSource+0x15a>
 8005cd0:	2b30      	cmp	r3, #48	@ 0x30
 8005cd2:	d86b      	bhi.n	8005dac <HAL_TIM_ConfigClockSource+0x16c>
 8005cd4:	2b20      	cmp	r3, #32
 8005cd6:	d060      	beq.n	8005d9a <HAL_TIM_ConfigClockSource+0x15a>
 8005cd8:	2b20      	cmp	r3, #32
 8005cda:	d867      	bhi.n	8005dac <HAL_TIM_ConfigClockSource+0x16c>
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d05c      	beq.n	8005d9a <HAL_TIM_ConfigClockSource+0x15a>
 8005ce0:	2b10      	cmp	r3, #16
 8005ce2:	d05a      	beq.n	8005d9a <HAL_TIM_ConfigClockSource+0x15a>
 8005ce4:	e062      	b.n	8005dac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005cf6:	f000 fb38 	bl	800636a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005d08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68ba      	ldr	r2, [r7, #8]
 8005d10:	609a      	str	r2, [r3, #8]
      break;
 8005d12:	e04f      	b.n	8005db4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d24:	f000 fb21 	bl	800636a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689a      	ldr	r2, [r3, #8]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d36:	609a      	str	r2, [r3, #8]
      break;
 8005d38:	e03c      	b.n	8005db4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d46:	461a      	mov	r2, r3
 8005d48:	f000 fa98 	bl	800627c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2150      	movs	r1, #80	@ 0x50
 8005d52:	4618      	mov	r0, r3
 8005d54:	f000 faef 	bl	8006336 <TIM_ITRx_SetConfig>
      break;
 8005d58:	e02c      	b.n	8005db4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d66:	461a      	mov	r2, r3
 8005d68:	f000 fab6 	bl	80062d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2160      	movs	r1, #96	@ 0x60
 8005d72:	4618      	mov	r0, r3
 8005d74:	f000 fadf 	bl	8006336 <TIM_ITRx_SetConfig>
      break;
 8005d78:	e01c      	b.n	8005db4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d86:	461a      	mov	r2, r3
 8005d88:	f000 fa78 	bl	800627c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2140      	movs	r1, #64	@ 0x40
 8005d92:	4618      	mov	r0, r3
 8005d94:	f000 facf 	bl	8006336 <TIM_ITRx_SetConfig>
      break;
 8005d98:	e00c      	b.n	8005db4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4619      	mov	r1, r3
 8005da4:	4610      	mov	r0, r2
 8005da6:	f000 fac6 	bl	8006336 <TIM_ITRx_SetConfig>
      break;
 8005daa:	e003      	b.n	8005db4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	73fb      	strb	r3, [r7, #15]
      break;
 8005db0:	e000      	b.n	8005db4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005db2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3710      	adds	r7, #16
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005dce:	b480      	push	{r7}
 8005dd0:	b083      	sub	sp, #12
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005dd6:	bf00      	nop
 8005dd8:	370c      	adds	r7, #12
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bc80      	pop	{r7}
 8005dde:	4770      	bx	lr

08005de0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bc80      	pop	{r7}
 8005df0:	4770      	bx	lr

08005df2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005df2:	b480      	push	{r7}
 8005df4:	b083      	sub	sp, #12
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005dfa:	bf00      	nop
 8005dfc:	370c      	adds	r7, #12
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bc80      	pop	{r7}
 8005e02:	4770      	bx	lr

08005e04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bc80      	pop	{r7}
 8005e14:	4770      	bx	lr
	...

08005e18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a39      	ldr	r2, [pc, #228]	@ (8005f10 <TIM_Base_SetConfig+0xf8>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d013      	beq.n	8005e58 <TIM_Base_SetConfig+0x40>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a38      	ldr	r2, [pc, #224]	@ (8005f14 <TIM_Base_SetConfig+0xfc>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d00f      	beq.n	8005e58 <TIM_Base_SetConfig+0x40>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e3e:	d00b      	beq.n	8005e58 <TIM_Base_SetConfig+0x40>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	4a35      	ldr	r2, [pc, #212]	@ (8005f18 <TIM_Base_SetConfig+0x100>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d007      	beq.n	8005e58 <TIM_Base_SetConfig+0x40>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a34      	ldr	r2, [pc, #208]	@ (8005f1c <TIM_Base_SetConfig+0x104>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d003      	beq.n	8005e58 <TIM_Base_SetConfig+0x40>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	4a33      	ldr	r2, [pc, #204]	@ (8005f20 <TIM_Base_SetConfig+0x108>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d108      	bne.n	8005e6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	68fa      	ldr	r2, [r7, #12]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a28      	ldr	r2, [pc, #160]	@ (8005f10 <TIM_Base_SetConfig+0xf8>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d013      	beq.n	8005e9a <TIM_Base_SetConfig+0x82>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a27      	ldr	r2, [pc, #156]	@ (8005f14 <TIM_Base_SetConfig+0xfc>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d00f      	beq.n	8005e9a <TIM_Base_SetConfig+0x82>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e80:	d00b      	beq.n	8005e9a <TIM_Base_SetConfig+0x82>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a24      	ldr	r2, [pc, #144]	@ (8005f18 <TIM_Base_SetConfig+0x100>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d007      	beq.n	8005e9a <TIM_Base_SetConfig+0x82>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a23      	ldr	r2, [pc, #140]	@ (8005f1c <TIM_Base_SetConfig+0x104>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d003      	beq.n	8005e9a <TIM_Base_SetConfig+0x82>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a22      	ldr	r2, [pc, #136]	@ (8005f20 <TIM_Base_SetConfig+0x108>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d108      	bne.n	8005eac <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ea0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	689a      	ldr	r2, [r3, #8]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a0f      	ldr	r2, [pc, #60]	@ (8005f10 <TIM_Base_SetConfig+0xf8>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d003      	beq.n	8005ee0 <TIM_Base_SetConfig+0xc8>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a0e      	ldr	r2, [pc, #56]	@ (8005f14 <TIM_Base_SetConfig+0xfc>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d103      	bne.n	8005ee8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	691a      	ldr	r2, [r3, #16]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	f003 0301 	and.w	r3, r3, #1
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d005      	beq.n	8005f06 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	f023 0201 	bic.w	r2, r3, #1
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	611a      	str	r2, [r3, #16]
  }
}
 8005f06:	bf00      	nop
 8005f08:	3714      	adds	r7, #20
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bc80      	pop	{r7}
 8005f0e:	4770      	bx	lr
 8005f10:	40012c00 	.word	0x40012c00
 8005f14:	40013400 	.word	0x40013400
 8005f18:	40000400 	.word	0x40000400
 8005f1c:	40000800 	.word	0x40000800
 8005f20:	40000c00 	.word	0x40000c00

08005f24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b087      	sub	sp, #28
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a1b      	ldr	r3, [r3, #32]
 8005f32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a1b      	ldr	r3, [r3, #32]
 8005f38:	f023 0201 	bic.w	r2, r3, #1
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f023 0303 	bic.w	r3, r3, #3
 8005f5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	f023 0302 	bic.w	r3, r3, #2
 8005f6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	697a      	ldr	r2, [r7, #20]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a20      	ldr	r2, [pc, #128]	@ (8005ffc <TIM_OC1_SetConfig+0xd8>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d003      	beq.n	8005f88 <TIM_OC1_SetConfig+0x64>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a1f      	ldr	r2, [pc, #124]	@ (8006000 <TIM_OC1_SetConfig+0xdc>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d10c      	bne.n	8005fa2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	f023 0308 	bic.w	r3, r3, #8
 8005f8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	697a      	ldr	r2, [r7, #20]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	f023 0304 	bic.w	r3, r3, #4
 8005fa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a15      	ldr	r2, [pc, #84]	@ (8005ffc <TIM_OC1_SetConfig+0xd8>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d003      	beq.n	8005fb2 <TIM_OC1_SetConfig+0x8e>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a14      	ldr	r2, [pc, #80]	@ (8006000 <TIM_OC1_SetConfig+0xdc>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d111      	bne.n	8005fd6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	685a      	ldr	r2, [r3, #4]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	621a      	str	r2, [r3, #32]
}
 8005ff0:	bf00      	nop
 8005ff2:	371c      	adds	r7, #28
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bc80      	pop	{r7}
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	40012c00 	.word	0x40012c00
 8006000:	40013400 	.word	0x40013400

08006004 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006004:	b480      	push	{r7}
 8006006:	b087      	sub	sp, #28
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a1b      	ldr	r3, [r3, #32]
 8006018:	f023 0210 	bic.w	r2, r3, #16
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	699b      	ldr	r3, [r3, #24]
 800602a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006032:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800603a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	021b      	lsls	r3, r3, #8
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	4313      	orrs	r3, r2
 8006046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	f023 0320 	bic.w	r3, r3, #32
 800604e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	011b      	lsls	r3, r3, #4
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	4313      	orrs	r3, r2
 800605a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a21      	ldr	r2, [pc, #132]	@ (80060e4 <TIM_OC2_SetConfig+0xe0>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d003      	beq.n	800606c <TIM_OC2_SetConfig+0x68>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a20      	ldr	r2, [pc, #128]	@ (80060e8 <TIM_OC2_SetConfig+0xe4>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d10d      	bne.n	8006088 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006072:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	011b      	lsls	r3, r3, #4
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	4313      	orrs	r3, r2
 800607e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006086:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a16      	ldr	r2, [pc, #88]	@ (80060e4 <TIM_OC2_SetConfig+0xe0>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d003      	beq.n	8006098 <TIM_OC2_SetConfig+0x94>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a15      	ldr	r2, [pc, #84]	@ (80060e8 <TIM_OC2_SetConfig+0xe4>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d113      	bne.n	80060c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800609e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80060a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	695b      	ldr	r3, [r3, #20]
 80060ac:	009b      	lsls	r3, r3, #2
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	009b      	lsls	r3, r3, #2
 80060ba:	693a      	ldr	r2, [r7, #16]
 80060bc:	4313      	orrs	r3, r2
 80060be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	685a      	ldr	r2, [r3, #4]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	697a      	ldr	r2, [r7, #20]
 80060d8:	621a      	str	r2, [r3, #32]
}
 80060da:	bf00      	nop
 80060dc:	371c      	adds	r7, #28
 80060de:	46bd      	mov	sp, r7
 80060e0:	bc80      	pop	{r7}
 80060e2:	4770      	bx	lr
 80060e4:	40012c00 	.word	0x40012c00
 80060e8:	40013400 	.word	0x40013400

080060ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b087      	sub	sp, #28
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6a1b      	ldr	r3, [r3, #32]
 8006100:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800611a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f023 0303 	bic.w	r3, r3, #3
 8006122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	4313      	orrs	r3, r2
 800612c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	021b      	lsls	r3, r3, #8
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	4313      	orrs	r3, r2
 8006140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a21      	ldr	r2, [pc, #132]	@ (80061cc <TIM_OC3_SetConfig+0xe0>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d003      	beq.n	8006152 <TIM_OC3_SetConfig+0x66>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a20      	ldr	r2, [pc, #128]	@ (80061d0 <TIM_OC3_SetConfig+0xe4>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d10d      	bne.n	800616e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	021b      	lsls	r3, r3, #8
 8006160:	697a      	ldr	r2, [r7, #20]
 8006162:	4313      	orrs	r3, r2
 8006164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800616c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a16      	ldr	r2, [pc, #88]	@ (80061cc <TIM_OC3_SetConfig+0xe0>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d003      	beq.n	800617e <TIM_OC3_SetConfig+0x92>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a15      	ldr	r2, [pc, #84]	@ (80061d0 <TIM_OC3_SetConfig+0xe4>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d113      	bne.n	80061a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006184:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800618c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	693a      	ldr	r2, [r7, #16]
 8006196:	4313      	orrs	r3, r2
 8006198:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	011b      	lsls	r3, r3, #4
 80061a0:	693a      	ldr	r2, [r7, #16]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	685a      	ldr	r2, [r3, #4]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	621a      	str	r2, [r3, #32]
}
 80061c0:	bf00      	nop
 80061c2:	371c      	adds	r7, #28
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bc80      	pop	{r7}
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop
 80061cc:	40012c00 	.word	0x40012c00
 80061d0:	40013400 	.word	0x40013400

080061d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b087      	sub	sp, #28
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6a1b      	ldr	r3, [r3, #32]
 80061e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	69db      	ldr	r3, [r3, #28]
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800620a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	021b      	lsls	r3, r3, #8
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	4313      	orrs	r3, r2
 8006216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800621e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	031b      	lsls	r3, r3, #12
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	4313      	orrs	r3, r2
 800622a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a11      	ldr	r2, [pc, #68]	@ (8006274 <TIM_OC4_SetConfig+0xa0>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d003      	beq.n	800623c <TIM_OC4_SetConfig+0x68>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a10      	ldr	r2, [pc, #64]	@ (8006278 <TIM_OC4_SetConfig+0xa4>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d109      	bne.n	8006250 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006242:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	695b      	ldr	r3, [r3, #20]
 8006248:	019b      	lsls	r3, r3, #6
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	4313      	orrs	r3, r2
 800624e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	685a      	ldr	r2, [r3, #4]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	621a      	str	r2, [r3, #32]
}
 800626a:	bf00      	nop
 800626c:	371c      	adds	r7, #28
 800626e:	46bd      	mov	sp, r7
 8006270:	bc80      	pop	{r7}
 8006272:	4770      	bx	lr
 8006274:	40012c00 	.word	0x40012c00
 8006278:	40013400 	.word	0x40013400

0800627c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800627c:	b480      	push	{r7}
 800627e:	b087      	sub	sp, #28
 8006280:	af00      	add	r7, sp, #0
 8006282:	60f8      	str	r0, [r7, #12]
 8006284:	60b9      	str	r1, [r7, #8]
 8006286:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6a1b      	ldr	r3, [r3, #32]
 800628c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	f023 0201 	bic.w	r2, r3, #1
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	699b      	ldr	r3, [r3, #24]
 800629e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	011b      	lsls	r3, r3, #4
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	f023 030a 	bic.w	r3, r3, #10
 80062b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	4313      	orrs	r3, r2
 80062c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	693a      	ldr	r2, [r7, #16]
 80062c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	621a      	str	r2, [r3, #32]
}
 80062ce:	bf00      	nop
 80062d0:	371c      	adds	r7, #28
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bc80      	pop	{r7}
 80062d6:	4770      	bx	lr

080062d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062d8:	b480      	push	{r7}
 80062da:	b087      	sub	sp, #28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	60f8      	str	r0, [r7, #12]
 80062e0:	60b9      	str	r1, [r7, #8]
 80062e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6a1b      	ldr	r3, [r3, #32]
 80062e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6a1b      	ldr	r3, [r3, #32]
 80062ee:	f023 0210 	bic.w	r2, r3, #16
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006302:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	031b      	lsls	r3, r3, #12
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	4313      	orrs	r3, r2
 800630c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006314:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	011b      	lsls	r3, r3, #4
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	4313      	orrs	r3, r2
 800631e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	697a      	ldr	r2, [r7, #20]
 800632a:	621a      	str	r2, [r3, #32]
}
 800632c:	bf00      	nop
 800632e:	371c      	adds	r7, #28
 8006330:	46bd      	mov	sp, r7
 8006332:	bc80      	pop	{r7}
 8006334:	4770      	bx	lr

08006336 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006336:	b480      	push	{r7}
 8006338:	b085      	sub	sp, #20
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
 800633e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800634c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800634e:	683a      	ldr	r2, [r7, #0]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	4313      	orrs	r3, r2
 8006354:	f043 0307 	orr.w	r3, r3, #7
 8006358:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68fa      	ldr	r2, [r7, #12]
 800635e:	609a      	str	r2, [r3, #8]
}
 8006360:	bf00      	nop
 8006362:	3714      	adds	r7, #20
 8006364:	46bd      	mov	sp, r7
 8006366:	bc80      	pop	{r7}
 8006368:	4770      	bx	lr

0800636a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800636a:	b480      	push	{r7}
 800636c:	b087      	sub	sp, #28
 800636e:	af00      	add	r7, sp, #0
 8006370:	60f8      	str	r0, [r7, #12]
 8006372:	60b9      	str	r1, [r7, #8]
 8006374:	607a      	str	r2, [r7, #4]
 8006376:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006384:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	021a      	lsls	r2, r3, #8
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	431a      	orrs	r2, r3
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	4313      	orrs	r3, r2
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	4313      	orrs	r3, r2
 8006396:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	609a      	str	r2, [r3, #8]
}
 800639e:	bf00      	nop
 80063a0:	371c      	adds	r7, #28
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bc80      	pop	{r7}
 80063a6:	4770      	bx	lr

080063a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	f003 031f 	and.w	r3, r3, #31
 80063ba:	2201      	movs	r2, #1
 80063bc:	fa02 f303 	lsl.w	r3, r2, r3
 80063c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6a1a      	ldr	r2, [r3, #32]
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	43db      	mvns	r3, r3
 80063ca:	401a      	ands	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6a1a      	ldr	r2, [r3, #32]
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	f003 031f 	and.w	r3, r3, #31
 80063da:	6879      	ldr	r1, [r7, #4]
 80063dc:	fa01 f303 	lsl.w	r3, r1, r3
 80063e0:	431a      	orrs	r2, r3
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	621a      	str	r2, [r3, #32]
}
 80063e6:	bf00      	nop
 80063e8:	371c      	adds	r7, #28
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bc80      	pop	{r7}
 80063ee:	4770      	bx	lr

080063f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b085      	sub	sp, #20
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006400:	2b01      	cmp	r3, #1
 8006402:	d101      	bne.n	8006408 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006404:	2302      	movs	r3, #2
 8006406:	e050      	b.n	80064aa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800642e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	4313      	orrs	r3, r2
 8006438:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a1b      	ldr	r2, [pc, #108]	@ (80064b4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d018      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a19      	ldr	r2, [pc, #100]	@ (80064b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d013      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800645e:	d00e      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a15      	ldr	r2, [pc, #84]	@ (80064bc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d009      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a14      	ldr	r2, [pc, #80]	@ (80064c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d004      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a12      	ldr	r2, [pc, #72]	@ (80064c4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d10c      	bne.n	8006498 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006484:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	68ba      	ldr	r2, [r7, #8]
 800648c:	4313      	orrs	r3, r2
 800648e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3714      	adds	r7, #20
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bc80      	pop	{r7}
 80064b2:	4770      	bx	lr
 80064b4:	40012c00 	.word	0x40012c00
 80064b8:	40013400 	.word	0x40013400
 80064bc:	40000400 	.word	0x40000400
 80064c0:	40000800 	.word	0x40000800
 80064c4:	40000c00 	.word	0x40000c00

080064c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80064d2:	2300      	movs	r3, #0
 80064d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d101      	bne.n	80064e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80064e0:	2302      	movs	r3, #2
 80064e2:	e03d      	b.n	8006560 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	4313      	orrs	r3, r2
 8006506:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	4313      	orrs	r3, r2
 8006514:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4313      	orrs	r3, r2
 8006522:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	4313      	orrs	r3, r2
 8006530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	4313      	orrs	r3, r2
 800653e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	69db      	ldr	r3, [r3, #28]
 800654a:	4313      	orrs	r3, r2
 800654c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3714      	adds	r7, #20
 8006564:	46bd      	mov	sp, r7
 8006566:	bc80      	pop	{r7}
 8006568:	4770      	bx	lr

0800656a <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800656a:	b480      	push	{r7}
 800656c:	b083      	sub	sp, #12
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006572:	bf00      	nop
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	bc80      	pop	{r7}
 800657a:	4770      	bx	lr

0800657c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	bc80      	pop	{r7}
 800658c:	4770      	bx	lr

0800658e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b082      	sub	sp, #8
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d101      	bne.n	80065a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e042      	b.n	8006626 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d106      	bne.n	80065ba <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f7fc fbe3 	bl	8002d80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2224      	movs	r2, #36	@ 0x24
 80065be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68da      	ldr	r2, [r3, #12]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065d0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f82c 	bl	8006630 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	691a      	ldr	r2, [r3, #16]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065e6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	695a      	ldr	r2, [r3, #20]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065f6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68da      	ldr	r2, [r3, #12]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006606:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2220      	movs	r2, #32
 8006612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2220      	movs	r2, #32
 800661a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3708      	adds	r7, #8
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
	...

08006630 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	68da      	ldr	r2, [r3, #12]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	430a      	orrs	r2, r1
 800664c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	689a      	ldr	r2, [r3, #8]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	691b      	ldr	r3, [r3, #16]
 8006656:	431a      	orrs	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	4313      	orrs	r3, r2
 800665e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800666a:	f023 030c 	bic.w	r3, r3, #12
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	6812      	ldr	r2, [r2, #0]
 8006672:	68b9      	ldr	r1, [r7, #8]
 8006674:	430b      	orrs	r3, r1
 8006676:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	699a      	ldr	r2, [r3, #24]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	430a      	orrs	r2, r1
 800668c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a2c      	ldr	r2, [pc, #176]	@ (8006744 <UART_SetConfig+0x114>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d103      	bne.n	80066a0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006698:	f7fe f878 	bl	800478c <HAL_RCC_GetPCLK2Freq>
 800669c:	60f8      	str	r0, [r7, #12]
 800669e:	e002      	b.n	80066a6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80066a0:	f7fe f860 	bl	8004764 <HAL_RCC_GetPCLK1Freq>
 80066a4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	4613      	mov	r3, r2
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	4413      	add	r3, r2
 80066ae:	009a      	lsls	r2, r3, #2
 80066b0:	441a      	add	r2, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066bc:	4a22      	ldr	r2, [pc, #136]	@ (8006748 <UART_SetConfig+0x118>)
 80066be:	fba2 2303 	umull	r2, r3, r2, r3
 80066c2:	095b      	lsrs	r3, r3, #5
 80066c4:	0119      	lsls	r1, r3, #4
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	4613      	mov	r3, r2
 80066ca:	009b      	lsls	r3, r3, #2
 80066cc:	4413      	add	r3, r2
 80066ce:	009a      	lsls	r2, r3, #2
 80066d0:	441a      	add	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80066dc:	4b1a      	ldr	r3, [pc, #104]	@ (8006748 <UART_SetConfig+0x118>)
 80066de:	fba3 0302 	umull	r0, r3, r3, r2
 80066e2:	095b      	lsrs	r3, r3, #5
 80066e4:	2064      	movs	r0, #100	@ 0x64
 80066e6:	fb00 f303 	mul.w	r3, r0, r3
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	011b      	lsls	r3, r3, #4
 80066ee:	3332      	adds	r3, #50	@ 0x32
 80066f0:	4a15      	ldr	r2, [pc, #84]	@ (8006748 <UART_SetConfig+0x118>)
 80066f2:	fba2 2303 	umull	r2, r3, r2, r3
 80066f6:	095b      	lsrs	r3, r3, #5
 80066f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80066fc:	4419      	add	r1, r3
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	4613      	mov	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	009a      	lsls	r2, r3, #2
 8006708:	441a      	add	r2, r3
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	fbb2 f2f3 	udiv	r2, r2, r3
 8006714:	4b0c      	ldr	r3, [pc, #48]	@ (8006748 <UART_SetConfig+0x118>)
 8006716:	fba3 0302 	umull	r0, r3, r3, r2
 800671a:	095b      	lsrs	r3, r3, #5
 800671c:	2064      	movs	r0, #100	@ 0x64
 800671e:	fb00 f303 	mul.w	r3, r0, r3
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	011b      	lsls	r3, r3, #4
 8006726:	3332      	adds	r3, #50	@ 0x32
 8006728:	4a07      	ldr	r2, [pc, #28]	@ (8006748 <UART_SetConfig+0x118>)
 800672a:	fba2 2303 	umull	r2, r3, r2, r3
 800672e:	095b      	lsrs	r3, r3, #5
 8006730:	f003 020f 	and.w	r2, r3, #15
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	440a      	add	r2, r1
 800673a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800673c:	bf00      	nop
 800673e:	3710      	adds	r7, #16
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	40013800 	.word	0x40013800
 8006748:	51eb851f 	.word	0x51eb851f

0800674c <sniprintf>:
 800674c:	b40c      	push	{r2, r3}
 800674e:	b530      	push	{r4, r5, lr}
 8006750:	4b18      	ldr	r3, [pc, #96]	@ (80067b4 <sniprintf+0x68>)
 8006752:	1e0c      	subs	r4, r1, #0
 8006754:	681d      	ldr	r5, [r3, #0]
 8006756:	b09d      	sub	sp, #116	@ 0x74
 8006758:	da08      	bge.n	800676c <sniprintf+0x20>
 800675a:	238b      	movs	r3, #139	@ 0x8b
 800675c:	f04f 30ff 	mov.w	r0, #4294967295
 8006760:	602b      	str	r3, [r5, #0]
 8006762:	b01d      	add	sp, #116	@ 0x74
 8006764:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006768:	b002      	add	sp, #8
 800676a:	4770      	bx	lr
 800676c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006770:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006774:	f04f 0300 	mov.w	r3, #0
 8006778:	931b      	str	r3, [sp, #108]	@ 0x6c
 800677a:	bf0c      	ite	eq
 800677c:	4623      	moveq	r3, r4
 800677e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006782:	9304      	str	r3, [sp, #16]
 8006784:	9307      	str	r3, [sp, #28]
 8006786:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800678a:	9002      	str	r0, [sp, #8]
 800678c:	9006      	str	r0, [sp, #24]
 800678e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006792:	4628      	mov	r0, r5
 8006794:	ab21      	add	r3, sp, #132	@ 0x84
 8006796:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006798:	a902      	add	r1, sp, #8
 800679a:	9301      	str	r3, [sp, #4]
 800679c:	f000 f992 	bl	8006ac4 <_svfiprintf_r>
 80067a0:	1c43      	adds	r3, r0, #1
 80067a2:	bfbc      	itt	lt
 80067a4:	238b      	movlt	r3, #139	@ 0x8b
 80067a6:	602b      	strlt	r3, [r5, #0]
 80067a8:	2c00      	cmp	r4, #0
 80067aa:	d0da      	beq.n	8006762 <sniprintf+0x16>
 80067ac:	2200      	movs	r2, #0
 80067ae:	9b02      	ldr	r3, [sp, #8]
 80067b0:	701a      	strb	r2, [r3, #0]
 80067b2:	e7d6      	b.n	8006762 <sniprintf+0x16>
 80067b4:	20000064 	.word	0x20000064

080067b8 <memset>:
 80067b8:	4603      	mov	r3, r0
 80067ba:	4402      	add	r2, r0
 80067bc:	4293      	cmp	r3, r2
 80067be:	d100      	bne.n	80067c2 <memset+0xa>
 80067c0:	4770      	bx	lr
 80067c2:	f803 1b01 	strb.w	r1, [r3], #1
 80067c6:	e7f9      	b.n	80067bc <memset+0x4>

080067c8 <__errno>:
 80067c8:	4b01      	ldr	r3, [pc, #4]	@ (80067d0 <__errno+0x8>)
 80067ca:	6818      	ldr	r0, [r3, #0]
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	20000064 	.word	0x20000064

080067d4 <__libc_init_array>:
 80067d4:	b570      	push	{r4, r5, r6, lr}
 80067d6:	2600      	movs	r6, #0
 80067d8:	4d0c      	ldr	r5, [pc, #48]	@ (800680c <__libc_init_array+0x38>)
 80067da:	4c0d      	ldr	r4, [pc, #52]	@ (8006810 <__libc_init_array+0x3c>)
 80067dc:	1b64      	subs	r4, r4, r5
 80067de:	10a4      	asrs	r4, r4, #2
 80067e0:	42a6      	cmp	r6, r4
 80067e2:	d109      	bne.n	80067f8 <__libc_init_array+0x24>
 80067e4:	f000 fc76 	bl	80070d4 <_init>
 80067e8:	2600      	movs	r6, #0
 80067ea:	4d0a      	ldr	r5, [pc, #40]	@ (8006814 <__libc_init_array+0x40>)
 80067ec:	4c0a      	ldr	r4, [pc, #40]	@ (8006818 <__libc_init_array+0x44>)
 80067ee:	1b64      	subs	r4, r4, r5
 80067f0:	10a4      	asrs	r4, r4, #2
 80067f2:	42a6      	cmp	r6, r4
 80067f4:	d105      	bne.n	8006802 <__libc_init_array+0x2e>
 80067f6:	bd70      	pop	{r4, r5, r6, pc}
 80067f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80067fc:	4798      	blx	r3
 80067fe:	3601      	adds	r6, #1
 8006800:	e7ee      	b.n	80067e0 <__libc_init_array+0xc>
 8006802:	f855 3b04 	ldr.w	r3, [r5], #4
 8006806:	4798      	blx	r3
 8006808:	3601      	adds	r6, #1
 800680a:	e7f2      	b.n	80067f2 <__libc_init_array+0x1e>
 800680c:	080071ac 	.word	0x080071ac
 8006810:	080071ac 	.word	0x080071ac
 8006814:	080071ac 	.word	0x080071ac
 8006818:	080071b0 	.word	0x080071b0

0800681c <__retarget_lock_acquire_recursive>:
 800681c:	4770      	bx	lr

0800681e <__retarget_lock_release_recursive>:
 800681e:	4770      	bx	lr

08006820 <_free_r>:
 8006820:	b538      	push	{r3, r4, r5, lr}
 8006822:	4605      	mov	r5, r0
 8006824:	2900      	cmp	r1, #0
 8006826:	d040      	beq.n	80068aa <_free_r+0x8a>
 8006828:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800682c:	1f0c      	subs	r4, r1, #4
 800682e:	2b00      	cmp	r3, #0
 8006830:	bfb8      	it	lt
 8006832:	18e4      	addlt	r4, r4, r3
 8006834:	f000 f8de 	bl	80069f4 <__malloc_lock>
 8006838:	4a1c      	ldr	r2, [pc, #112]	@ (80068ac <_free_r+0x8c>)
 800683a:	6813      	ldr	r3, [r2, #0]
 800683c:	b933      	cbnz	r3, 800684c <_free_r+0x2c>
 800683e:	6063      	str	r3, [r4, #4]
 8006840:	6014      	str	r4, [r2, #0]
 8006842:	4628      	mov	r0, r5
 8006844:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006848:	f000 b8da 	b.w	8006a00 <__malloc_unlock>
 800684c:	42a3      	cmp	r3, r4
 800684e:	d908      	bls.n	8006862 <_free_r+0x42>
 8006850:	6820      	ldr	r0, [r4, #0]
 8006852:	1821      	adds	r1, r4, r0
 8006854:	428b      	cmp	r3, r1
 8006856:	bf01      	itttt	eq
 8006858:	6819      	ldreq	r1, [r3, #0]
 800685a:	685b      	ldreq	r3, [r3, #4]
 800685c:	1809      	addeq	r1, r1, r0
 800685e:	6021      	streq	r1, [r4, #0]
 8006860:	e7ed      	b.n	800683e <_free_r+0x1e>
 8006862:	461a      	mov	r2, r3
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	b10b      	cbz	r3, 800686c <_free_r+0x4c>
 8006868:	42a3      	cmp	r3, r4
 800686a:	d9fa      	bls.n	8006862 <_free_r+0x42>
 800686c:	6811      	ldr	r1, [r2, #0]
 800686e:	1850      	adds	r0, r2, r1
 8006870:	42a0      	cmp	r0, r4
 8006872:	d10b      	bne.n	800688c <_free_r+0x6c>
 8006874:	6820      	ldr	r0, [r4, #0]
 8006876:	4401      	add	r1, r0
 8006878:	1850      	adds	r0, r2, r1
 800687a:	4283      	cmp	r3, r0
 800687c:	6011      	str	r1, [r2, #0]
 800687e:	d1e0      	bne.n	8006842 <_free_r+0x22>
 8006880:	6818      	ldr	r0, [r3, #0]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	4408      	add	r0, r1
 8006886:	6010      	str	r0, [r2, #0]
 8006888:	6053      	str	r3, [r2, #4]
 800688a:	e7da      	b.n	8006842 <_free_r+0x22>
 800688c:	d902      	bls.n	8006894 <_free_r+0x74>
 800688e:	230c      	movs	r3, #12
 8006890:	602b      	str	r3, [r5, #0]
 8006892:	e7d6      	b.n	8006842 <_free_r+0x22>
 8006894:	6820      	ldr	r0, [r4, #0]
 8006896:	1821      	adds	r1, r4, r0
 8006898:	428b      	cmp	r3, r1
 800689a:	bf01      	itttt	eq
 800689c:	6819      	ldreq	r1, [r3, #0]
 800689e:	685b      	ldreq	r3, [r3, #4]
 80068a0:	1809      	addeq	r1, r1, r0
 80068a2:	6021      	streq	r1, [r4, #0]
 80068a4:	6063      	str	r3, [r4, #4]
 80068a6:	6054      	str	r4, [r2, #4]
 80068a8:	e7cb      	b.n	8006842 <_free_r+0x22>
 80068aa:	bd38      	pop	{r3, r4, r5, pc}
 80068ac:	20000594 	.word	0x20000594

080068b0 <sbrk_aligned>:
 80068b0:	b570      	push	{r4, r5, r6, lr}
 80068b2:	4e0f      	ldr	r6, [pc, #60]	@ (80068f0 <sbrk_aligned+0x40>)
 80068b4:	460c      	mov	r4, r1
 80068b6:	6831      	ldr	r1, [r6, #0]
 80068b8:	4605      	mov	r5, r0
 80068ba:	b911      	cbnz	r1, 80068c2 <sbrk_aligned+0x12>
 80068bc:	f000 fba8 	bl	8007010 <_sbrk_r>
 80068c0:	6030      	str	r0, [r6, #0]
 80068c2:	4621      	mov	r1, r4
 80068c4:	4628      	mov	r0, r5
 80068c6:	f000 fba3 	bl	8007010 <_sbrk_r>
 80068ca:	1c43      	adds	r3, r0, #1
 80068cc:	d103      	bne.n	80068d6 <sbrk_aligned+0x26>
 80068ce:	f04f 34ff 	mov.w	r4, #4294967295
 80068d2:	4620      	mov	r0, r4
 80068d4:	bd70      	pop	{r4, r5, r6, pc}
 80068d6:	1cc4      	adds	r4, r0, #3
 80068d8:	f024 0403 	bic.w	r4, r4, #3
 80068dc:	42a0      	cmp	r0, r4
 80068de:	d0f8      	beq.n	80068d2 <sbrk_aligned+0x22>
 80068e0:	1a21      	subs	r1, r4, r0
 80068e2:	4628      	mov	r0, r5
 80068e4:	f000 fb94 	bl	8007010 <_sbrk_r>
 80068e8:	3001      	adds	r0, #1
 80068ea:	d1f2      	bne.n	80068d2 <sbrk_aligned+0x22>
 80068ec:	e7ef      	b.n	80068ce <sbrk_aligned+0x1e>
 80068ee:	bf00      	nop
 80068f0:	20000590 	.word	0x20000590

080068f4 <_malloc_r>:
 80068f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068f8:	1ccd      	adds	r5, r1, #3
 80068fa:	f025 0503 	bic.w	r5, r5, #3
 80068fe:	3508      	adds	r5, #8
 8006900:	2d0c      	cmp	r5, #12
 8006902:	bf38      	it	cc
 8006904:	250c      	movcc	r5, #12
 8006906:	2d00      	cmp	r5, #0
 8006908:	4606      	mov	r6, r0
 800690a:	db01      	blt.n	8006910 <_malloc_r+0x1c>
 800690c:	42a9      	cmp	r1, r5
 800690e:	d904      	bls.n	800691a <_malloc_r+0x26>
 8006910:	230c      	movs	r3, #12
 8006912:	6033      	str	r3, [r6, #0]
 8006914:	2000      	movs	r0, #0
 8006916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800691a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80069f0 <_malloc_r+0xfc>
 800691e:	f000 f869 	bl	80069f4 <__malloc_lock>
 8006922:	f8d8 3000 	ldr.w	r3, [r8]
 8006926:	461c      	mov	r4, r3
 8006928:	bb44      	cbnz	r4, 800697c <_malloc_r+0x88>
 800692a:	4629      	mov	r1, r5
 800692c:	4630      	mov	r0, r6
 800692e:	f7ff ffbf 	bl	80068b0 <sbrk_aligned>
 8006932:	1c43      	adds	r3, r0, #1
 8006934:	4604      	mov	r4, r0
 8006936:	d158      	bne.n	80069ea <_malloc_r+0xf6>
 8006938:	f8d8 4000 	ldr.w	r4, [r8]
 800693c:	4627      	mov	r7, r4
 800693e:	2f00      	cmp	r7, #0
 8006940:	d143      	bne.n	80069ca <_malloc_r+0xd6>
 8006942:	2c00      	cmp	r4, #0
 8006944:	d04b      	beq.n	80069de <_malloc_r+0xea>
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	4639      	mov	r1, r7
 800694a:	4630      	mov	r0, r6
 800694c:	eb04 0903 	add.w	r9, r4, r3
 8006950:	f000 fb5e 	bl	8007010 <_sbrk_r>
 8006954:	4581      	cmp	r9, r0
 8006956:	d142      	bne.n	80069de <_malloc_r+0xea>
 8006958:	6821      	ldr	r1, [r4, #0]
 800695a:	4630      	mov	r0, r6
 800695c:	1a6d      	subs	r5, r5, r1
 800695e:	4629      	mov	r1, r5
 8006960:	f7ff ffa6 	bl	80068b0 <sbrk_aligned>
 8006964:	3001      	adds	r0, #1
 8006966:	d03a      	beq.n	80069de <_malloc_r+0xea>
 8006968:	6823      	ldr	r3, [r4, #0]
 800696a:	442b      	add	r3, r5
 800696c:	6023      	str	r3, [r4, #0]
 800696e:	f8d8 3000 	ldr.w	r3, [r8]
 8006972:	685a      	ldr	r2, [r3, #4]
 8006974:	bb62      	cbnz	r2, 80069d0 <_malloc_r+0xdc>
 8006976:	f8c8 7000 	str.w	r7, [r8]
 800697a:	e00f      	b.n	800699c <_malloc_r+0xa8>
 800697c:	6822      	ldr	r2, [r4, #0]
 800697e:	1b52      	subs	r2, r2, r5
 8006980:	d420      	bmi.n	80069c4 <_malloc_r+0xd0>
 8006982:	2a0b      	cmp	r2, #11
 8006984:	d917      	bls.n	80069b6 <_malloc_r+0xc2>
 8006986:	1961      	adds	r1, r4, r5
 8006988:	42a3      	cmp	r3, r4
 800698a:	6025      	str	r5, [r4, #0]
 800698c:	bf18      	it	ne
 800698e:	6059      	strne	r1, [r3, #4]
 8006990:	6863      	ldr	r3, [r4, #4]
 8006992:	bf08      	it	eq
 8006994:	f8c8 1000 	streq.w	r1, [r8]
 8006998:	5162      	str	r2, [r4, r5]
 800699a:	604b      	str	r3, [r1, #4]
 800699c:	4630      	mov	r0, r6
 800699e:	f000 f82f 	bl	8006a00 <__malloc_unlock>
 80069a2:	f104 000b 	add.w	r0, r4, #11
 80069a6:	1d23      	adds	r3, r4, #4
 80069a8:	f020 0007 	bic.w	r0, r0, #7
 80069ac:	1ac2      	subs	r2, r0, r3
 80069ae:	bf1c      	itt	ne
 80069b0:	1a1b      	subne	r3, r3, r0
 80069b2:	50a3      	strne	r3, [r4, r2]
 80069b4:	e7af      	b.n	8006916 <_malloc_r+0x22>
 80069b6:	6862      	ldr	r2, [r4, #4]
 80069b8:	42a3      	cmp	r3, r4
 80069ba:	bf0c      	ite	eq
 80069bc:	f8c8 2000 	streq.w	r2, [r8]
 80069c0:	605a      	strne	r2, [r3, #4]
 80069c2:	e7eb      	b.n	800699c <_malloc_r+0xa8>
 80069c4:	4623      	mov	r3, r4
 80069c6:	6864      	ldr	r4, [r4, #4]
 80069c8:	e7ae      	b.n	8006928 <_malloc_r+0x34>
 80069ca:	463c      	mov	r4, r7
 80069cc:	687f      	ldr	r7, [r7, #4]
 80069ce:	e7b6      	b.n	800693e <_malloc_r+0x4a>
 80069d0:	461a      	mov	r2, r3
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	42a3      	cmp	r3, r4
 80069d6:	d1fb      	bne.n	80069d0 <_malloc_r+0xdc>
 80069d8:	2300      	movs	r3, #0
 80069da:	6053      	str	r3, [r2, #4]
 80069dc:	e7de      	b.n	800699c <_malloc_r+0xa8>
 80069de:	230c      	movs	r3, #12
 80069e0:	4630      	mov	r0, r6
 80069e2:	6033      	str	r3, [r6, #0]
 80069e4:	f000 f80c 	bl	8006a00 <__malloc_unlock>
 80069e8:	e794      	b.n	8006914 <_malloc_r+0x20>
 80069ea:	6005      	str	r5, [r0, #0]
 80069ec:	e7d6      	b.n	800699c <_malloc_r+0xa8>
 80069ee:	bf00      	nop
 80069f0:	20000594 	.word	0x20000594

080069f4 <__malloc_lock>:
 80069f4:	4801      	ldr	r0, [pc, #4]	@ (80069fc <__malloc_lock+0x8>)
 80069f6:	f7ff bf11 	b.w	800681c <__retarget_lock_acquire_recursive>
 80069fa:	bf00      	nop
 80069fc:	2000058c 	.word	0x2000058c

08006a00 <__malloc_unlock>:
 8006a00:	4801      	ldr	r0, [pc, #4]	@ (8006a08 <__malloc_unlock+0x8>)
 8006a02:	f7ff bf0c 	b.w	800681e <__retarget_lock_release_recursive>
 8006a06:	bf00      	nop
 8006a08:	2000058c 	.word	0x2000058c

08006a0c <__ssputs_r>:
 8006a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a10:	461f      	mov	r7, r3
 8006a12:	688e      	ldr	r6, [r1, #8]
 8006a14:	4682      	mov	sl, r0
 8006a16:	42be      	cmp	r6, r7
 8006a18:	460c      	mov	r4, r1
 8006a1a:	4690      	mov	r8, r2
 8006a1c:	680b      	ldr	r3, [r1, #0]
 8006a1e:	d82d      	bhi.n	8006a7c <__ssputs_r+0x70>
 8006a20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006a28:	d026      	beq.n	8006a78 <__ssputs_r+0x6c>
 8006a2a:	6965      	ldr	r5, [r4, #20]
 8006a2c:	6909      	ldr	r1, [r1, #16]
 8006a2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a32:	eba3 0901 	sub.w	r9, r3, r1
 8006a36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006a3a:	1c7b      	adds	r3, r7, #1
 8006a3c:	444b      	add	r3, r9
 8006a3e:	106d      	asrs	r5, r5, #1
 8006a40:	429d      	cmp	r5, r3
 8006a42:	bf38      	it	cc
 8006a44:	461d      	movcc	r5, r3
 8006a46:	0553      	lsls	r3, r2, #21
 8006a48:	d527      	bpl.n	8006a9a <__ssputs_r+0x8e>
 8006a4a:	4629      	mov	r1, r5
 8006a4c:	f7ff ff52 	bl	80068f4 <_malloc_r>
 8006a50:	4606      	mov	r6, r0
 8006a52:	b360      	cbz	r0, 8006aae <__ssputs_r+0xa2>
 8006a54:	464a      	mov	r2, r9
 8006a56:	6921      	ldr	r1, [r4, #16]
 8006a58:	f000 faf8 	bl	800704c <memcpy>
 8006a5c:	89a3      	ldrh	r3, [r4, #12]
 8006a5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a66:	81a3      	strh	r3, [r4, #12]
 8006a68:	6126      	str	r6, [r4, #16]
 8006a6a:	444e      	add	r6, r9
 8006a6c:	6026      	str	r6, [r4, #0]
 8006a6e:	463e      	mov	r6, r7
 8006a70:	6165      	str	r5, [r4, #20]
 8006a72:	eba5 0509 	sub.w	r5, r5, r9
 8006a76:	60a5      	str	r5, [r4, #8]
 8006a78:	42be      	cmp	r6, r7
 8006a7a:	d900      	bls.n	8006a7e <__ssputs_r+0x72>
 8006a7c:	463e      	mov	r6, r7
 8006a7e:	4632      	mov	r2, r6
 8006a80:	4641      	mov	r1, r8
 8006a82:	6820      	ldr	r0, [r4, #0]
 8006a84:	f000 faaa 	bl	8006fdc <memmove>
 8006a88:	2000      	movs	r0, #0
 8006a8a:	68a3      	ldr	r3, [r4, #8]
 8006a8c:	1b9b      	subs	r3, r3, r6
 8006a8e:	60a3      	str	r3, [r4, #8]
 8006a90:	6823      	ldr	r3, [r4, #0]
 8006a92:	4433      	add	r3, r6
 8006a94:	6023      	str	r3, [r4, #0]
 8006a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a9a:	462a      	mov	r2, r5
 8006a9c:	f000 fae4 	bl	8007068 <_realloc_r>
 8006aa0:	4606      	mov	r6, r0
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	d1e0      	bne.n	8006a68 <__ssputs_r+0x5c>
 8006aa6:	4650      	mov	r0, sl
 8006aa8:	6921      	ldr	r1, [r4, #16]
 8006aaa:	f7ff feb9 	bl	8006820 <_free_r>
 8006aae:	230c      	movs	r3, #12
 8006ab0:	f8ca 3000 	str.w	r3, [sl]
 8006ab4:	89a3      	ldrh	r3, [r4, #12]
 8006ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006abe:	81a3      	strh	r3, [r4, #12]
 8006ac0:	e7e9      	b.n	8006a96 <__ssputs_r+0x8a>
	...

08006ac4 <_svfiprintf_r>:
 8006ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ac8:	4698      	mov	r8, r3
 8006aca:	898b      	ldrh	r3, [r1, #12]
 8006acc:	4607      	mov	r7, r0
 8006ace:	061b      	lsls	r3, r3, #24
 8006ad0:	460d      	mov	r5, r1
 8006ad2:	4614      	mov	r4, r2
 8006ad4:	b09d      	sub	sp, #116	@ 0x74
 8006ad6:	d510      	bpl.n	8006afa <_svfiprintf_r+0x36>
 8006ad8:	690b      	ldr	r3, [r1, #16]
 8006ada:	b973      	cbnz	r3, 8006afa <_svfiprintf_r+0x36>
 8006adc:	2140      	movs	r1, #64	@ 0x40
 8006ade:	f7ff ff09 	bl	80068f4 <_malloc_r>
 8006ae2:	6028      	str	r0, [r5, #0]
 8006ae4:	6128      	str	r0, [r5, #16]
 8006ae6:	b930      	cbnz	r0, 8006af6 <_svfiprintf_r+0x32>
 8006ae8:	230c      	movs	r3, #12
 8006aea:	603b      	str	r3, [r7, #0]
 8006aec:	f04f 30ff 	mov.w	r0, #4294967295
 8006af0:	b01d      	add	sp, #116	@ 0x74
 8006af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006af6:	2340      	movs	r3, #64	@ 0x40
 8006af8:	616b      	str	r3, [r5, #20]
 8006afa:	2300      	movs	r3, #0
 8006afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006afe:	2320      	movs	r3, #32
 8006b00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b04:	2330      	movs	r3, #48	@ 0x30
 8006b06:	f04f 0901 	mov.w	r9, #1
 8006b0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b0e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006ca8 <_svfiprintf_r+0x1e4>
 8006b12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b16:	4623      	mov	r3, r4
 8006b18:	469a      	mov	sl, r3
 8006b1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b1e:	b10a      	cbz	r2, 8006b24 <_svfiprintf_r+0x60>
 8006b20:	2a25      	cmp	r2, #37	@ 0x25
 8006b22:	d1f9      	bne.n	8006b18 <_svfiprintf_r+0x54>
 8006b24:	ebba 0b04 	subs.w	fp, sl, r4
 8006b28:	d00b      	beq.n	8006b42 <_svfiprintf_r+0x7e>
 8006b2a:	465b      	mov	r3, fp
 8006b2c:	4622      	mov	r2, r4
 8006b2e:	4629      	mov	r1, r5
 8006b30:	4638      	mov	r0, r7
 8006b32:	f7ff ff6b 	bl	8006a0c <__ssputs_r>
 8006b36:	3001      	adds	r0, #1
 8006b38:	f000 80a7 	beq.w	8006c8a <_svfiprintf_r+0x1c6>
 8006b3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b3e:	445a      	add	r2, fp
 8006b40:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b42:	f89a 3000 	ldrb.w	r3, [sl]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f000 809f 	beq.w	8006c8a <_svfiprintf_r+0x1c6>
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006b52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b56:	f10a 0a01 	add.w	sl, sl, #1
 8006b5a:	9304      	str	r3, [sp, #16]
 8006b5c:	9307      	str	r3, [sp, #28]
 8006b5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b62:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b64:	4654      	mov	r4, sl
 8006b66:	2205      	movs	r2, #5
 8006b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b6c:	484e      	ldr	r0, [pc, #312]	@ (8006ca8 <_svfiprintf_r+0x1e4>)
 8006b6e:	f000 fa5f 	bl	8007030 <memchr>
 8006b72:	9a04      	ldr	r2, [sp, #16]
 8006b74:	b9d8      	cbnz	r0, 8006bae <_svfiprintf_r+0xea>
 8006b76:	06d0      	lsls	r0, r2, #27
 8006b78:	bf44      	itt	mi
 8006b7a:	2320      	movmi	r3, #32
 8006b7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b80:	0711      	lsls	r1, r2, #28
 8006b82:	bf44      	itt	mi
 8006b84:	232b      	movmi	r3, #43	@ 0x2b
 8006b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b8a:	f89a 3000 	ldrb.w	r3, [sl]
 8006b8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b90:	d015      	beq.n	8006bbe <_svfiprintf_r+0xfa>
 8006b92:	4654      	mov	r4, sl
 8006b94:	2000      	movs	r0, #0
 8006b96:	f04f 0c0a 	mov.w	ip, #10
 8006b9a:	9a07      	ldr	r2, [sp, #28]
 8006b9c:	4621      	mov	r1, r4
 8006b9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ba2:	3b30      	subs	r3, #48	@ 0x30
 8006ba4:	2b09      	cmp	r3, #9
 8006ba6:	d94b      	bls.n	8006c40 <_svfiprintf_r+0x17c>
 8006ba8:	b1b0      	cbz	r0, 8006bd8 <_svfiprintf_r+0x114>
 8006baa:	9207      	str	r2, [sp, #28]
 8006bac:	e014      	b.n	8006bd8 <_svfiprintf_r+0x114>
 8006bae:	eba0 0308 	sub.w	r3, r0, r8
 8006bb2:	fa09 f303 	lsl.w	r3, r9, r3
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	46a2      	mov	sl, r4
 8006bba:	9304      	str	r3, [sp, #16]
 8006bbc:	e7d2      	b.n	8006b64 <_svfiprintf_r+0xa0>
 8006bbe:	9b03      	ldr	r3, [sp, #12]
 8006bc0:	1d19      	adds	r1, r3, #4
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	9103      	str	r1, [sp, #12]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	bfbb      	ittet	lt
 8006bca:	425b      	neglt	r3, r3
 8006bcc:	f042 0202 	orrlt.w	r2, r2, #2
 8006bd0:	9307      	strge	r3, [sp, #28]
 8006bd2:	9307      	strlt	r3, [sp, #28]
 8006bd4:	bfb8      	it	lt
 8006bd6:	9204      	strlt	r2, [sp, #16]
 8006bd8:	7823      	ldrb	r3, [r4, #0]
 8006bda:	2b2e      	cmp	r3, #46	@ 0x2e
 8006bdc:	d10a      	bne.n	8006bf4 <_svfiprintf_r+0x130>
 8006bde:	7863      	ldrb	r3, [r4, #1]
 8006be0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006be2:	d132      	bne.n	8006c4a <_svfiprintf_r+0x186>
 8006be4:	9b03      	ldr	r3, [sp, #12]
 8006be6:	3402      	adds	r4, #2
 8006be8:	1d1a      	adds	r2, r3, #4
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	9203      	str	r2, [sp, #12]
 8006bee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006bf2:	9305      	str	r3, [sp, #20]
 8006bf4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006cac <_svfiprintf_r+0x1e8>
 8006bf8:	2203      	movs	r2, #3
 8006bfa:	4650      	mov	r0, sl
 8006bfc:	7821      	ldrb	r1, [r4, #0]
 8006bfe:	f000 fa17 	bl	8007030 <memchr>
 8006c02:	b138      	cbz	r0, 8006c14 <_svfiprintf_r+0x150>
 8006c04:	2240      	movs	r2, #64	@ 0x40
 8006c06:	9b04      	ldr	r3, [sp, #16]
 8006c08:	eba0 000a 	sub.w	r0, r0, sl
 8006c0c:	4082      	lsls	r2, r0
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	3401      	adds	r4, #1
 8006c12:	9304      	str	r3, [sp, #16]
 8006c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c18:	2206      	movs	r2, #6
 8006c1a:	4825      	ldr	r0, [pc, #148]	@ (8006cb0 <_svfiprintf_r+0x1ec>)
 8006c1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c20:	f000 fa06 	bl	8007030 <memchr>
 8006c24:	2800      	cmp	r0, #0
 8006c26:	d036      	beq.n	8006c96 <_svfiprintf_r+0x1d2>
 8006c28:	4b22      	ldr	r3, [pc, #136]	@ (8006cb4 <_svfiprintf_r+0x1f0>)
 8006c2a:	bb1b      	cbnz	r3, 8006c74 <_svfiprintf_r+0x1b0>
 8006c2c:	9b03      	ldr	r3, [sp, #12]
 8006c2e:	3307      	adds	r3, #7
 8006c30:	f023 0307 	bic.w	r3, r3, #7
 8006c34:	3308      	adds	r3, #8
 8006c36:	9303      	str	r3, [sp, #12]
 8006c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c3a:	4433      	add	r3, r6
 8006c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c3e:	e76a      	b.n	8006b16 <_svfiprintf_r+0x52>
 8006c40:	460c      	mov	r4, r1
 8006c42:	2001      	movs	r0, #1
 8006c44:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c48:	e7a8      	b.n	8006b9c <_svfiprintf_r+0xd8>
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	f04f 0c0a 	mov.w	ip, #10
 8006c50:	4619      	mov	r1, r3
 8006c52:	3401      	adds	r4, #1
 8006c54:	9305      	str	r3, [sp, #20]
 8006c56:	4620      	mov	r0, r4
 8006c58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c5c:	3a30      	subs	r2, #48	@ 0x30
 8006c5e:	2a09      	cmp	r2, #9
 8006c60:	d903      	bls.n	8006c6a <_svfiprintf_r+0x1a6>
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d0c6      	beq.n	8006bf4 <_svfiprintf_r+0x130>
 8006c66:	9105      	str	r1, [sp, #20]
 8006c68:	e7c4      	b.n	8006bf4 <_svfiprintf_r+0x130>
 8006c6a:	4604      	mov	r4, r0
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c72:	e7f0      	b.n	8006c56 <_svfiprintf_r+0x192>
 8006c74:	ab03      	add	r3, sp, #12
 8006c76:	9300      	str	r3, [sp, #0]
 8006c78:	462a      	mov	r2, r5
 8006c7a:	4638      	mov	r0, r7
 8006c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8006cb8 <_svfiprintf_r+0x1f4>)
 8006c7e:	a904      	add	r1, sp, #16
 8006c80:	f3af 8000 	nop.w
 8006c84:	1c42      	adds	r2, r0, #1
 8006c86:	4606      	mov	r6, r0
 8006c88:	d1d6      	bne.n	8006c38 <_svfiprintf_r+0x174>
 8006c8a:	89ab      	ldrh	r3, [r5, #12]
 8006c8c:	065b      	lsls	r3, r3, #25
 8006c8e:	f53f af2d 	bmi.w	8006aec <_svfiprintf_r+0x28>
 8006c92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c94:	e72c      	b.n	8006af0 <_svfiprintf_r+0x2c>
 8006c96:	ab03      	add	r3, sp, #12
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	462a      	mov	r2, r5
 8006c9c:	4638      	mov	r0, r7
 8006c9e:	4b06      	ldr	r3, [pc, #24]	@ (8006cb8 <_svfiprintf_r+0x1f4>)
 8006ca0:	a904      	add	r1, sp, #16
 8006ca2:	f000 f87d 	bl	8006da0 <_printf_i>
 8006ca6:	e7ed      	b.n	8006c84 <_svfiprintf_r+0x1c0>
 8006ca8:	08007176 	.word	0x08007176
 8006cac:	0800717c 	.word	0x0800717c
 8006cb0:	08007180 	.word	0x08007180
 8006cb4:	00000000 	.word	0x00000000
 8006cb8:	08006a0d 	.word	0x08006a0d

08006cbc <_printf_common>:
 8006cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cc0:	4616      	mov	r6, r2
 8006cc2:	4698      	mov	r8, r3
 8006cc4:	688a      	ldr	r2, [r1, #8]
 8006cc6:	690b      	ldr	r3, [r1, #16]
 8006cc8:	4607      	mov	r7, r0
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	bfb8      	it	lt
 8006cce:	4613      	movlt	r3, r2
 8006cd0:	6033      	str	r3, [r6, #0]
 8006cd2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006cdc:	b10a      	cbz	r2, 8006ce2 <_printf_common+0x26>
 8006cde:	3301      	adds	r3, #1
 8006ce0:	6033      	str	r3, [r6, #0]
 8006ce2:	6823      	ldr	r3, [r4, #0]
 8006ce4:	0699      	lsls	r1, r3, #26
 8006ce6:	bf42      	ittt	mi
 8006ce8:	6833      	ldrmi	r3, [r6, #0]
 8006cea:	3302      	addmi	r3, #2
 8006cec:	6033      	strmi	r3, [r6, #0]
 8006cee:	6825      	ldr	r5, [r4, #0]
 8006cf0:	f015 0506 	ands.w	r5, r5, #6
 8006cf4:	d106      	bne.n	8006d04 <_printf_common+0x48>
 8006cf6:	f104 0a19 	add.w	sl, r4, #25
 8006cfa:	68e3      	ldr	r3, [r4, #12]
 8006cfc:	6832      	ldr	r2, [r6, #0]
 8006cfe:	1a9b      	subs	r3, r3, r2
 8006d00:	42ab      	cmp	r3, r5
 8006d02:	dc2b      	bgt.n	8006d5c <_printf_common+0xa0>
 8006d04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d08:	6822      	ldr	r2, [r4, #0]
 8006d0a:	3b00      	subs	r3, #0
 8006d0c:	bf18      	it	ne
 8006d0e:	2301      	movne	r3, #1
 8006d10:	0692      	lsls	r2, r2, #26
 8006d12:	d430      	bmi.n	8006d76 <_printf_common+0xba>
 8006d14:	4641      	mov	r1, r8
 8006d16:	4638      	mov	r0, r7
 8006d18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d1c:	47c8      	blx	r9
 8006d1e:	3001      	adds	r0, #1
 8006d20:	d023      	beq.n	8006d6a <_printf_common+0xae>
 8006d22:	6823      	ldr	r3, [r4, #0]
 8006d24:	6922      	ldr	r2, [r4, #16]
 8006d26:	f003 0306 	and.w	r3, r3, #6
 8006d2a:	2b04      	cmp	r3, #4
 8006d2c:	bf14      	ite	ne
 8006d2e:	2500      	movne	r5, #0
 8006d30:	6833      	ldreq	r3, [r6, #0]
 8006d32:	f04f 0600 	mov.w	r6, #0
 8006d36:	bf08      	it	eq
 8006d38:	68e5      	ldreq	r5, [r4, #12]
 8006d3a:	f104 041a 	add.w	r4, r4, #26
 8006d3e:	bf08      	it	eq
 8006d40:	1aed      	subeq	r5, r5, r3
 8006d42:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006d46:	bf08      	it	eq
 8006d48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	bfc4      	itt	gt
 8006d50:	1a9b      	subgt	r3, r3, r2
 8006d52:	18ed      	addgt	r5, r5, r3
 8006d54:	42b5      	cmp	r5, r6
 8006d56:	d11a      	bne.n	8006d8e <_printf_common+0xd2>
 8006d58:	2000      	movs	r0, #0
 8006d5a:	e008      	b.n	8006d6e <_printf_common+0xb2>
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	4652      	mov	r2, sl
 8006d60:	4641      	mov	r1, r8
 8006d62:	4638      	mov	r0, r7
 8006d64:	47c8      	blx	r9
 8006d66:	3001      	adds	r0, #1
 8006d68:	d103      	bne.n	8006d72 <_printf_common+0xb6>
 8006d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d72:	3501      	adds	r5, #1
 8006d74:	e7c1      	b.n	8006cfa <_printf_common+0x3e>
 8006d76:	2030      	movs	r0, #48	@ 0x30
 8006d78:	18e1      	adds	r1, r4, r3
 8006d7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d7e:	1c5a      	adds	r2, r3, #1
 8006d80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d84:	4422      	add	r2, r4
 8006d86:	3302      	adds	r3, #2
 8006d88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d8c:	e7c2      	b.n	8006d14 <_printf_common+0x58>
 8006d8e:	2301      	movs	r3, #1
 8006d90:	4622      	mov	r2, r4
 8006d92:	4641      	mov	r1, r8
 8006d94:	4638      	mov	r0, r7
 8006d96:	47c8      	blx	r9
 8006d98:	3001      	adds	r0, #1
 8006d9a:	d0e6      	beq.n	8006d6a <_printf_common+0xae>
 8006d9c:	3601      	adds	r6, #1
 8006d9e:	e7d9      	b.n	8006d54 <_printf_common+0x98>

08006da0 <_printf_i>:
 8006da0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006da4:	7e0f      	ldrb	r7, [r1, #24]
 8006da6:	4691      	mov	r9, r2
 8006da8:	2f78      	cmp	r7, #120	@ 0x78
 8006daa:	4680      	mov	r8, r0
 8006dac:	460c      	mov	r4, r1
 8006dae:	469a      	mov	sl, r3
 8006db0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006db2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006db6:	d807      	bhi.n	8006dc8 <_printf_i+0x28>
 8006db8:	2f62      	cmp	r7, #98	@ 0x62
 8006dba:	d80a      	bhi.n	8006dd2 <_printf_i+0x32>
 8006dbc:	2f00      	cmp	r7, #0
 8006dbe:	f000 80d1 	beq.w	8006f64 <_printf_i+0x1c4>
 8006dc2:	2f58      	cmp	r7, #88	@ 0x58
 8006dc4:	f000 80b8 	beq.w	8006f38 <_printf_i+0x198>
 8006dc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006dcc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006dd0:	e03a      	b.n	8006e48 <_printf_i+0xa8>
 8006dd2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006dd6:	2b15      	cmp	r3, #21
 8006dd8:	d8f6      	bhi.n	8006dc8 <_printf_i+0x28>
 8006dda:	a101      	add	r1, pc, #4	@ (adr r1, 8006de0 <_printf_i+0x40>)
 8006ddc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006de0:	08006e39 	.word	0x08006e39
 8006de4:	08006e4d 	.word	0x08006e4d
 8006de8:	08006dc9 	.word	0x08006dc9
 8006dec:	08006dc9 	.word	0x08006dc9
 8006df0:	08006dc9 	.word	0x08006dc9
 8006df4:	08006dc9 	.word	0x08006dc9
 8006df8:	08006e4d 	.word	0x08006e4d
 8006dfc:	08006dc9 	.word	0x08006dc9
 8006e00:	08006dc9 	.word	0x08006dc9
 8006e04:	08006dc9 	.word	0x08006dc9
 8006e08:	08006dc9 	.word	0x08006dc9
 8006e0c:	08006f4b 	.word	0x08006f4b
 8006e10:	08006e77 	.word	0x08006e77
 8006e14:	08006f05 	.word	0x08006f05
 8006e18:	08006dc9 	.word	0x08006dc9
 8006e1c:	08006dc9 	.word	0x08006dc9
 8006e20:	08006f6d 	.word	0x08006f6d
 8006e24:	08006dc9 	.word	0x08006dc9
 8006e28:	08006e77 	.word	0x08006e77
 8006e2c:	08006dc9 	.word	0x08006dc9
 8006e30:	08006dc9 	.word	0x08006dc9
 8006e34:	08006f0d 	.word	0x08006f0d
 8006e38:	6833      	ldr	r3, [r6, #0]
 8006e3a:	1d1a      	adds	r2, r3, #4
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	6032      	str	r2, [r6, #0]
 8006e40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e09c      	b.n	8006f86 <_printf_i+0x1e6>
 8006e4c:	6833      	ldr	r3, [r6, #0]
 8006e4e:	6820      	ldr	r0, [r4, #0]
 8006e50:	1d19      	adds	r1, r3, #4
 8006e52:	6031      	str	r1, [r6, #0]
 8006e54:	0606      	lsls	r6, r0, #24
 8006e56:	d501      	bpl.n	8006e5c <_printf_i+0xbc>
 8006e58:	681d      	ldr	r5, [r3, #0]
 8006e5a:	e003      	b.n	8006e64 <_printf_i+0xc4>
 8006e5c:	0645      	lsls	r5, r0, #25
 8006e5e:	d5fb      	bpl.n	8006e58 <_printf_i+0xb8>
 8006e60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e64:	2d00      	cmp	r5, #0
 8006e66:	da03      	bge.n	8006e70 <_printf_i+0xd0>
 8006e68:	232d      	movs	r3, #45	@ 0x2d
 8006e6a:	426d      	negs	r5, r5
 8006e6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e70:	230a      	movs	r3, #10
 8006e72:	4858      	ldr	r0, [pc, #352]	@ (8006fd4 <_printf_i+0x234>)
 8006e74:	e011      	b.n	8006e9a <_printf_i+0xfa>
 8006e76:	6821      	ldr	r1, [r4, #0]
 8006e78:	6833      	ldr	r3, [r6, #0]
 8006e7a:	0608      	lsls	r0, r1, #24
 8006e7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e80:	d402      	bmi.n	8006e88 <_printf_i+0xe8>
 8006e82:	0649      	lsls	r1, r1, #25
 8006e84:	bf48      	it	mi
 8006e86:	b2ad      	uxthmi	r5, r5
 8006e88:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e8a:	6033      	str	r3, [r6, #0]
 8006e8c:	bf14      	ite	ne
 8006e8e:	230a      	movne	r3, #10
 8006e90:	2308      	moveq	r3, #8
 8006e92:	4850      	ldr	r0, [pc, #320]	@ (8006fd4 <_printf_i+0x234>)
 8006e94:	2100      	movs	r1, #0
 8006e96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e9a:	6866      	ldr	r6, [r4, #4]
 8006e9c:	2e00      	cmp	r6, #0
 8006e9e:	60a6      	str	r6, [r4, #8]
 8006ea0:	db05      	blt.n	8006eae <_printf_i+0x10e>
 8006ea2:	6821      	ldr	r1, [r4, #0]
 8006ea4:	432e      	orrs	r6, r5
 8006ea6:	f021 0104 	bic.w	r1, r1, #4
 8006eaa:	6021      	str	r1, [r4, #0]
 8006eac:	d04b      	beq.n	8006f46 <_printf_i+0x1a6>
 8006eae:	4616      	mov	r6, r2
 8006eb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8006eb4:	fb03 5711 	mls	r7, r3, r1, r5
 8006eb8:	5dc7      	ldrb	r7, [r0, r7]
 8006eba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ebe:	462f      	mov	r7, r5
 8006ec0:	42bb      	cmp	r3, r7
 8006ec2:	460d      	mov	r5, r1
 8006ec4:	d9f4      	bls.n	8006eb0 <_printf_i+0x110>
 8006ec6:	2b08      	cmp	r3, #8
 8006ec8:	d10b      	bne.n	8006ee2 <_printf_i+0x142>
 8006eca:	6823      	ldr	r3, [r4, #0]
 8006ecc:	07df      	lsls	r7, r3, #31
 8006ece:	d508      	bpl.n	8006ee2 <_printf_i+0x142>
 8006ed0:	6923      	ldr	r3, [r4, #16]
 8006ed2:	6861      	ldr	r1, [r4, #4]
 8006ed4:	4299      	cmp	r1, r3
 8006ed6:	bfde      	ittt	le
 8006ed8:	2330      	movle	r3, #48	@ 0x30
 8006eda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ede:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ee2:	1b92      	subs	r2, r2, r6
 8006ee4:	6122      	str	r2, [r4, #16]
 8006ee6:	464b      	mov	r3, r9
 8006ee8:	4621      	mov	r1, r4
 8006eea:	4640      	mov	r0, r8
 8006eec:	f8cd a000 	str.w	sl, [sp]
 8006ef0:	aa03      	add	r2, sp, #12
 8006ef2:	f7ff fee3 	bl	8006cbc <_printf_common>
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	d14a      	bne.n	8006f90 <_printf_i+0x1f0>
 8006efa:	f04f 30ff 	mov.w	r0, #4294967295
 8006efe:	b004      	add	sp, #16
 8006f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f04:	6823      	ldr	r3, [r4, #0]
 8006f06:	f043 0320 	orr.w	r3, r3, #32
 8006f0a:	6023      	str	r3, [r4, #0]
 8006f0c:	2778      	movs	r7, #120	@ 0x78
 8006f0e:	4832      	ldr	r0, [pc, #200]	@ (8006fd8 <_printf_i+0x238>)
 8006f10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f14:	6823      	ldr	r3, [r4, #0]
 8006f16:	6831      	ldr	r1, [r6, #0]
 8006f18:	061f      	lsls	r7, r3, #24
 8006f1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f1e:	d402      	bmi.n	8006f26 <_printf_i+0x186>
 8006f20:	065f      	lsls	r7, r3, #25
 8006f22:	bf48      	it	mi
 8006f24:	b2ad      	uxthmi	r5, r5
 8006f26:	6031      	str	r1, [r6, #0]
 8006f28:	07d9      	lsls	r1, r3, #31
 8006f2a:	bf44      	itt	mi
 8006f2c:	f043 0320 	orrmi.w	r3, r3, #32
 8006f30:	6023      	strmi	r3, [r4, #0]
 8006f32:	b11d      	cbz	r5, 8006f3c <_printf_i+0x19c>
 8006f34:	2310      	movs	r3, #16
 8006f36:	e7ad      	b.n	8006e94 <_printf_i+0xf4>
 8006f38:	4826      	ldr	r0, [pc, #152]	@ (8006fd4 <_printf_i+0x234>)
 8006f3a:	e7e9      	b.n	8006f10 <_printf_i+0x170>
 8006f3c:	6823      	ldr	r3, [r4, #0]
 8006f3e:	f023 0320 	bic.w	r3, r3, #32
 8006f42:	6023      	str	r3, [r4, #0]
 8006f44:	e7f6      	b.n	8006f34 <_printf_i+0x194>
 8006f46:	4616      	mov	r6, r2
 8006f48:	e7bd      	b.n	8006ec6 <_printf_i+0x126>
 8006f4a:	6833      	ldr	r3, [r6, #0]
 8006f4c:	6825      	ldr	r5, [r4, #0]
 8006f4e:	1d18      	adds	r0, r3, #4
 8006f50:	6961      	ldr	r1, [r4, #20]
 8006f52:	6030      	str	r0, [r6, #0]
 8006f54:	062e      	lsls	r6, r5, #24
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	d501      	bpl.n	8006f5e <_printf_i+0x1be>
 8006f5a:	6019      	str	r1, [r3, #0]
 8006f5c:	e002      	b.n	8006f64 <_printf_i+0x1c4>
 8006f5e:	0668      	lsls	r0, r5, #25
 8006f60:	d5fb      	bpl.n	8006f5a <_printf_i+0x1ba>
 8006f62:	8019      	strh	r1, [r3, #0]
 8006f64:	2300      	movs	r3, #0
 8006f66:	4616      	mov	r6, r2
 8006f68:	6123      	str	r3, [r4, #16]
 8006f6a:	e7bc      	b.n	8006ee6 <_printf_i+0x146>
 8006f6c:	6833      	ldr	r3, [r6, #0]
 8006f6e:	2100      	movs	r1, #0
 8006f70:	1d1a      	adds	r2, r3, #4
 8006f72:	6032      	str	r2, [r6, #0]
 8006f74:	681e      	ldr	r6, [r3, #0]
 8006f76:	6862      	ldr	r2, [r4, #4]
 8006f78:	4630      	mov	r0, r6
 8006f7a:	f000 f859 	bl	8007030 <memchr>
 8006f7e:	b108      	cbz	r0, 8006f84 <_printf_i+0x1e4>
 8006f80:	1b80      	subs	r0, r0, r6
 8006f82:	6060      	str	r0, [r4, #4]
 8006f84:	6863      	ldr	r3, [r4, #4]
 8006f86:	6123      	str	r3, [r4, #16]
 8006f88:	2300      	movs	r3, #0
 8006f8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f8e:	e7aa      	b.n	8006ee6 <_printf_i+0x146>
 8006f90:	4632      	mov	r2, r6
 8006f92:	4649      	mov	r1, r9
 8006f94:	4640      	mov	r0, r8
 8006f96:	6923      	ldr	r3, [r4, #16]
 8006f98:	47d0      	blx	sl
 8006f9a:	3001      	adds	r0, #1
 8006f9c:	d0ad      	beq.n	8006efa <_printf_i+0x15a>
 8006f9e:	6823      	ldr	r3, [r4, #0]
 8006fa0:	079b      	lsls	r3, r3, #30
 8006fa2:	d413      	bmi.n	8006fcc <_printf_i+0x22c>
 8006fa4:	68e0      	ldr	r0, [r4, #12]
 8006fa6:	9b03      	ldr	r3, [sp, #12]
 8006fa8:	4298      	cmp	r0, r3
 8006faa:	bfb8      	it	lt
 8006fac:	4618      	movlt	r0, r3
 8006fae:	e7a6      	b.n	8006efe <_printf_i+0x15e>
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	4632      	mov	r2, r6
 8006fb4:	4649      	mov	r1, r9
 8006fb6:	4640      	mov	r0, r8
 8006fb8:	47d0      	blx	sl
 8006fba:	3001      	adds	r0, #1
 8006fbc:	d09d      	beq.n	8006efa <_printf_i+0x15a>
 8006fbe:	3501      	adds	r5, #1
 8006fc0:	68e3      	ldr	r3, [r4, #12]
 8006fc2:	9903      	ldr	r1, [sp, #12]
 8006fc4:	1a5b      	subs	r3, r3, r1
 8006fc6:	42ab      	cmp	r3, r5
 8006fc8:	dcf2      	bgt.n	8006fb0 <_printf_i+0x210>
 8006fca:	e7eb      	b.n	8006fa4 <_printf_i+0x204>
 8006fcc:	2500      	movs	r5, #0
 8006fce:	f104 0619 	add.w	r6, r4, #25
 8006fd2:	e7f5      	b.n	8006fc0 <_printf_i+0x220>
 8006fd4:	08007187 	.word	0x08007187
 8006fd8:	08007198 	.word	0x08007198

08006fdc <memmove>:
 8006fdc:	4288      	cmp	r0, r1
 8006fde:	b510      	push	{r4, lr}
 8006fe0:	eb01 0402 	add.w	r4, r1, r2
 8006fe4:	d902      	bls.n	8006fec <memmove+0x10>
 8006fe6:	4284      	cmp	r4, r0
 8006fe8:	4623      	mov	r3, r4
 8006fea:	d807      	bhi.n	8006ffc <memmove+0x20>
 8006fec:	1e43      	subs	r3, r0, #1
 8006fee:	42a1      	cmp	r1, r4
 8006ff0:	d008      	beq.n	8007004 <memmove+0x28>
 8006ff2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ff6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ffa:	e7f8      	b.n	8006fee <memmove+0x12>
 8006ffc:	4601      	mov	r1, r0
 8006ffe:	4402      	add	r2, r0
 8007000:	428a      	cmp	r2, r1
 8007002:	d100      	bne.n	8007006 <memmove+0x2a>
 8007004:	bd10      	pop	{r4, pc}
 8007006:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800700a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800700e:	e7f7      	b.n	8007000 <memmove+0x24>

08007010 <_sbrk_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	2300      	movs	r3, #0
 8007014:	4d05      	ldr	r5, [pc, #20]	@ (800702c <_sbrk_r+0x1c>)
 8007016:	4604      	mov	r4, r0
 8007018:	4608      	mov	r0, r1
 800701a:	602b      	str	r3, [r5, #0]
 800701c:	f7fb ff6a 	bl	8002ef4 <_sbrk>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_sbrk_r+0x1a>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_sbrk_r+0x1a>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	20000588 	.word	0x20000588

08007030 <memchr>:
 8007030:	4603      	mov	r3, r0
 8007032:	b510      	push	{r4, lr}
 8007034:	b2c9      	uxtb	r1, r1
 8007036:	4402      	add	r2, r0
 8007038:	4293      	cmp	r3, r2
 800703a:	4618      	mov	r0, r3
 800703c:	d101      	bne.n	8007042 <memchr+0x12>
 800703e:	2000      	movs	r0, #0
 8007040:	e003      	b.n	800704a <memchr+0x1a>
 8007042:	7804      	ldrb	r4, [r0, #0]
 8007044:	3301      	adds	r3, #1
 8007046:	428c      	cmp	r4, r1
 8007048:	d1f6      	bne.n	8007038 <memchr+0x8>
 800704a:	bd10      	pop	{r4, pc}

0800704c <memcpy>:
 800704c:	440a      	add	r2, r1
 800704e:	4291      	cmp	r1, r2
 8007050:	f100 33ff 	add.w	r3, r0, #4294967295
 8007054:	d100      	bne.n	8007058 <memcpy+0xc>
 8007056:	4770      	bx	lr
 8007058:	b510      	push	{r4, lr}
 800705a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800705e:	4291      	cmp	r1, r2
 8007060:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007064:	d1f9      	bne.n	800705a <memcpy+0xe>
 8007066:	bd10      	pop	{r4, pc}

08007068 <_realloc_r>:
 8007068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800706c:	4607      	mov	r7, r0
 800706e:	4614      	mov	r4, r2
 8007070:	460d      	mov	r5, r1
 8007072:	b921      	cbnz	r1, 800707e <_realloc_r+0x16>
 8007074:	4611      	mov	r1, r2
 8007076:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800707a:	f7ff bc3b 	b.w	80068f4 <_malloc_r>
 800707e:	b92a      	cbnz	r2, 800708c <_realloc_r+0x24>
 8007080:	f7ff fbce 	bl	8006820 <_free_r>
 8007084:	4625      	mov	r5, r4
 8007086:	4628      	mov	r0, r5
 8007088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800708c:	f000 f81a 	bl	80070c4 <_malloc_usable_size_r>
 8007090:	4284      	cmp	r4, r0
 8007092:	4606      	mov	r6, r0
 8007094:	d802      	bhi.n	800709c <_realloc_r+0x34>
 8007096:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800709a:	d8f4      	bhi.n	8007086 <_realloc_r+0x1e>
 800709c:	4621      	mov	r1, r4
 800709e:	4638      	mov	r0, r7
 80070a0:	f7ff fc28 	bl	80068f4 <_malloc_r>
 80070a4:	4680      	mov	r8, r0
 80070a6:	b908      	cbnz	r0, 80070ac <_realloc_r+0x44>
 80070a8:	4645      	mov	r5, r8
 80070aa:	e7ec      	b.n	8007086 <_realloc_r+0x1e>
 80070ac:	42b4      	cmp	r4, r6
 80070ae:	4622      	mov	r2, r4
 80070b0:	4629      	mov	r1, r5
 80070b2:	bf28      	it	cs
 80070b4:	4632      	movcs	r2, r6
 80070b6:	f7ff ffc9 	bl	800704c <memcpy>
 80070ba:	4629      	mov	r1, r5
 80070bc:	4638      	mov	r0, r7
 80070be:	f7ff fbaf 	bl	8006820 <_free_r>
 80070c2:	e7f1      	b.n	80070a8 <_realloc_r+0x40>

080070c4 <_malloc_usable_size_r>:
 80070c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070c8:	1f18      	subs	r0, r3, #4
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	bfbc      	itt	lt
 80070ce:	580b      	ldrlt	r3, [r1, r0]
 80070d0:	18c0      	addlt	r0, r0, r3
 80070d2:	4770      	bx	lr

080070d4 <_init>:
 80070d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d6:	bf00      	nop
 80070d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070da:	bc08      	pop	{r3}
 80070dc:	469e      	mov	lr, r3
 80070de:	4770      	bx	lr

080070e0 <_fini>:
 80070e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070e2:	bf00      	nop
 80070e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070e6:	bc08      	pop	{r3}
 80070e8:	469e      	mov	lr, r3
 80070ea:	4770      	bx	lr
