+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/06-yosys-synthesis/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.059132    0.127073    0.225963    0.225963 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.127073    0.000000    0.225963 v sign (out)
                                              0.225963   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.225963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.075963   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.051227    0.110859    0.214249    0.214249 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.110859    0.000000    0.214249 v _192_/A (sg13g2_xnor2_1)
     1    0.001523    0.018778    0.059572    0.273821 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018778    0.000000    0.273821 v _294_/D (sg13g2_dfrbpq_1)
                                              0.273821   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.009102    0.140898   library hold time
                                              0.140898   data required time
---------------------------------------------------------------------------------------------
                                              0.140898   data required time
                                             -0.273821   data arrival time
---------------------------------------------------------------------------------------------
                                              0.132923   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.059132    0.127073    0.225963    0.225963 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.127073    0.000000    0.225963 v _214_/A (sg13g2_xnor2_1)
     1    0.001523    0.020146    0.062271    0.288234 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.020146    0.000000    0.288234 v _300_/D (sg13g2_dfrbpq_1)
                                              0.288234   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.009421    0.140579   library hold time
                                              0.140579   data required time
---------------------------------------------------------------------------------------------
                                              0.140579   data required time
                                             -0.288234   data arrival time
---------------------------------------------------------------------------------------------
                                              0.147655   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.218909    0.218909 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.218909 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003101    0.030554    0.080354    0.299263 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.030554    0.000000    0.299263 ^ _219_/A (sg13g2_inv_1)
     1    0.001523    0.011423    0.017864    0.317127 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011423    0.000000    0.317127 v _301_/D (sg13g2_dfrbpq_1)
                                              0.317127   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.007389    0.142611   library hold time
                                              0.142611   data required time
---------------------------------------------------------------------------------------------
                                              0.142611   data required time
                                             -0.317127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174516   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _199_/A (sg13g2_xnor2_1)
     2    0.008760    0.046847    0.079422    0.277705 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.046847    0.000000    0.277705 v _200_/B (sg13g2_xor2_1)
     1    0.001523    0.015718    0.038929    0.316634 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.015718    0.000000    0.316634 v _296_/D (sg13g2_dfrbpq_1)
                                              0.316634   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.008389    0.141611   library hold time
                                              0.141611   data required time
---------------------------------------------------------------------------------------------
                                              0.141611   data required time
                                             -0.316634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.175023   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.309707 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.309707 v _293_/D (sg13g2_dfrbpq_1)
                                              0.309707   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.018932    0.131068   library hold time
                                              0.131068   data required time
---------------------------------------------------------------------------------------------
                                              0.131068   data required time
                                             -0.309707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178639   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _198_/A (sg13g2_nand2_1)
     1    0.003500    0.030284    0.035388    0.233671 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.030284    0.000000    0.233671 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.008688    0.045070    0.048359    0.282030 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.045070    0.000000    0.282030 v _204_/B (sg13g2_xor2_1)
     1    0.001523    0.015883    0.038418    0.320448 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.015883    0.000000    0.320448 v _297_/D (sg13g2_dfrbpq_1)
                                              0.320448   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.008428    0.141572   library hold time
                                              0.141572   data required time
---------------------------------------------------------------------------------------------
                                              0.141572   data required time
                                             -0.320448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178876   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.218909    0.218909 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.218909 v _210_/A (sg13g2_xnor2_1)
     1    0.005424    0.035176    0.074487    0.293396 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.035176    0.000000    0.293396 v _211_/B (sg13g2_xnor2_1)
     1    0.001523    0.017904    0.035299    0.328695 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.017904    0.000000    0.328695 v _299_/D (sg13g2_dfrbpq_1)
                                              0.328695   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.008899    0.141101   library hold time
                                              0.141101   data required time
---------------------------------------------------------------------------------------------
                                              0.141101   data required time
                                             -0.328695   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187594   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.215708    0.215708 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.215708 v _195_/A (sg13g2_xor2_1)
     2    0.008688    0.031625    0.082825    0.298532 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031625    0.000000    0.298532 v _196_/B (sg13g2_xor2_1)
     1    0.001523    0.016011    0.034553    0.333085 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016011    0.000000    0.333085 v _295_/D (sg13g2_dfrbpq_1)
                                              0.333085   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.008458    0.141542   library hold time
                                              0.141542   data required time
---------------------------------------------------------------------------------------------
                                              0.141542   data required time
                                             -0.333085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191543   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.218909    0.218909 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.218909 v _206_/B (sg13g2_xnor2_1)
     2    0.009798    0.052324    0.082314    0.301223 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.052324    0.000000    0.301223 v _208_/A (sg13g2_xor2_1)
     1    0.001523    0.015786    0.043227    0.344450 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.015786    0.000000    0.344450 v _298_/D (sg13g2_dfrbpq_1)
                                              0.344450   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.008405    0.141595   library hold time
                                              0.141595   data required time
---------------------------------------------------------------------------------------------
                                              0.141595   data required time
                                             -0.344450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202855   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.059132    0.127073    0.225963    0.225963 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.127073    0.000000    0.225963 v _127_/A (sg13g2_inv_1)
     1    0.050000    0.148882    0.158785    0.384748 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.148882    0.000000    0.384748 ^ signB (out)
                                              0.384748   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.384748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.234748   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _173_/B1 (sg13g2_o21ai_1)
     2    0.006678    0.042482    0.052110    0.250393 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.042482    0.000000    0.250393 ^ _174_/B (sg13g2_nand2_1)
     1    0.003054    0.024269    0.036893    0.287287 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024269    0.000000    0.287287 v _175_/B (sg13g2_nand2_1)
     1    0.050000    0.138348    0.110886    0.398173 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.138348    0.000000    0.398173 ^ sine_out[26] (out)
                                              0.398173   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.398173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248173   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _215_/B (sg13g2_nand3_1)
     2    0.006025    0.041817    0.051329    0.249612 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.041817    0.000000    0.249612 ^ _284_/B (sg13g2_and2_1)
     1    0.050000    0.136394    0.149154    0.398766 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.136394    0.000000    0.398766 ^ sine_out[12] (out)
                                              0.398766   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.398766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248766   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.041305    0.112470    0.210194    0.210194 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.112470    0.000000    0.210194 ^ _158_/A (sg13g2_nor2_1)
     3    0.010106    0.047551    0.064145    0.274339 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.047551    0.000000    0.274339 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003191    0.033196    0.053156    0.327495 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.033196    0.000000    0.327495 ^ _160_/B (sg13g2_nor2_1)
     1    0.050000    0.109432    0.100405    0.427900 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.109432    0.000000    0.427900 v sine_out[19] (out)
                                              0.427900   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.427900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277900   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _170_/A (sg13g2_nand2_1)
     1    0.050000    0.138490    0.177543    0.432241 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.138490    0.000000    0.432241 ^ sine_out[24] (out)
                                              0.432241   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.432241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282241   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _172_/A (sg13g2_nand2_1)
     1    0.050000    0.138490    0.177543    0.432241 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.138490    0.000000    0.432241 ^ sine_out[25] (out)
                                              0.432241   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.432241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282241   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _180_/A (sg13g2_nand2_1)
     1    0.050000    0.139541    0.177543    0.432241 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.139541    0.000000    0.432241 ^ sine_out[28] (out)
                                              0.432241   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.432241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282241   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.003054    0.042398    0.069838    0.308160 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.042398    0.000000    0.308160 v _179_/B (sg13g2_nand2_1)
     2    0.006529    0.029941    0.036518    0.344678 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.029941    0.000000    0.344678 ^ _281_/B (sg13g2_nor2_1)
     1    0.050000    0.108971    0.098558    0.443236 v _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.108971    0.000000    0.443236 v sine_out[8] (out)
                                              0.443236   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.443236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293236   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.054108    0.145461    0.232755    0.232755 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.145461    0.000000    0.232755 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.050000    0.203171    0.221508    0.454263 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.203171    0.000000    0.454263 v sine_out[31] (out)
                                              0.454263   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.454263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304263   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.054108    0.145461    0.232755    0.232755 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.145461    0.000000    0.232755 ^ _140_/B (sg13g2_nor2_1)
     5    0.015444    0.062771    0.082012    0.314767 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.062771    0.000000    0.314767 v _144_/A (sg13g2_nand2_1)
     2    0.006529    0.028695    0.037702    0.352469 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028695    0.000000    0.352469 ^ _212_/B (sg13g2_nor2_1)
     2    0.053050    0.115009    0.102400    0.454870 v _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.115009    0.000000    0.454870 v sine_out[2] (out)
                                              0.454870   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.454870   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304870   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _176_/B1 (sg13g2_o21ai_1)
     1    0.050000    0.185071    0.204524    0.459222 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.185071    0.000000    0.459222 ^ sine_out[27] (out)
                                              0.459222   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.459222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309222   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.147594    0.185483    0.463579 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.147594    0.000000    0.463579 v sine_out[16] (out)
                                              0.463579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.463579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313579   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.147594    0.185483    0.463579 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.147594    0.000000    0.463579 v sine_out[18] (out)
                                              0.463579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.463579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313579   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.147594    0.185483    0.463579 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.147594    0.000000    0.463579 v sine_out[20] (out)
                                              0.463579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.463579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313579   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.147594    0.185483    0.463579 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.147594    0.000000    0.463579 v sine_out[21] (out)
                                              0.463579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.463579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313579   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.147594    0.185483    0.463579 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.147594    0.000000    0.463579 v sine_out[22] (out)
                                              0.463579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.463579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313579   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _146_/A2 (sg13g2_o21ai_1)
     4    0.012389    0.071276    0.091953    0.322677 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.071276    0.000000    0.322677 v _147_/B (sg13g2_nand2_1)
     2    0.006529    0.026266    0.044689    0.367366 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.026266    0.000000    0.367366 ^ _275_/B (sg13g2_nor2_1)
     1    0.050000    0.108450    0.096473    0.463838 v _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.108450    0.000000    0.463838 v sine_out[3] (out)
                                              0.463838   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.463838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313838   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.215708    0.215708 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.215708 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012957    0.065706    0.079184    0.294892 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.065706    0.000000    0.294892 ^ _147_/B (sg13g2_nand2_1)
     2    0.006067    0.038271    0.051895    0.346787 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038271    0.000000    0.346787 v _149_/B (sg13g2_nand2_1)
     1    0.050000    0.138082    0.118353    0.465140 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.138082    0.000000    0.465140 ^ sine_out[15] (out)
                                              0.465140   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.465140   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315140   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.050000    0.149344    0.187646    0.465742 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.149344    0.000000    0.465742 v sine_out[17] (out)
                                              0.465742   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.465742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315742   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _167_/A (sg13g2_nor2_1)
     1    0.050000    0.110619    0.188226    0.466322 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.110619    0.000000    0.466322 v sine_out[23] (out)
                                              0.466322   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.466322   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316322   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _257_/B2 (sg13g2_a22oi_1)
     1    0.002448    0.035653    0.049462    0.247745 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.035653    0.000000    0.247745 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.003242    0.017931    0.046957    0.294702 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.017931    0.000000    0.294702 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.050000    0.202679    0.173370    0.468073 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.202679    0.000000    0.468073 v sine_out[1] (out)
                                              0.468073   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.468073   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318073   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.309707 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.309707 v _138_/A (sg13g2_nor2_1)
     2    0.006528    0.051103    0.058830    0.368537 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.051103    0.000000    0.368537 ^ _279_/B (sg13g2_nor2_1)
     1    0.050000    0.111969    0.110568    0.479105 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.111969    0.000000    0.479105 v sine_out[7] (out)
                                              0.479105   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.479105   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329105   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _181_/A (sg13g2_and2_1)
     4    0.012640    0.037111    0.098741    0.355989 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.037111    0.000000    0.355989 v _189_/B1 (sg13g2_o21ai_1)
     1    0.050000    0.166221    0.139079    0.495068 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.166221    0.000000    0.495068 ^ sine_out[32] (out)
                                              0.495068   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.495068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345068   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _222_/B1 (sg13g2_a21oi_1)
     2    0.008641    0.055705    0.061603    0.259886 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.055705    0.000000    0.259886 ^ _241_/A (sg13g2_nand2_1)
     1    0.003050    0.023531    0.037140    0.297026 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.023531    0.000000    0.297026 v _242_/C (sg13g2_nand3_1)
     1    0.003427    0.022965    0.028963    0.325988 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.022965    0.000000    0.325988 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.050000    0.202429    0.169326    0.495315 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.202429    0.000000    0.495315 v sine_out[0] (out)
                                              0.495315   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.495315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345315   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _143_/A (sg13g2_nor2_1)
     2    0.006429    0.052656    0.076073    0.330772 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.052656    0.000000    0.330772 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.036727    0.048669    0.379441 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.036727    0.000000    0.379441 v _145_/B (sg13g2_nand2_1)
     1    0.050000    0.138082    0.117530    0.496971 ^ _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.138082    0.000000    0.496971 ^ sine_out[14] (out)
                                              0.496971   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.496971   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346971   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _130_/B (sg13g2_nor2_1)
     2    0.005863    0.049869    0.059243    0.337339 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.049869    0.000000    0.337339 v _136_/B (sg13g2_nand2b_1)
     4    0.012769    0.046632    0.052424    0.389764 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.046632    0.000000    0.389764 ^ _276_/A (sg13g2_nor2_1)
     1    0.050000    0.113386    0.110221    0.499985 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.113386    0.000000    0.499985 v sine_out[4] (out)
                                              0.499985   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.499985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349985   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _130_/B (sg13g2_nor2_1)
     2    0.005863    0.049869    0.059243    0.337339 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.049869    0.000000    0.337339 v _136_/B (sg13g2_nand2b_1)
     4    0.012769    0.046632    0.052424    0.389764 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.046632    0.000000    0.389764 ^ _277_/A (sg13g2_nor2_1)
     1    0.050000    0.114203    0.110221    0.499985 v _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.114203    0.000000    0.499985 v sine_out[5] (out)
                                              0.499985   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.499985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349985   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _130_/B (sg13g2_nor2_1)
     2    0.005863    0.049869    0.059243    0.337339 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.049869    0.000000    0.337339 v _136_/B (sg13g2_nand2b_1)
     4    0.012769    0.046632    0.052424    0.389764 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.046632    0.000000    0.389764 ^ _278_/A (sg13g2_nor2_1)
     1    0.050000    0.114203    0.110221    0.499985 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.114203    0.000000    0.499985 v sine_out[6] (out)
                                              0.499985   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.499985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349985   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _181_/B (sg13g2_and2_1)
     4    0.013287    0.046848    0.118102    0.396198 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.046848    0.000000    0.396198 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.112116    0.108599    0.504797 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.112116    0.000000    0.504797 v sine_out[29] (out)
                                              0.504797   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.504797   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354797   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _181_/B (sg13g2_and2_1)
     4    0.013287    0.046848    0.118102    0.396198 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.046848    0.000000    0.396198 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.112116    0.108599    0.504797 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.112116    0.000000    0.504797 v sine_out[30] (out)
                                              0.504797   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.504797   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354797   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.113684    0.114821    0.511510 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.113684    0.000000    0.511510 v sine_out[10] (out)
                                              0.511510   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.511510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361510   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.113684    0.114821    0.511510 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.113684    0.000000    0.511510 v sine_out[11] (out)
                                              0.511510   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.511510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361510   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.113684    0.114821    0.511510 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.113684    0.000000    0.511510 v sine_out[13] (out)
                                              0.511510   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.511510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361510   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.113684    0.114821    0.511510 v _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.113684    0.000000    0.511510 v sine_out[9] (out)
                                              0.511510   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.511510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361510   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _259_/B (sg13g2_or2_1)
     1    0.003500    0.018579    0.058111    0.503648 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.018579    0.000000    0.503648 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002979    0.055301    0.028400    0.532048 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.055301    0.000000    0.532048 v _261_/B1 (sg13g2_a21oi_1)
     1    0.003191    0.051706    0.049155    0.581203 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.051706    0.000000    0.581203 ^ _262_/B (sg13g2_nor2_1)
     1    0.003280    0.046575    0.027218    0.608421 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.046575    0.000000    0.608421 v _265_/B (sg13g2_nor3_1)
     1    0.003389    0.064993    0.066931    0.675353 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.064993    0.000000    0.675353 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.050000    0.235726    0.194900    0.870253 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.235726    0.000000    0.870253 v sine_out[1] (out)
                                              0.870253   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.870253   data arrival time
---------------------------------------------------------------------------------------------
                                              2.979747   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _140_/A (sg13g2_nor2_1)
     5    0.015444    0.067451    0.089777    0.328099 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.067451    0.000000    0.328099 v _224_/B (sg13g2_nand2_1)
     2    0.005823    0.039843    0.041898    0.369997 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.039843    0.000000    0.369997 ^ _243_/C (sg13g2_nand3_1)
     2    0.006651    0.062697    0.069863    0.439860 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.062697    0.000000    0.439860 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003189    0.053619    0.064566    0.504425 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.053619    0.000000    0.504425 ^ _248_/C (sg13g2_nor3_1)
     1    0.003275    0.052067    0.029668    0.534093 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.052067    0.000000    0.534093 v _255_/B (sg13g2_nor4_1)
     1    0.003253    0.084182    0.096565    0.630658 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.084182    0.000000    0.630658 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.050000    0.214061    0.199616    0.830274 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.214061    0.000000    0.830274 v sine_out[0] (out)
                                              0.830274   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.830274   data arrival time
---------------------------------------------------------------------------------------------
                                              3.019726   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.526281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.526281 v _212_/B (sg13g2_nor2_1)
     2    0.053352    0.292320    0.230026    0.756307 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.292320    0.000000    0.756307 ^ sine_out[2] (out)
                                              0.756307   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.756307   data arrival time
---------------------------------------------------------------------------------------------
                                              3.093693   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.333544 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.333544 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.398303 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.398303 v _155_/B1 (sg13g2_a221oi_1)
     1    0.050000    0.438292    0.347535    0.745838 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.438292    0.000000    0.745838 ^ sine_out[17] (out)
                                              0.745838   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.745838   data arrival time
---------------------------------------------------------------------------------------------
                                              3.104162   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _147_/A (sg13g2_nand2_1)
     2    0.006067    0.044814    0.049466    0.524307 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.044814    0.000000    0.524307 v _275_/B (sg13g2_nor2_1)
     1    0.050000    0.275818    0.216341    0.740648 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.275818    0.000000    0.740648 ^ sine_out[3] (out)
                                              0.740648   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.740648   data arrival time
---------------------------------------------------------------------------------------------
                                              3.109352   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012957    0.118403    0.130023    0.351438 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.118403    0.000000    0.351438 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.058349    0.076463    0.427901 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.058349    0.000000    0.427901 v _189_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.345524    0.278208    0.706109 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.345524    0.000000    0.706109 ^ sine_out[32] (out)
                                              0.706109   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.706109   data arrival time
---------------------------------------------------------------------------------------------
                                              3.143891   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _187_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.339745    0.278304    0.697935 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.339745    0.000000    0.697935 ^ sine_out[31] (out)
                                              0.697935   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.697935   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152065   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _143_/B (sg13g2_nor2_1)
     2    0.006109    0.054033    0.037128    0.482665 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054033    0.000000    0.482665 v _144_/B (sg13g2_nand2_1)
     2    0.006529    0.033792    0.039810    0.522475 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.033792    0.000000    0.522475 ^ _145_/B (sg13g2_nand2_1)
     1    0.050000    0.202015    0.171066    0.693542 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.202015    0.000000    0.693542 v sine_out[14] (out)
                                              0.693542   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.693542   data arrival time
---------------------------------------------------------------------------------------------
                                              3.156458   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _143_/B (sg13g2_nor2_1)
     2    0.006109    0.054033    0.037128    0.482665 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054033    0.000000    0.482665 v _147_/A (sg13g2_nand2_1)
     2    0.006529    0.038646    0.035595    0.518260 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038646    0.000000    0.518260 ^ _149_/B (sg13g2_nand2_1)
     1    0.050000    0.202015    0.173050    0.691310 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.202015    0.000000    0.691310 v sine_out[15] (out)
                                              0.691310   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.691310   data arrival time
---------------------------------------------------------------------------------------------
                                              3.158690   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _125_/A (sg13g2_inv_1)
    10    0.031428    0.097220    0.106190    0.304473 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.097220    0.000000    0.304473 ^ _161_/A (sg13g2_nand2_1)
     3    0.009588    0.059452    0.071922    0.376395 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059452    0.000000    0.376395 v _177_/B (sg13g2_nand2_1)
     3    0.009520    0.064374    0.048300    0.424695 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064374    0.000000    0.424695 ^ _179_/A (sg13g2_nand2_1)
     2    0.006067    0.041212    0.049604    0.474298 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041212    0.000000    0.474298 v _281_/B (sg13g2_nor2_1)
     1    0.050000    0.275536    0.214760    0.689058 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.275536    0.000000    0.689058 ^ sine_out[8] (out)
                                              0.689058   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.689058   data arrival time
---------------------------------------------------------------------------------------------
                                              3.160942   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _168_/B (sg13g2_nor2_1)
     2    0.006109    0.053875    0.037126    0.482663 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053875    0.000000    0.482663 v _171_/B (sg13g2_nand2_1)
     1    0.003338    0.028062    0.032553    0.515216 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.028062    0.000000    0.515216 ^ _172_/B (sg13g2_nand2_1)
     1    0.050000    0.227273    0.168725    0.683941 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.227273    0.000000    0.683941 v sine_out[25] (out)
                                              0.683941   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.683941   data arrival time
---------------------------------------------------------------------------------------------
                                              3.166059   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _168_/B (sg13g2_nor2_1)
     2    0.006109    0.053875    0.037126    0.482663 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053875    0.000000    0.482663 v _169_/B (sg13g2_nand2_1)
     1    0.003338    0.025872    0.032553    0.515216 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.025872    0.000000    0.515216 ^ _170_/B (sg13g2_nand2_1)
     1    0.050000    0.227273    0.167830    0.683046 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.227273    0.000000    0.683046 v sine_out[24] (out)
                                              0.683046   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.683046   data arrival time
---------------------------------------------------------------------------------------------
                                              3.166954   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.337432 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.337432 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.456487 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.456487 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.050000    0.214715    0.218111    0.674598 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.214715    0.000000    0.674598 v sine_out[29] (out)
                                              0.674598   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.674598   data arrival time
---------------------------------------------------------------------------------------------
                                              3.175402   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.337432 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.337432 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.456487 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.456487 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.242198    0.211311    0.667798 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.242198    0.000000    0.667798 v sine_out[10] (out)
                                              0.667798   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.667798   data arrival time
---------------------------------------------------------------------------------------------
                                              3.182202   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.337432 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.337432 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.456487 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.456487 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.211975    0.211311    0.667798 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.211975    0.000000    0.667798 v sine_out[21] (out)
                                              0.667798   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.667798   data arrival time
---------------------------------------------------------------------------------------------
                                              3.182202   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012957    0.118403    0.130023    0.351438 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.118403    0.000000    0.351438 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.058349    0.076463    0.427901 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.058349    0.000000    0.427901 v _186_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.278153    0.232185    0.660086 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.278153    0.000000    0.660086 ^ sine_out[30] (out)
                                              0.660086   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.660086   data arrival time
---------------------------------------------------------------------------------------------
                                              3.189914   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _148_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.288133    0.232262    0.651894 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.288133    0.000000    0.651894 ^ sine_out[16] (out)
                                              0.651894   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.651894   data arrival time
---------------------------------------------------------------------------------------------
                                              3.198106   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012957    0.118403    0.130023    0.351438 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.118403    0.000000    0.351438 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.058349    0.076463    0.427901 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.058349    0.000000    0.427901 v _278_/B (sg13g2_nor2_1)
     1    0.050000    0.269597    0.222280    0.650181 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.269597    0.000000    0.650181 ^ sine_out[6] (out)
                                              0.650181   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.650181   data arrival time
---------------------------------------------------------------------------------------------
                                              3.199819   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _156_/A_N (sg13g2_nand2b_1)
     2    0.006605    0.042659    0.100528    0.377732 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042659    0.000000    0.377732 v _176_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.342521    0.271206    0.648938 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.342521    0.000000    0.648938 ^ sine_out[27] (out)
                                              0.648938   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.648938   data arrival time
---------------------------------------------------------------------------------------------
                                              3.201062   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.041305    0.112470    0.210194    0.210194 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.112470    0.000000    0.210194 ^ _125_/A (sg13g2_inv_1)
    10    0.031165    0.087165    0.109384    0.319578 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.087165    0.000000    0.319578 v _161_/A (sg13g2_nand2_1)
     3    0.010013    0.046144    0.053381    0.372959 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.046144    0.000000    0.372959 ^ _177_/B (sg13g2_nand2_1)
     3    0.009218    0.081712    0.056834    0.429792 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.081712    0.000000    0.429792 v _179_/A (sg13g2_nand2_1)
     2    0.006529    0.036469    0.042271    0.472063 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.036469    0.000000    0.472063 ^ _180_/B (sg13g2_nand2_1)
     1    0.050000    0.227273    0.172160    0.644223 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.227273    0.000000    0.644223 v sine_out[28] (out)
                                              0.644223   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.644223   data arrival time
---------------------------------------------------------------------------------------------
                                              3.205777   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.380255 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.380255 v _138_/B (sg13g2_nor2_1)
     2    0.006528    0.063320    0.069617    0.449872 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.063320    0.000000    0.449872 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.242198    0.190595    0.640467 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.242198    0.000000    0.640467 v sine_out[13] (out)
                                              0.640467   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.640467   data arrival time
---------------------------------------------------------------------------------------------
                                              3.209533   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.332200 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.332200 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067346    0.078097    0.410297 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067346    0.000000    0.410297 v _276_/A (sg13g2_nor2_1)
     1    0.050000    0.269935    0.224843    0.635140 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.269935    0.000000    0.635140 ^ sine_out[4] (out)
                                              0.635140   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.635140   data arrival time
---------------------------------------------------------------------------------------------
                                              3.214860   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.332200 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.332200 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067346    0.078097    0.410297 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067346    0.000000    0.410297 v _277_/A (sg13g2_nor2_1)
     1    0.050000    0.269391    0.224843    0.635140 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.269391    0.000000    0.635140 ^ sine_out[5] (out)
                                              0.635140   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.635140   data arrival time
---------------------------------------------------------------------------------------------
                                              3.214860   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.332200 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.332200 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067346    0.078097    0.410297 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067346    0.000000    0.410297 v _279_/A (sg13g2_nor2_1)
     1    0.050000    0.269355    0.224843    0.635140 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.269355    0.000000    0.635140 ^ sine_out[7] (out)
                                              0.635140   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.635140   data arrival time
---------------------------------------------------------------------------------------------
                                              3.214860   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _151_/B (sg13g2_nand2_1)
     5    0.015868    0.085965    0.102041    0.379245 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.085965    0.000000    0.379245 ^ _159_/B1 (sg13g2_a21oi_1)
     1    0.003013    0.038792    0.034754    0.413999 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.038792    0.000000    0.413999 v _160_/B (sg13g2_nor2_1)
     1    0.050000    0.275536    0.213698    0.627697 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.275536    0.000000    0.627697 ^ sine_out[19] (out)
                                              0.627697   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.627697   data arrival time
---------------------------------------------------------------------------------------------
                                              3.222303   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.333544 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.333544 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.398303 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.398303 v _283_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.280708    0.229278    0.627581 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.280708    0.000000    0.627581 ^ sine_out[11] (out)
                                              0.627581   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.627581   data arrival time
---------------------------------------------------------------------------------------------
                                              3.222419   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.333544 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.333544 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.398303 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.398303 v _165_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.288133    0.229278    0.627581 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.288133    0.000000    0.627581 ^ sine_out[22] (out)
                                              0.627581   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.627581   data arrival time
---------------------------------------------------------------------------------------------
                                              3.222419   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.380255 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.380255 v _156_/B (sg13g2_nand2b_1)
     2    0.007156    0.048529    0.057858    0.438113 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.048529    0.000000    0.438113 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.233691    0.184493    0.622606 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.233691    0.000000    0.622606 v sine_out[18] (out)
                                              0.622606   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.622606   data arrival time
---------------------------------------------------------------------------------------------
                                              3.227394   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _151_/B (sg13g2_nand2_1)
     5    0.015868    0.085965    0.102041    0.379245 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.085965    0.000000    0.379245 ^ _166_/B (sg13g2_nor2_1)
     1    0.003013    0.025752    0.033804    0.413049 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.025752    0.000000    0.413049 v _167_/B (sg13g2_nor2_1)
     1    0.050000    0.275536    0.207976    0.621025 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.275536    0.000000    0.621025 ^ sine_out[23] (out)
                                              0.621025   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.621025   data arrival time
---------------------------------------------------------------------------------------------
                                              3.228975   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _131_/A (sg13g2_or2_1)
     6    0.018025    0.051818    0.131099    0.388348 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.051818    0.000000    0.388348 v _280_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.280708    0.227091    0.615439 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.280708    0.000000    0.615439 ^ sine_out[9] (out)
                                              0.615439   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.615439   data arrival time
---------------------------------------------------------------------------------------------
                                              3.234561   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _125_/A (sg13g2_inv_1)
    10    0.031428    0.097220    0.106190    0.304473 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.097220    0.000000    0.304473 ^ _161_/A (sg13g2_nand2_1)
     3    0.009588    0.059452    0.071922    0.376395 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059452    0.000000    0.376395 v _162_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.288133    0.232582    0.608977 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.288133    0.000000    0.608977 ^ sine_out[20] (out)
                                              0.608977   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.608977   data arrival time
---------------------------------------------------------------------------------------------
                                              3.241024   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _141_/A (sg13g2_or2_1)
     3    0.009725    0.036138    0.098831    0.337153 ^ _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.036138    0.000000    0.337153 ^ _173_/A2 (sg13g2_o21ai_1)
     2    0.006162    0.054193    0.047524    0.384677 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.054193    0.000000    0.384677 v _174_/B (sg13g2_nand2_1)
     1    0.003338    0.025903    0.032631    0.417308 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.025903    0.000000    0.417308 ^ _175_/B (sg13g2_nand2_1)
     1    0.050000    0.227273    0.167843    0.585151 v _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.227273    0.000000    0.585151 v sine_out[26] (out)
                                              0.585151   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.585151   data arrival time
---------------------------------------------------------------------------------------------
                                              3.264849   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _215_/A (sg13g2_nand3_1)
     2    0.005952    0.085943    0.104607    0.407579 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.085943    0.000000    0.407579 v _284_/B (sg13g2_and2_1)
     1    0.050000    0.110094    0.146021    0.553600 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.110094    0.000000    0.553600 v sine_out[12] (out)
                                              0.553600   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.553600   data arrival time
---------------------------------------------------------------------------------------------
                                              3.296400   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.059237    0.158676    0.241792    0.241792 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.158676    0.000000    0.241792 ^ _127_/A (sg13g2_inv_1)
     1    0.050000    0.133234    0.163533    0.405325 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.133234    0.000000    0.405325 v signB (out)
                                              0.405325   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.405325   data arrival time
---------------------------------------------------------------------------------------------
                                              3.444675   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.059237    0.158676    0.241792    0.241792 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.158676    0.000000    0.241792 ^ sign (out)
                                              0.241792   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.241792   data arrival time
---------------------------------------------------------------------------------------------
                                              3.608208   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.526281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.526281 v _212_/B (sg13g2_nor2_1)
     2    0.053352    0.292320    0.230026    0.756307 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.292320    0.000000    0.756307 ^ _213_/C (sg13g2_nand3_1)
     2    0.008766    0.093337    0.122572    0.878879 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.093337    0.000000    0.878879 v _214_/B (sg13g2_xnor2_1)
     1    0.001523    0.036722    0.074876    0.953755 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.036722    0.000000    0.953755 v _300_/D (sg13g2_dfrbpq_1)
                                              0.953755   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.058091    4.791909   library setup time
                                              4.791909   data required time
---------------------------------------------------------------------------------------------
                                              4.791909   data required time
                                             -0.953755   data arrival time
---------------------------------------------------------------------------------------------
                                              3.838154   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.526281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.526281 v _212_/B (sg13g2_nor2_1)
     2    0.053352    0.292320    0.230026    0.756307 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.292320    0.000000    0.756307 ^ _213_/C (sg13g2_nand3_1)
     2    0.008766    0.093337    0.122572    0.878879 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.093337    0.000000    0.878879 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003101    0.056421    0.041663    0.920542 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.056421    0.000000    0.920542 ^ _219_/A (sg13g2_inv_1)
     1    0.001523    0.015731    0.022423    0.942964 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.015731    0.000000    0.942964 v _301_/D (sg13g2_dfrbpq_1)
                                              0.942964   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.052458    4.797542   library setup time
                                              4.797542   data required time
---------------------------------------------------------------------------------------------
                                              4.797542   data required time
                                             -0.942964   data arrival time
---------------------------------------------------------------------------------------------
                                              3.854578   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.605165 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.605165 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008760    0.062414    0.075824    0.680988 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.062414    0.000000    0.680988 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006136    0.071221    0.078685    0.759673 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.071221    0.000000    0.759673 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001496    0.040375    0.067536    0.827209 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.040375    0.000000    0.827209 ^ _299_/D (sg13g2_dfrbpq_1)
                                              0.827209   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.071927    4.778073   library setup time
                                              4.778073   data required time
---------------------------------------------------------------------------------------------
                                              4.778073   data required time
                                             -0.827209   data arrival time
---------------------------------------------------------------------------------------------
                                              3.950865   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.605165 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.605165 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008760    0.062414    0.075824    0.680988 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.062414    0.000000    0.680988 v _208_/B (sg13g2_xor2_1)
     1    0.001523    0.032668    0.068972    0.749960 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.032668    0.000000    0.749960 v _298_/D (sg13g2_dfrbpq_1)
                                              0.749960   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.057003    4.792997   library setup time
                                              4.792997   data required time
---------------------------------------------------------------------------------------------
                                              4.792997   data required time
                                             -0.749960   data arrival time
---------------------------------------------------------------------------------------------
                                              4.043036   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.605165 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.605165 ^ _204_/B (sg13g2_xor2_1)
     1    0.001496    0.034728    0.074446    0.679611 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034728    0.000000    0.679611 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.679611   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.070574    4.779426   library setup time
                                              4.779426   data required time
---------------------------------------------------------------------------------------------
                                              4.779426   data required time
                                             -0.679611   data arrival time
---------------------------------------------------------------------------------------------
                                              4.099815   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _200_/A (sg13g2_xor2_1)
     1    0.001523    0.036207    0.072134    0.581508 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036207    0.000000    0.581508 v _296_/D (sg13g2_dfrbpq_1)
                                              0.581508   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.057953    4.792048   library setup time
                                              4.792048   data required time
---------------------------------------------------------------------------------------------
                                              4.792048   data required time
                                             -0.581508   data arrival time
---------------------------------------------------------------------------------------------
                                              4.210539   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _196_/A (sg13g2_xor2_1)
     1    0.001496    0.034531    0.078763    0.506568 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.034531    0.000000    0.506568 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.506568   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.070527    4.779473   library setup time
                                              4.779473   data required time
---------------------------------------------------------------------------------------------
                                              4.779473   data required time
                                             -0.506568   data arrival time
---------------------------------------------------------------------------------------------
                                              4.272905   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009276    0.089581    0.102082    0.340404 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.089581    0.000000    0.340404 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001496    0.043546    0.072020    0.412424 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.043546    0.000000    0.412424 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.412424   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.072687    4.777313   library setup time
                                              4.777313   data required time
---------------------------------------------------------------------------------------------
                                              4.777313   data required time
                                             -0.412424   data arrival time
---------------------------------------------------------------------------------------------
                                              4.364889   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.309707 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.309707 v _293_/D (sg13g2_dfrbpq_1)
                                              0.309707   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.064598    4.785402   library setup time
                                              4.785402   data required time
---------------------------------------------------------------------------------------------
                                              4.785402   data required time
                                             -0.309707   data arrival time
---------------------------------------------------------------------------------------------
                                              4.475695   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _259_/B (sg13g2_or2_1)
     1    0.003500    0.018579    0.058111    0.503648 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.018579    0.000000    0.503648 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002979    0.055301    0.028400    0.532048 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.055301    0.000000    0.532048 v _261_/B1 (sg13g2_a21oi_1)
     1    0.003191    0.051706    0.049155    0.581203 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.051706    0.000000    0.581203 ^ _262_/B (sg13g2_nor2_1)
     1    0.003280    0.046575    0.027218    0.608421 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.046575    0.000000    0.608421 v _265_/B (sg13g2_nor3_1)
     1    0.003389    0.064993    0.066931    0.675353 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.064993    0.000000    0.675353 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.050000    0.235726    0.194900    0.870253 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.235726    0.000000    0.870253 v sine_out[1] (out)
                                              0.870253   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.870253   data arrival time
---------------------------------------------------------------------------------------------
                                              2.979747   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_297_/Q                                   8     29    -21 (VIOLATED)
_298_/Q                                   8     25    -17 (VIOLATED)
_299_/Q                                   8     25    -17 (VIOLATED)
_294_/Q                                   8     16     -8 (VIOLATED)
_295_/Q                                   8     15     -7 (VIOLATED)
_293_/Q                                   8     14     -6 (VIOLATED)
_301_/Q                                   8     13     -5 (VIOLATED)
_296_/Q                                   8     12     -4 (VIOLATED)
_125_/Y                                   8     10     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 179 unannotated drivers.
 clk
 rst
 _125_/Y
 _126_/Y
 _127_/Y
 _128_/Y
 _129_/Y
 _130_/Y
 _131_/X
 _132_/Y
 _133_/Y
 _134_/Y
 _135_/Y
 _136_/Y
 _137_/Y
 _138_/Y
 _139_/Y
 _140_/Y
 _141_/X
 _142_/X
 _143_/Y
 _144_/Y
 _145_/Y
 _146_/Y
 _147_/Y
 _148_/Y
 _149_/Y
 _150_/X
 _151_/Y
 _152_/Y
 _153_/Y
 _154_/Y
 _155_/Y
 _156_/Y
 _157_/Y
 _158_/Y
 _159_/Y
 _160_/Y
 _161_/Y
 _162_/Y
 _163_/Y
 _164_/Y
 _165_/Y
 _166_/Y
 _167_/Y
 _168_/Y
 _169_/Y
 _170_/Y
 _171_/Y
 _172_/Y
 _173_/Y
 _174_/Y
 _175_/Y
 _176_/Y
 _177_/Y
 _178_/Y
 _179_/Y
 _180_/Y
 _181_/X
 _182_/Y
 _183_/X
 _184_/Y
 _185_/Y
 _186_/Y
 _187_/Y
 _188_/Y
 _189_/Y
 _190_/Y
 _191_/Y
 _192_/Y
 _193_/Y
 _194_/X
 _195_/X
 _196_/X
 _197_/Y
 _198_/Y
 _199_/Y
 _200_/X
 _201_/X
 _202_/X
 _203_/Y
 _204_/X
 _205_/Y
 _206_/Y
 _207_/Y
 _208_/X
 _209_/Y
 _210_/Y
 _211_/Y
 _212_/Y
 _213_/Y
 _214_/Y
 _215_/Y
 _216_/Y
 _217_/Y
 _218_/Y
 _219_/Y
 _220_/X
 _221_/Y
 _222_/Y
 _223_/X
 _224_/Y
 _225_/Y
 _226_/X
 _227_/Y
 _228_/Y
 _229_/Y
 _230_/Y
 _231_/Y
 _232_/Y
 _233_/Y
 _234_/Y
 _235_/Y
 _236_/Y
 _237_/Y
 _238_/Y
 _239_/X
 _240_/Y
 _241_/Y
 _242_/Y
 _243_/Y
 _244_/Y
 _245_/Y
 _246_/Y
 _247_/Y
 _248_/Y
 _249_/Y
 _250_/Y
 _251_/Y
 _252_/Y
 _253_/Y
 _254_/Y
 _255_/Y
 _256_/Y
 _257_/Y
 _258_/Y
 _259_/X
 _260_/Y
 _261_/Y
 _262_/Y
 _263_/Y
 _264_/Y
 _265_/Y
 _266_/X
 _267_/Y
 _268_/Y
 _269_/Y
 _270_/Y
 _271_/Y
 _272_/Y
 _273_/Y
 _274_/Y
 _275_/Y
 _276_/Y
 _277_/Y
 _278_/Y
 _279_/Y
 _280_/Y
 _281_/Y
 _282_/Y
 _283_/Y
 _284_/X
 _285_/Y
 _286_/Y
 _287_/Y
 _288_/Y
 _289_/Y
 _290_/Y
 _291_/Y
 _292_/Y
 _293_/Q
 _294_/Q
 _295_/Q
 _296_/Q
 _297_/Q
 _298_/Q
 _299_/Q
 _300_/Q
 _301_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 9
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 9
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.137104e-04 0.000000e+00 9.376656e-09 1.137198e-04  98.9%
Combinational        3.286850e-07 8.714438e-07 4.345063e-08 1.243580e-06   1.1%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.140391e-04 8.714438e-07 5.282729e-08 1.149633e-04 100.0%
                            99.2%         0.8%         0.0%
%OL_METRIC_F power__internal__total 0.00011403905955376104
%OL_METRIC_F power__switching__total 8.714437740309222e-7
%OL_METRIC_F power__leakage__total 5.2827289209744777e-8
%OL_METRIC_F power__total 0.00011496333172544837

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.15000000277555764
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.000000 source latency _293_/CLK ^
0.000000 target latency _293_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.15000000277555764
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.000000 source latency _293_/CLK ^
0.000000 target latency _293_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.07596269661633989
nom_fast_1p32V_m40C: 0.07596269661633989
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 2.979747199989697
nom_fast_1p32V_m40C: 2.979747199989697
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.132923
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.838154
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.000000         network latency _293_/CLK
        0.000000 network latency _293_/CLK
---------------
0.000000 0.000000 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.000000         network latency _293_/CLK
        0.000000 network latency _293_/CLK
---------------
0.000000 0.000000 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.16 fmax = 860.70
%OL_END_REPORT
Writing SDF files for all corners…
