verilog xil_defaultlib --include "../../../../QCS.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../QCS.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_1/sim/design_1_microblaze_0_xlconcat_1.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ip/design_1_blink_0_2/sim/design_1_blink_0_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
