-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Divide_by_zero_handler_block.vhd
-- Created: 2024-10-04 15:18:53
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Divide_by_zero_handler_block
-- Source Path: HDLRx/full_rx/rx_demodulator_full/channel_estimation_and_equalization/Channel Equalization/equalizer/Real 
-- Divide HDL Optimized1/ForEach - Real Divide/Divide by zero handle
-- Hierarchy Level: 7
-- Model version: 1.101
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_Divide_by_zero_handler_block IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        yIn                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        yOut                              :   OUT   std_logic_vector(11 DOWNTO 0)  -- sfix12_En10
        );
END full_rx_ip_src_Divide_by_zero_handler_block;


ARCHITECTURE rtl OF full_rx_ip_src_Divide_by_zero_handler_block IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_Compare_To_Zero_block
    PORT( u                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_Compare_To_Zero_block
    USE ENTITY work.full_rx_ip_src_Compare_To_Zero_block(rtl);

  -- Signals
  SIGNAL Compare_To_Zero_out1             : std_logic;
  SIGNAL Delay13_out1                     : std_logic;
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL Constant3_out1                   : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL Constant4_out1                   : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL Switch_out1                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL Delay3_out1                      : signed(11 DOWNTO 0);  -- sfix12_En10

BEGIN
  u_Compare_To_Zero : full_rx_ip_src_Compare_To_Zero_block
    PORT MAP( u => yIn,  -- sfix16_En14
              y => Compare_To_Zero_out1
              );

  Delay13_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay13_out1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Delay13_out1 <= Compare_To_Zero_out1;
      END IF;
    END IF;
  END PROCESS Delay13_process;


  
  switch_compare_1 <= '1' WHEN Delay13_out1 > '0' ELSE
      '0';

  Constant3_out1 <= to_signed(-16#800#, 12);

  Constant4_out1 <= to_signed(16#7FF#, 12);

  
  Switch_out1 <= Constant3_out1 WHEN switch_compare_1 = '0' ELSE
      Constant4_out1;

  Delay3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_out1 <= to_signed(16#000#, 12);
      ELSIF enb_1_2_0 = '1' THEN
        Delay3_out1 <= Switch_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  yOut <= std_logic_vector(Delay3_out1);

END rtl;

