

================================================================
== Vivado HLS Report for 'readmem'
================================================================
* Date:           Fri Dec 25 16:44:36 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       baseline
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 6.888 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42| 0.560 us | 0.560 us |   42|   42|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- A       |       20|       20|         2|          -|          -|    10|    no    |
        |- B       |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    159|    -|
|FIFO             |        0|      -|       5|     44|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    108|    -|
|Register         |        -|      -|      86|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      91|    311|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |req_strm_V_fifo_U  |        0|  5|   0|    -|     4|   32|      128|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0|  5|   0|    0|     4|   32|      128|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_187_p2        |     +    |      0|  0|  13|           4|           1|
    |i_fu_210_p2          |     +    |      0|  0|  13|           4|           1|
    |sum_fu_227_p2        |     +    |      0|  0|  39|          32|          32|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_121     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln20_fu_181_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_198_p2  |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln40_fu_204_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln43_fu_216_p2  |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state3      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4      |    or    |      0|  0|   2|           1|           1|
    |sum_1_fu_233_p3      |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 159|         117|          83|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |i_0_i2_reg_170    |   9|          2|    4|          8|
    |i_0_i_reg_146     |   9|          2|    4|          8|
    |in_strm_V_blk_n   |   9|          2|    1|          2|
    |out_strm_V_blk_n  |   9|          2|    1|          2|
    |req_strm_V_din    |  15|          3|   32|         96|
    |tb_address0       |  15|          3|    4|         12|
    |tmp_1_reg_157     |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 108|         22|   79|        198|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |i_0_i2_reg_170     |   4|   0|    4|          0|
    |i_0_i_reg_146      |   4|   0|    4|          0|
    |i_1_reg_249        |   4|   0|    4|          0|
    |i_reg_270          |   4|   0|    4|          0|
    |icmp_ln43_reg_275  |   1|   0|    1|          0|
    |tmp_1_reg_157      |  32|   0|   32|          0|
    |tmp_reg_254        |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  86|   0|   86|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    readmem   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    readmem   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    readmem   | return value |
|in_strm_V_dout     |  in |   32|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_empty_n  |  in |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_read     | out |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|out_strm_V_din     | out |   32|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_full_n  |  in |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_write   | out |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|tb_address0        | out |    4|  ap_memory |      tb      |     array    |
|tb_ce0             | out |    1|  ap_memory |      tb      |     array    |
|tb_q0              |  in |   32|  ap_memory |      tb      |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

