ARM GAS  /tmp/ccT3btxY.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"lis3dh_reg.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.lis3dh_read_reg,"ax",%progbits
  16              		.align	1
  17              		.global	lis3dh_read_reg
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	lis3dh_read_reg:
  25              	.LVL0:
  26              	.LFB0:
  27              		.file 1 "Inc/lis3dh_reg.c"
   1:Inc/lis3dh_reg.c **** /**
   2:Inc/lis3dh_reg.c ****   ******************************************************************************
   3:Inc/lis3dh_reg.c ****   * @file    lis3dh_reg.c
   4:Inc/lis3dh_reg.c ****   * @author  Sensors Software Solution Team
   5:Inc/lis3dh_reg.c ****   * @brief   LIS3DH driver file
   6:Inc/lis3dh_reg.c ****   ******************************************************************************
   7:Inc/lis3dh_reg.c ****   * @attention
   8:Inc/lis3dh_reg.c ****   *
   9:Inc/lis3dh_reg.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Inc/lis3dh_reg.c ****   * All rights reserved.</center></h2>
  11:Inc/lis3dh_reg.c ****   *
  12:Inc/lis3dh_reg.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Inc/lis3dh_reg.c ****   * the "License"; You may not use this file except in compliance with the
  14:Inc/lis3dh_reg.c ****   * License. You may obtain a copy of the License at:
  15:Inc/lis3dh_reg.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Inc/lis3dh_reg.c ****   *
  17:Inc/lis3dh_reg.c ****   ******************************************************************************
  18:Inc/lis3dh_reg.c ****   */
  19:Inc/lis3dh_reg.c **** 
  20:Inc/lis3dh_reg.c **** #include "lis3dh_reg.h"
  21:Inc/lis3dh_reg.c **** 
  22:Inc/lis3dh_reg.c **** /**
  23:Inc/lis3dh_reg.c ****   * @defgroup  LIS3DH
  24:Inc/lis3dh_reg.c ****   * @brief     This file provides a set of functions needed to drive the
  25:Inc/lis3dh_reg.c ****   *            lis3dh enanced inertial module.
  26:Inc/lis3dh_reg.c ****   * @{
  27:Inc/lis3dh_reg.c ****   *
  28:Inc/lis3dh_reg.c ****   */
  29:Inc/lis3dh_reg.c **** 
  30:Inc/lis3dh_reg.c **** /**
  31:Inc/lis3dh_reg.c ****   * @defgroup  LIS3DH_Interfaces_Functions
ARM GAS  /tmp/ccT3btxY.s 			page 2


  32:Inc/lis3dh_reg.c ****   * @brief     This section provide a set of functions used to read and
  33:Inc/lis3dh_reg.c ****   *            write a generic register of the device.
  34:Inc/lis3dh_reg.c ****   *            MANDATORY: return 0 -> no Error.
  35:Inc/lis3dh_reg.c ****   * @{
  36:Inc/lis3dh_reg.c ****   *
  37:Inc/lis3dh_reg.c ****   */
  38:Inc/lis3dh_reg.c **** 
  39:Inc/lis3dh_reg.c **** /**
  40:Inc/lis3dh_reg.c ****   * @brief  Read generic device register
  41:Inc/lis3dh_reg.c ****   *
  42:Inc/lis3dh_reg.c ****   * @param  ctx   read / write interface definitions(ptr)
  43:Inc/lis3dh_reg.c ****   * @param  reg   register to read
  44:Inc/lis3dh_reg.c ****   * @param  data  pointer to buffer that store the data read(ptr)
  45:Inc/lis3dh_reg.c ****   * @param  len   number of consecutive register to read
  46:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
  47:Inc/lis3dh_reg.c ****   *
  48:Inc/lis3dh_reg.c ****   */
  49:Inc/lis3dh_reg.c **** int32_t lis3dh_read_reg(stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
  50:Inc/lis3dh_reg.c ****                         uint16_t len)
  51:Inc/lis3dh_reg.c **** {
  28              		.loc 1 51 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 51 1 is_stmt 0 view .LVU1
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  52:Inc/lis3dh_reg.c ****   int32_t ret;
  38              		.loc 1 52 3 is_stmt 1 view .LVU2
  53:Inc/lis3dh_reg.c **** 
  54:Inc/lis3dh_reg.c ****   ret = ctx->read_reg(ctx->handle, reg, data, len);
  39              		.loc 1 54 3 view .LVU3
  40              		.loc 1 54 12 is_stmt 0 view .LVU4
  41 0002 4468     		ldr	r4, [r0, #4]
  42              		.loc 1 54 9 view .LVU5
  43 0004 8068     		ldr	r0, [r0, #8]
  44              	.LVL1:
  45              		.loc 1 54 9 view .LVU6
  46 0006 A047     		blx	r4
  47              	.LVL2:
  55:Inc/lis3dh_reg.c **** 
  56:Inc/lis3dh_reg.c ****   return ret;
  48              		.loc 1 56 3 is_stmt 1 view .LVU7
  57:Inc/lis3dh_reg.c **** }
  49              		.loc 1 57 1 is_stmt 0 view .LVU8
  50              		@ sp needed
  51 0008 10BD     		pop	{r4, pc}
  52              		.cfi_endproc
  53              	.LFE0:
  55              		.section	.text.lis3dh_write_reg,"ax",%progbits
  56              		.align	1
  57              		.global	lis3dh_write_reg
  58              		.syntax unified
  59              		.code	16
ARM GAS  /tmp/ccT3btxY.s 			page 3


  60              		.thumb_func
  61              		.fpu softvfp
  63              	lis3dh_write_reg:
  64              	.LVL3:
  65              	.LFB1:
  58:Inc/lis3dh_reg.c **** 
  59:Inc/lis3dh_reg.c **** /**
  60:Inc/lis3dh_reg.c ****   * @brief  Write generic device register
  61:Inc/lis3dh_reg.c ****   *
  62:Inc/lis3dh_reg.c ****   * @param  ctx   read / write interface definitions(ptr)
  63:Inc/lis3dh_reg.c ****   * @param  reg   register to write
  64:Inc/lis3dh_reg.c ****   * @param  data  pointer to data to write in register reg(ptr)
  65:Inc/lis3dh_reg.c ****   * @param  len   number of consecutive register to write
  66:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
  67:Inc/lis3dh_reg.c ****   *
  68:Inc/lis3dh_reg.c ****   */
  69:Inc/lis3dh_reg.c **** int32_t lis3dh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
  70:Inc/lis3dh_reg.c ****                          uint8_t *data,
  71:Inc/lis3dh_reg.c ****                          uint16_t len)
  72:Inc/lis3dh_reg.c **** {
  66              		.loc 1 72 1 is_stmt 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		.loc 1 72 1 is_stmt 0 view .LVU10
  71 0000 10B5     		push	{r4, lr}
  72              	.LCFI1:
  73              		.cfi_def_cfa_offset 8
  74              		.cfi_offset 4, -8
  75              		.cfi_offset 14, -4
  73:Inc/lis3dh_reg.c ****   int32_t ret;
  76              		.loc 1 73 3 is_stmt 1 view .LVU11
  74:Inc/lis3dh_reg.c **** 
  75:Inc/lis3dh_reg.c ****   ret = ctx->write_reg(ctx->handle, reg, data, len);
  77              		.loc 1 75 3 view .LVU12
  78              		.loc 1 75 12 is_stmt 0 view .LVU13
  79 0002 0468     		ldr	r4, [r0]
  80              		.loc 1 75 9 view .LVU14
  81 0004 8068     		ldr	r0, [r0, #8]
  82              	.LVL4:
  83              		.loc 1 75 9 view .LVU15
  84 0006 A047     		blx	r4
  85              	.LVL5:
  76:Inc/lis3dh_reg.c **** 
  77:Inc/lis3dh_reg.c ****   return ret;
  86              		.loc 1 77 3 is_stmt 1 view .LVU16
  78:Inc/lis3dh_reg.c **** }
  87              		.loc 1 78 1 is_stmt 0 view .LVU17
  88              		@ sp needed
  89 0008 10BD     		pop	{r4, pc}
  90              		.cfi_endproc
  91              	.LFE1:
  93              		.global	__aeabi_i2f
  94              		.global	__aeabi_fmul
  95              		.section	.text.lis3dh_from_fs2_hr_to_mg,"ax",%progbits
  96              		.align	1
  97              		.global	lis3dh_from_fs2_hr_to_mg
ARM GAS  /tmp/ccT3btxY.s 			page 4


  98              		.syntax unified
  99              		.code	16
 100              		.thumb_func
 101              		.fpu softvfp
 103              	lis3dh_from_fs2_hr_to_mg:
 104              	.LVL6:
 105              	.LFB2:
  79:Inc/lis3dh_reg.c **** 
  80:Inc/lis3dh_reg.c **** /**
  81:Inc/lis3dh_reg.c ****   * @}
  82:Inc/lis3dh_reg.c ****   *
  83:Inc/lis3dh_reg.c ****   */
  84:Inc/lis3dh_reg.c **** 
  85:Inc/lis3dh_reg.c **** /**
  86:Inc/lis3dh_reg.c ****   * @defgroup    LIS3DH_Sensitivity
  87:Inc/lis3dh_reg.c ****   * @brief       These functions convert raw-data into engineering units.
  88:Inc/lis3dh_reg.c ****   * @{
  89:Inc/lis3dh_reg.c ****   *
  90:Inc/lis3dh_reg.c ****   */
  91:Inc/lis3dh_reg.c **** 
  92:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs2_hr_to_mg(int16_t lsb)
  93:Inc/lis3dh_reg.c **** {
 106              		.loc 1 93 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 93 1 is_stmt 0 view .LVU19
 111 0000 10B5     		push	{r4, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
  94:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 16.0f) * 1.0f;
 116              		.loc 1 94 3 is_stmt 1 view .LVU20
 117              		.loc 1 94 11 is_stmt 0 view .LVU21
 118 0002 FFF7FEFF 		bl	__aeabi_i2f
 119              	.LVL7:
 120              		.loc 1 94 33 view .LVU22
 121 0006 F621     		movs	r1, #246
 122 0008 8905     		lsls	r1, r1, #22
 123 000a FFF7FEFF 		bl	__aeabi_fmul
 124              	.LVL8:
  95:Inc/lis3dh_reg.c **** }
 125              		.loc 1 95 1 view .LVU23
 126              		@ sp needed
 127 000e 10BD     		pop	{r4, pc}
 128              		.cfi_endproc
 129              	.LFE2:
 131              		.global	__aeabi_fadd
 132              		.section	.text.lis3dh_from_fs4_hr_to_mg,"ax",%progbits
 133              		.align	1
 134              		.global	lis3dh_from_fs4_hr_to_mg
 135              		.syntax unified
 136              		.code	16
 137              		.thumb_func
 138              		.fpu softvfp
 140              	lis3dh_from_fs4_hr_to_mg:
ARM GAS  /tmp/ccT3btxY.s 			page 5


 141              	.LVL9:
 142              	.LFB3:
  96:Inc/lis3dh_reg.c **** 
  97:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs4_hr_to_mg(int16_t lsb)
  98:Inc/lis3dh_reg.c **** {
 143              		.loc 1 98 1 is_stmt 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		.loc 1 98 1 is_stmt 0 view .LVU25
 148 0000 10B5     		push	{r4, lr}
 149              	.LCFI3:
 150              		.cfi_def_cfa_offset 8
 151              		.cfi_offset 4, -8
 152              		.cfi_offset 14, -4
  99:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 16.0f) *  2.0f;
 153              		.loc 1 99 3 is_stmt 1 view .LVU26
 154              		.loc 1 99 11 is_stmt 0 view .LVU27
 155 0002 FFF7FEFF 		bl	__aeabi_i2f
 156              	.LVL10:
 157              		.loc 1 99 24 view .LVU28
 158 0006 F621     		movs	r1, #246
 159 0008 8905     		lsls	r1, r1, #22
 160 000a FFF7FEFF 		bl	__aeabi_fmul
 161              	.LVL11:
 162              		.loc 1 99 33 view .LVU29
 163 000e 011C     		adds	r1, r0, #0
 164 0010 FFF7FEFF 		bl	__aeabi_fadd
 165              	.LVL12:
 100:Inc/lis3dh_reg.c **** }
 166              		.loc 1 100 1 view .LVU30
 167              		@ sp needed
 168 0014 10BD     		pop	{r4, pc}
 169              		.cfi_endproc
 170              	.LFE3:
 172              		.section	.text.lis3dh_from_fs8_hr_to_mg,"ax",%progbits
 173              		.align	1
 174              		.global	lis3dh_from_fs8_hr_to_mg
 175              		.syntax unified
 176              		.code	16
 177              		.thumb_func
 178              		.fpu softvfp
 180              	lis3dh_from_fs8_hr_to_mg:
 181              	.LVL13:
 182              	.LFB4:
 101:Inc/lis3dh_reg.c **** 
 102:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs8_hr_to_mg(int16_t lsb)
 103:Inc/lis3dh_reg.c **** {
 183              		.loc 1 103 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		.loc 1 103 1 is_stmt 0 view .LVU32
 188 0000 10B5     		push	{r4, lr}
 189              	.LCFI4:
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 4, -8
ARM GAS  /tmp/ccT3btxY.s 			page 6


 192              		.cfi_offset 14, -4
 104:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 16.0f) * 4.0f;
 193              		.loc 1 104 3 is_stmt 1 view .LVU33
 194              		.loc 1 104 11 is_stmt 0 view .LVU34
 195 0002 FFF7FEFF 		bl	__aeabi_i2f
 196              	.LVL14:
 197              		.loc 1 104 24 view .LVU35
 198 0006 F621     		movs	r1, #246
 199 0008 8905     		lsls	r1, r1, #22
 200 000a FFF7FEFF 		bl	__aeabi_fmul
 201              	.LVL15:
 202              		.loc 1 104 33 view .LVU36
 203 000e 8121     		movs	r1, #129
 204 0010 C905     		lsls	r1, r1, #23
 205 0012 FFF7FEFF 		bl	__aeabi_fmul
 206              	.LVL16:
 105:Inc/lis3dh_reg.c **** }
 207              		.loc 1 105 1 view .LVU37
 208              		@ sp needed
 209 0016 10BD     		pop	{r4, pc}
 210              		.cfi_endproc
 211              	.LFE4:
 213              		.section	.text.lis3dh_from_fs16_hr_to_mg,"ax",%progbits
 214              		.align	1
 215              		.global	lis3dh_from_fs16_hr_to_mg
 216              		.syntax unified
 217              		.code	16
 218              		.thumb_func
 219              		.fpu softvfp
 221              	lis3dh_from_fs16_hr_to_mg:
 222              	.LVL17:
 223              	.LFB5:
 106:Inc/lis3dh_reg.c **** 
 107:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs16_hr_to_mg(int16_t lsb)
 108:Inc/lis3dh_reg.c **** {
 224              		.loc 1 108 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              		.loc 1 108 1 is_stmt 0 view .LVU39
 229 0000 10B5     		push	{r4, lr}
 230              	.LCFI5:
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 4, -8
 233              		.cfi_offset 14, -4
 109:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 16.0f) * 12.0f;
 234              		.loc 1 109 3 is_stmt 1 view .LVU40
 235              		.loc 1 109 11 is_stmt 0 view .LVU41
 236 0002 FFF7FEFF 		bl	__aeabi_i2f
 237              	.LVL18:
 238              		.loc 1 109 24 view .LVU42
 239 0006 F621     		movs	r1, #246
 240 0008 8905     		lsls	r1, r1, #22
 241 000a FFF7FEFF 		bl	__aeabi_fmul
 242              	.LVL19:
 243              		.loc 1 109 33 view .LVU43
 244 000e 0249     		ldr	r1, .L7
ARM GAS  /tmp/ccT3btxY.s 			page 7


 245 0010 FFF7FEFF 		bl	__aeabi_fmul
 246              	.LVL20:
 110:Inc/lis3dh_reg.c **** }
 247              		.loc 1 110 1 view .LVU44
 248              		@ sp needed
 249 0014 10BD     		pop	{r4, pc}
 250              	.L8:
 251 0016 C046     		.align	2
 252              	.L7:
 253 0018 00004041 		.word	1094713344
 254              		.cfi_endproc
 255              	.LFE5:
 257              		.section	.text.lis3dh_from_lsb_hr_to_celsius,"ax",%progbits
 258              		.align	1
 259              		.global	lis3dh_from_lsb_hr_to_celsius
 260              		.syntax unified
 261              		.code	16
 262              		.thumb_func
 263              		.fpu softvfp
 265              	lis3dh_from_lsb_hr_to_celsius:
 266              	.LVL21:
 267              	.LFB6:
 111:Inc/lis3dh_reg.c **** 
 112:Inc/lis3dh_reg.c **** float_t lis3dh_from_lsb_hr_to_celsius(int16_t lsb)
 113:Inc/lis3dh_reg.c **** {
 268              		.loc 1 113 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		.loc 1 113 1 is_stmt 0 view .LVU46
 273 0000 10B5     		push	{r4, lr}
 274              	.LCFI6:
 275              		.cfi_def_cfa_offset 8
 276              		.cfi_offset 4, -8
 277              		.cfi_offset 14, -4
 114:Inc/lis3dh_reg.c ****   return (((float_t)lsb / 64.0f) / 4.0f) + 25.0f;
 278              		.loc 1 114 3 is_stmt 1 view .LVU47
 279              		.loc 1 114 12 is_stmt 0 view .LVU48
 280 0002 FFF7FEFF 		bl	__aeabi_i2f
 281              	.LVL22:
 282              		.loc 1 114 25 view .LVU49
 283 0006 F221     		movs	r1, #242
 284 0008 8905     		lsls	r1, r1, #22
 285 000a FFF7FEFF 		bl	__aeabi_fmul
 286              	.LVL23:
 287              		.loc 1 114 34 view .LVU50
 288 000e FA21     		movs	r1, #250
 289 0010 8905     		lsls	r1, r1, #22
 290 0012 FFF7FEFF 		bl	__aeabi_fmul
 291              	.LVL24:
 292              		.loc 1 114 42 view .LVU51
 293 0016 0249     		ldr	r1, .L10
 294 0018 FFF7FEFF 		bl	__aeabi_fadd
 295              	.LVL25:
 115:Inc/lis3dh_reg.c **** }
 296              		.loc 1 115 1 view .LVU52
 297              		@ sp needed
ARM GAS  /tmp/ccT3btxY.s 			page 8


 298 001c 10BD     		pop	{r4, pc}
 299              	.L11:
 300 001e C046     		.align	2
 301              	.L10:
 302 0020 0000C841 		.word	1103626240
 303              		.cfi_endproc
 304              	.LFE6:
 306              		.section	.text.lis3dh_from_fs2_nm_to_mg,"ax",%progbits
 307              		.align	1
 308              		.global	lis3dh_from_fs2_nm_to_mg
 309              		.syntax unified
 310              		.code	16
 311              		.thumb_func
 312              		.fpu softvfp
 314              	lis3dh_from_fs2_nm_to_mg:
 315              	.LVL26:
 316              	.LFB7:
 116:Inc/lis3dh_reg.c **** 
 117:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs2_nm_to_mg(int16_t lsb)
 118:Inc/lis3dh_reg.c **** {
 317              		.loc 1 118 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		.loc 1 118 1 is_stmt 0 view .LVU54
 322 0000 10B5     		push	{r4, lr}
 323              	.LCFI7:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 4, -8
 326              		.cfi_offset 14, -4
 119:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 64.0f) *  4.0f;
 327              		.loc 1 119 3 is_stmt 1 view .LVU55
 328              		.loc 1 119 11 is_stmt 0 view .LVU56
 329 0002 FFF7FEFF 		bl	__aeabi_i2f
 330              	.LVL27:
 331              		.loc 1 119 24 view .LVU57
 332 0006 F221     		movs	r1, #242
 333 0008 8905     		lsls	r1, r1, #22
 334 000a FFF7FEFF 		bl	__aeabi_fmul
 335              	.LVL28:
 336              		.loc 1 119 33 view .LVU58
 337 000e 8121     		movs	r1, #129
 338 0010 C905     		lsls	r1, r1, #23
 339 0012 FFF7FEFF 		bl	__aeabi_fmul
 340              	.LVL29:
 120:Inc/lis3dh_reg.c **** }
 341              		.loc 1 120 1 view .LVU59
 342              		@ sp needed
 343 0016 10BD     		pop	{r4, pc}
 344              		.cfi_endproc
 345              	.LFE7:
 347              		.section	.text.lis3dh_from_fs4_nm_to_mg,"ax",%progbits
 348              		.align	1
 349              		.global	lis3dh_from_fs4_nm_to_mg
 350              		.syntax unified
 351              		.code	16
 352              		.thumb_func
ARM GAS  /tmp/ccT3btxY.s 			page 9


 353              		.fpu softvfp
 355              	lis3dh_from_fs4_nm_to_mg:
 356              	.LVL30:
 357              	.LFB8:
 121:Inc/lis3dh_reg.c **** 
 122:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs4_nm_to_mg(int16_t lsb)
 123:Inc/lis3dh_reg.c **** {
 358              		.loc 1 123 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		.loc 1 123 1 is_stmt 0 view .LVU61
 363 0000 10B5     		push	{r4, lr}
 364              	.LCFI8:
 365              		.cfi_def_cfa_offset 8
 366              		.cfi_offset 4, -8
 367              		.cfi_offset 14, -4
 124:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 64.0f) *  8.0f;
 368              		.loc 1 124 3 is_stmt 1 view .LVU62
 369              		.loc 1 124 11 is_stmt 0 view .LVU63
 370 0002 FFF7FEFF 		bl	__aeabi_i2f
 371              	.LVL31:
 372              		.loc 1 124 24 view .LVU64
 373 0006 F221     		movs	r1, #242
 374 0008 8905     		lsls	r1, r1, #22
 375 000a FFF7FEFF 		bl	__aeabi_fmul
 376              	.LVL32:
 377              		.loc 1 124 33 view .LVU65
 378 000e 8221     		movs	r1, #130
 379 0010 C905     		lsls	r1, r1, #23
 380 0012 FFF7FEFF 		bl	__aeabi_fmul
 381              	.LVL33:
 125:Inc/lis3dh_reg.c **** }
 382              		.loc 1 125 1 view .LVU66
 383              		@ sp needed
 384 0016 10BD     		pop	{r4, pc}
 385              		.cfi_endproc
 386              	.LFE8:
 388              		.section	.text.lis3dh_from_fs8_nm_to_mg,"ax",%progbits
 389              		.align	1
 390              		.global	lis3dh_from_fs8_nm_to_mg
 391              		.syntax unified
 392              		.code	16
 393              		.thumb_func
 394              		.fpu softvfp
 396              	lis3dh_from_fs8_nm_to_mg:
 397              	.LVL34:
 398              	.LFB9:
 126:Inc/lis3dh_reg.c **** 
 127:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs8_nm_to_mg(int16_t lsb)
 128:Inc/lis3dh_reg.c **** {
 399              		.loc 1 128 1 is_stmt 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		.loc 1 128 1 is_stmt 0 view .LVU68
 404 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccT3btxY.s 			page 10


 405              	.LCFI9:
 406              		.cfi_def_cfa_offset 8
 407              		.cfi_offset 4, -8
 408              		.cfi_offset 14, -4
 129:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 64.0f) * 16.0f;
 409              		.loc 1 129 3 is_stmt 1 view .LVU69
 410              		.loc 1 129 11 is_stmt 0 view .LVU70
 411 0002 FFF7FEFF 		bl	__aeabi_i2f
 412              	.LVL35:
 413              		.loc 1 129 24 view .LVU71
 414 0006 F221     		movs	r1, #242
 415 0008 8905     		lsls	r1, r1, #22
 416 000a FFF7FEFF 		bl	__aeabi_fmul
 417              	.LVL36:
 418              		.loc 1 129 33 view .LVU72
 419 000e 8321     		movs	r1, #131
 420 0010 C905     		lsls	r1, r1, #23
 421 0012 FFF7FEFF 		bl	__aeabi_fmul
 422              	.LVL37:
 130:Inc/lis3dh_reg.c **** }
 423              		.loc 1 130 1 view .LVU73
 424              		@ sp needed
 425 0016 10BD     		pop	{r4, pc}
 426              		.cfi_endproc
 427              	.LFE9:
 429              		.section	.text.lis3dh_from_fs16_nm_to_mg,"ax",%progbits
 430              		.align	1
 431              		.global	lis3dh_from_fs16_nm_to_mg
 432              		.syntax unified
 433              		.code	16
 434              		.thumb_func
 435              		.fpu softvfp
 437              	lis3dh_from_fs16_nm_to_mg:
 438              	.LVL38:
 439              	.LFB10:
 131:Inc/lis3dh_reg.c **** 
 132:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs16_nm_to_mg(int16_t lsb)
 133:Inc/lis3dh_reg.c **** {
 440              		.loc 1 133 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444              		.loc 1 133 1 is_stmt 0 view .LVU75
 445 0000 10B5     		push	{r4, lr}
 446              	.LCFI10:
 447              		.cfi_def_cfa_offset 8
 448              		.cfi_offset 4, -8
 449              		.cfi_offset 14, -4
 134:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 64.0f) * 48.0f;
 450              		.loc 1 134 3 is_stmt 1 view .LVU76
 451              		.loc 1 134 11 is_stmt 0 view .LVU77
 452 0002 FFF7FEFF 		bl	__aeabi_i2f
 453              	.LVL39:
 454              		.loc 1 134 24 view .LVU78
 455 0006 F221     		movs	r1, #242
 456 0008 8905     		lsls	r1, r1, #22
 457 000a FFF7FEFF 		bl	__aeabi_fmul
ARM GAS  /tmp/ccT3btxY.s 			page 11


 458              	.LVL40:
 459              		.loc 1 134 33 view .LVU79
 460 000e 0249     		ldr	r1, .L16
 461 0010 FFF7FEFF 		bl	__aeabi_fmul
 462              	.LVL41:
 135:Inc/lis3dh_reg.c **** }
 463              		.loc 1 135 1 view .LVU80
 464              		@ sp needed
 465 0014 10BD     		pop	{r4, pc}
 466              	.L17:
 467 0016 C046     		.align	2
 468              	.L16:
 469 0018 00004042 		.word	1111490560
 470              		.cfi_endproc
 471              	.LFE10:
 473              		.section	.text.lis3dh_from_lsb_nm_to_celsius,"ax",%progbits
 474              		.align	1
 475              		.global	lis3dh_from_lsb_nm_to_celsius
 476              		.syntax unified
 477              		.code	16
 478              		.thumb_func
 479              		.fpu softvfp
 481              	lis3dh_from_lsb_nm_to_celsius:
 482              	.LVL42:
 483              	.LFB11:
 136:Inc/lis3dh_reg.c **** 
 137:Inc/lis3dh_reg.c **** float_t lis3dh_from_lsb_nm_to_celsius(int16_t lsb)
 138:Inc/lis3dh_reg.c **** {
 484              		.loc 1 138 1 is_stmt 1 view -0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 0, uses_anonymous_args = 0
 488              		.loc 1 138 1 is_stmt 0 view .LVU82
 489 0000 10B5     		push	{r4, lr}
 490              	.LCFI11:
 491              		.cfi_def_cfa_offset 8
 492              		.cfi_offset 4, -8
 493              		.cfi_offset 14, -4
 139:Inc/lis3dh_reg.c ****   return (((float_t)lsb / 64.0f) / 4.0f) + 25.0f;
 494              		.loc 1 139 3 is_stmt 1 view .LVU83
 495              		.loc 1 139 12 is_stmt 0 view .LVU84
 496 0002 FFF7FEFF 		bl	__aeabi_i2f
 497              	.LVL43:
 498              		.loc 1 139 25 view .LVU85
 499 0006 F221     		movs	r1, #242
 500 0008 8905     		lsls	r1, r1, #22
 501 000a FFF7FEFF 		bl	__aeabi_fmul
 502              	.LVL44:
 503              		.loc 1 139 34 view .LVU86
 504 000e FA21     		movs	r1, #250
 505 0010 8905     		lsls	r1, r1, #22
 506 0012 FFF7FEFF 		bl	__aeabi_fmul
 507              	.LVL45:
 508              		.loc 1 139 42 view .LVU87
 509 0016 0249     		ldr	r1, .L19
 510 0018 FFF7FEFF 		bl	__aeabi_fadd
 511              	.LVL46:
ARM GAS  /tmp/ccT3btxY.s 			page 12


 140:Inc/lis3dh_reg.c **** }
 512              		.loc 1 140 1 view .LVU88
 513              		@ sp needed
 514 001c 10BD     		pop	{r4, pc}
 515              	.L20:
 516 001e C046     		.align	2
 517              	.L19:
 518 0020 0000C841 		.word	1103626240
 519              		.cfi_endproc
 520              	.LFE11:
 522              		.section	.text.lis3dh_from_fs2_lp_to_mg,"ax",%progbits
 523              		.align	1
 524              		.global	lis3dh_from_fs2_lp_to_mg
 525              		.syntax unified
 526              		.code	16
 527              		.thumb_func
 528              		.fpu softvfp
 530              	lis3dh_from_fs2_lp_to_mg:
 531              	.LVL47:
 532              	.LFB12:
 141:Inc/lis3dh_reg.c **** 
 142:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs2_lp_to_mg(int16_t lsb)
 143:Inc/lis3dh_reg.c **** {
 533              		.loc 1 143 1 is_stmt 1 view -0
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 0
 536              		@ frame_needed = 0, uses_anonymous_args = 0
 537              		.loc 1 143 1 is_stmt 0 view .LVU90
 538 0000 10B5     		push	{r4, lr}
 539              	.LCFI12:
 540              		.cfi_def_cfa_offset 8
 541              		.cfi_offset 4, -8
 542              		.cfi_offset 14, -4
 144:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 256.0f) * 16.0f;
 543              		.loc 1 144 3 is_stmt 1 view .LVU91
 544              		.loc 1 144 11 is_stmt 0 view .LVU92
 545 0002 FFF7FEFF 		bl	__aeabi_i2f
 546              	.LVL48:
 547              		.loc 1 144 24 view .LVU93
 548 0006 EE21     		movs	r1, #238
 549 0008 8905     		lsls	r1, r1, #22
 550 000a FFF7FEFF 		bl	__aeabi_fmul
 551              	.LVL49:
 552              		.loc 1 144 34 view .LVU94
 553 000e 8321     		movs	r1, #131
 554 0010 C905     		lsls	r1, r1, #23
 555 0012 FFF7FEFF 		bl	__aeabi_fmul
 556              	.LVL50:
 145:Inc/lis3dh_reg.c **** }
 557              		.loc 1 145 1 view .LVU95
 558              		@ sp needed
 559 0016 10BD     		pop	{r4, pc}
 560              		.cfi_endproc
 561              	.LFE12:
 563              		.section	.text.lis3dh_from_fs4_lp_to_mg,"ax",%progbits
 564              		.align	1
 565              		.global	lis3dh_from_fs4_lp_to_mg
ARM GAS  /tmp/ccT3btxY.s 			page 13


 566              		.syntax unified
 567              		.code	16
 568              		.thumb_func
 569              		.fpu softvfp
 571              	lis3dh_from_fs4_lp_to_mg:
 572              	.LVL51:
 573              	.LFB13:
 146:Inc/lis3dh_reg.c **** 
 147:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs4_lp_to_mg(int16_t lsb)
 148:Inc/lis3dh_reg.c **** {
 574              		.loc 1 148 1 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 0
 577              		@ frame_needed = 0, uses_anonymous_args = 0
 578              		.loc 1 148 1 is_stmt 0 view .LVU97
 579 0000 10B5     		push	{r4, lr}
 580              	.LCFI13:
 581              		.cfi_def_cfa_offset 8
 582              		.cfi_offset 4, -8
 583              		.cfi_offset 14, -4
 149:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 256.0f) * 32.0f;
 584              		.loc 1 149 3 is_stmt 1 view .LVU98
 585              		.loc 1 149 11 is_stmt 0 view .LVU99
 586 0002 FFF7FEFF 		bl	__aeabi_i2f
 587              	.LVL52:
 588              		.loc 1 149 24 view .LVU100
 589 0006 EE21     		movs	r1, #238
 590 0008 8905     		lsls	r1, r1, #22
 591 000a FFF7FEFF 		bl	__aeabi_fmul
 592              	.LVL53:
 593              		.loc 1 149 34 view .LVU101
 594 000e 8421     		movs	r1, #132
 595 0010 C905     		lsls	r1, r1, #23
 596 0012 FFF7FEFF 		bl	__aeabi_fmul
 597              	.LVL54:
 150:Inc/lis3dh_reg.c **** }
 598              		.loc 1 150 1 view .LVU102
 599              		@ sp needed
 600 0016 10BD     		pop	{r4, pc}
 601              		.cfi_endproc
 602              	.LFE13:
 604              		.section	.text.lis3dh_from_fs8_lp_to_mg,"ax",%progbits
 605              		.align	1
 606              		.global	lis3dh_from_fs8_lp_to_mg
 607              		.syntax unified
 608              		.code	16
 609              		.thumb_func
 610              		.fpu softvfp
 612              	lis3dh_from_fs8_lp_to_mg:
 613              	.LVL55:
 614              	.LFB14:
 151:Inc/lis3dh_reg.c **** 
 152:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs8_lp_to_mg(int16_t lsb)
 153:Inc/lis3dh_reg.c **** {
 615              		.loc 1 153 1 is_stmt 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccT3btxY.s 			page 14


 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		.loc 1 153 1 is_stmt 0 view .LVU104
 620 0000 10B5     		push	{r4, lr}
 621              	.LCFI14:
 622              		.cfi_def_cfa_offset 8
 623              		.cfi_offset 4, -8
 624              		.cfi_offset 14, -4
 154:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 256.0f) * 64.0f;
 625              		.loc 1 154 3 is_stmt 1 view .LVU105
 626              		.loc 1 154 11 is_stmt 0 view .LVU106
 627 0002 FFF7FEFF 		bl	__aeabi_i2f
 628              	.LVL56:
 629              		.loc 1 154 24 view .LVU107
 630 0006 EE21     		movs	r1, #238
 631 0008 8905     		lsls	r1, r1, #22
 632 000a FFF7FEFF 		bl	__aeabi_fmul
 633              	.LVL57:
 634              		.loc 1 154 34 view .LVU108
 635 000e 8521     		movs	r1, #133
 636 0010 C905     		lsls	r1, r1, #23
 637 0012 FFF7FEFF 		bl	__aeabi_fmul
 638              	.LVL58:
 155:Inc/lis3dh_reg.c **** }
 639              		.loc 1 155 1 view .LVU109
 640              		@ sp needed
 641 0016 10BD     		pop	{r4, pc}
 642              		.cfi_endproc
 643              	.LFE14:
 645              		.section	.text.lis3dh_from_fs16_lp_to_mg,"ax",%progbits
 646              		.align	1
 647              		.global	lis3dh_from_fs16_lp_to_mg
 648              		.syntax unified
 649              		.code	16
 650              		.thumb_func
 651              		.fpu softvfp
 653              	lis3dh_from_fs16_lp_to_mg:
 654              	.LVL59:
 655              	.LFB15:
 156:Inc/lis3dh_reg.c **** 
 157:Inc/lis3dh_reg.c **** float_t lis3dh_from_fs16_lp_to_mg(int16_t lsb)
 158:Inc/lis3dh_reg.c **** {
 656              		.loc 1 158 1 is_stmt 1 view -0
 657              		.cfi_startproc
 658              		@ args = 0, pretend = 0, frame = 0
 659              		@ frame_needed = 0, uses_anonymous_args = 0
 660              		.loc 1 158 1 is_stmt 0 view .LVU111
 661 0000 10B5     		push	{r4, lr}
 662              	.LCFI15:
 663              		.cfi_def_cfa_offset 8
 664              		.cfi_offset 4, -8
 665              		.cfi_offset 14, -4
 159:Inc/lis3dh_reg.c ****   return ((float_t)lsb / 256.0f) * 192.0f;
 666              		.loc 1 159 3 is_stmt 1 view .LVU112
 667              		.loc 1 159 11 is_stmt 0 view .LVU113
 668 0002 FFF7FEFF 		bl	__aeabi_i2f
 669              	.LVL60:
 670              		.loc 1 159 24 view .LVU114
ARM GAS  /tmp/ccT3btxY.s 			page 15


 671 0006 EE21     		movs	r1, #238
 672 0008 8905     		lsls	r1, r1, #22
 673 000a FFF7FEFF 		bl	__aeabi_fmul
 674              	.LVL61:
 675              		.loc 1 159 34 view .LVU115
 676 000e 0249     		ldr	r1, .L25
 677 0010 FFF7FEFF 		bl	__aeabi_fmul
 678              	.LVL62:
 160:Inc/lis3dh_reg.c **** }
 679              		.loc 1 160 1 view .LVU116
 680              		@ sp needed
 681 0014 10BD     		pop	{r4, pc}
 682              	.L26:
 683 0016 C046     		.align	2
 684              	.L25:
 685 0018 00004043 		.word	1128267776
 686              		.cfi_endproc
 687              	.LFE15:
 689              		.section	.text.lis3dh_from_lsb_lp_to_celsius,"ax",%progbits
 690              		.align	1
 691              		.global	lis3dh_from_lsb_lp_to_celsius
 692              		.syntax unified
 693              		.code	16
 694              		.thumb_func
 695              		.fpu softvfp
 697              	lis3dh_from_lsb_lp_to_celsius:
 698              	.LVL63:
 699              	.LFB16:
 161:Inc/lis3dh_reg.c **** 
 162:Inc/lis3dh_reg.c **** float_t lis3dh_from_lsb_lp_to_celsius(int16_t lsb)
 163:Inc/lis3dh_reg.c **** {
 700              		.loc 1 163 1 is_stmt 1 view -0
 701              		.cfi_startproc
 702              		@ args = 0, pretend = 0, frame = 0
 703              		@ frame_needed = 0, uses_anonymous_args = 0
 704              		.loc 1 163 1 is_stmt 0 view .LVU118
 705 0000 10B5     		push	{r4, lr}
 706              	.LCFI16:
 707              		.cfi_def_cfa_offset 8
 708              		.cfi_offset 4, -8
 709              		.cfi_offset 14, -4
 164:Inc/lis3dh_reg.c ****   return (((float_t)lsb / 256.0f) * 1.0f) + 25.0f;
 710              		.loc 1 164 3 is_stmt 1 view .LVU119
 711              		.loc 1 164 12 is_stmt 0 view .LVU120
 712 0002 FFF7FEFF 		bl	__aeabi_i2f
 713              	.LVL64:
 714              		.loc 1 164 35 view .LVU121
 715 0006 EE21     		movs	r1, #238
 716 0008 8905     		lsls	r1, r1, #22
 717 000a FFF7FEFF 		bl	__aeabi_fmul
 718              	.LVL65:
 719              		.loc 1 164 43 view .LVU122
 720 000e 0249     		ldr	r1, .L28
 721 0010 FFF7FEFF 		bl	__aeabi_fadd
 722              	.LVL66:
 165:Inc/lis3dh_reg.c **** }
 723              		.loc 1 165 1 view .LVU123
ARM GAS  /tmp/ccT3btxY.s 			page 16


 724              		@ sp needed
 725 0014 10BD     		pop	{r4, pc}
 726              	.L29:
 727 0016 C046     		.align	2
 728              	.L28:
 729 0018 0000C841 		.word	1103626240
 730              		.cfi_endproc
 731              	.LFE16:
 733              		.section	.text.lis3dh_temp_status_reg_get,"ax",%progbits
 734              		.align	1
 735              		.global	lis3dh_temp_status_reg_get
 736              		.syntax unified
 737              		.code	16
 738              		.thumb_func
 739              		.fpu softvfp
 741              	lis3dh_temp_status_reg_get:
 742              	.LVL67:
 743              	.LFB17:
 166:Inc/lis3dh_reg.c **** 
 167:Inc/lis3dh_reg.c **** /**
 168:Inc/lis3dh_reg.c ****   * @}
 169:Inc/lis3dh_reg.c ****   *
 170:Inc/lis3dh_reg.c ****   */
 171:Inc/lis3dh_reg.c **** 
 172:Inc/lis3dh_reg.c **** /**
 173:Inc/lis3dh_reg.c ****   * @defgroup  LIS3DH_Data_generation
 174:Inc/lis3dh_reg.c ****   * @brief     This section group all the functions concerning data generation.
 175:Inc/lis3dh_reg.c ****   * @{
 176:Inc/lis3dh_reg.c ****   *
 177:Inc/lis3dh_reg.c ****   */
 178:Inc/lis3dh_reg.c **** 
 179:Inc/lis3dh_reg.c **** /**
 180:Inc/lis3dh_reg.c ****   * @brief  Temperature status register.[get]
 181:Inc/lis3dh_reg.c ****   *
 182:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 183:Inc/lis3dh_reg.c ****   * @param  buff     buffer that stores data read
 184:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 185:Inc/lis3dh_reg.c ****   *
 186:Inc/lis3dh_reg.c ****   */
 187:Inc/lis3dh_reg.c **** int32_t lis3dh_temp_status_reg_get(stmdev_ctx_t *ctx, uint8_t *buff)
 188:Inc/lis3dh_reg.c **** {
 744              		.loc 1 188 1 is_stmt 1 view -0
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 0
 747              		@ frame_needed = 0, uses_anonymous_args = 0
 748              		.loc 1 188 1 is_stmt 0 view .LVU125
 749 0000 10B5     		push	{r4, lr}
 750              	.LCFI17:
 751              		.cfi_def_cfa_offset 8
 752              		.cfi_offset 4, -8
 753              		.cfi_offset 14, -4
 754 0002 0A00     		movs	r2, r1
 189:Inc/lis3dh_reg.c ****   int32_t ret;
 755              		.loc 1 189 3 is_stmt 1 view .LVU126
 190:Inc/lis3dh_reg.c **** 
 191:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_STATUS_REG_AUX, buff, 1);
 756              		.loc 1 191 3 view .LVU127
ARM GAS  /tmp/ccT3btxY.s 			page 17


 757              		.loc 1 191 9 is_stmt 0 view .LVU128
 758 0004 0123     		movs	r3, #1
 759 0006 0721     		movs	r1, #7
 760              	.LVL68:
 761              		.loc 1 191 9 view .LVU129
 762 0008 FFF7FEFF 		bl	lis3dh_read_reg
 763              	.LVL69:
 192:Inc/lis3dh_reg.c **** 
 193:Inc/lis3dh_reg.c ****   return ret;
 764              		.loc 1 193 3 is_stmt 1 view .LVU130
 194:Inc/lis3dh_reg.c **** }
 765              		.loc 1 194 1 is_stmt 0 view .LVU131
 766              		@ sp needed
 767 000c 10BD     		pop	{r4, pc}
 768              		.cfi_endproc
 769              	.LFE17:
 771              		.section	.text.lis3dh_temp_data_ready_get,"ax",%progbits
 772              		.align	1
 773              		.global	lis3dh_temp_data_ready_get
 774              		.syntax unified
 775              		.code	16
 776              		.thumb_func
 777              		.fpu softvfp
 779              	lis3dh_temp_data_ready_get:
 780              	.LVL70:
 781              	.LFB18:
 195:Inc/lis3dh_reg.c **** /**
 196:Inc/lis3dh_reg.c ****   * @brief  Temperature data available.[get]
 197:Inc/lis3dh_reg.c ****   *
 198:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 199:Inc/lis3dh_reg.c ****   * @param  val      change the values of tda in reg STATUS_REG_AUX
 200:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 201:Inc/lis3dh_reg.c ****   *
 202:Inc/lis3dh_reg.c ****   */
 203:Inc/lis3dh_reg.c **** int32_t lis3dh_temp_data_ready_get(stmdev_ctx_t *ctx, uint8_t *val)
 204:Inc/lis3dh_reg.c **** {
 782              		.loc 1 204 1 is_stmt 1 view -0
 783              		.cfi_startproc
 784              		@ args = 0, pretend = 0, frame = 8
 785              		@ frame_needed = 0, uses_anonymous_args = 0
 786              		.loc 1 204 1 is_stmt 0 view .LVU133
 787 0000 30B5     		push	{r4, r5, lr}
 788              	.LCFI18:
 789              		.cfi_def_cfa_offset 12
 790              		.cfi_offset 4, -12
 791              		.cfi_offset 5, -8
 792              		.cfi_offset 14, -4
 793 0002 83B0     		sub	sp, sp, #12
 794              	.LCFI19:
 795              		.cfi_def_cfa_offset 24
 796 0004 0C00     		movs	r4, r1
 205:Inc/lis3dh_reg.c ****   lis3dh_status_reg_aux_t status_reg_aux;
 797              		.loc 1 205 3 is_stmt 1 view .LVU134
 206:Inc/lis3dh_reg.c ****   int32_t ret;
 798              		.loc 1 206 3 view .LVU135
 207:Inc/lis3dh_reg.c **** 
 208:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_STATUS_REG_AUX,
ARM GAS  /tmp/ccT3btxY.s 			page 18


 799              		.loc 1 208 3 view .LVU136
 800              		.loc 1 208 9 is_stmt 0 view .LVU137
 801 0006 01AD     		add	r5, sp, #4
 802 0008 0123     		movs	r3, #1
 803 000a 2A00     		movs	r2, r5
 804 000c 0721     		movs	r1, #7
 805              	.LVL71:
 806              		.loc 1 208 9 view .LVU138
 807 000e FFF7FEFF 		bl	lis3dh_read_reg
 808              	.LVL72:
 209:Inc/lis3dh_reg.c ****                         (uint8_t *)&status_reg_aux, 1);
 210:Inc/lis3dh_reg.c ****   *val = status_reg_aux._3da;
 809              		.loc 1 210 3 is_stmt 1 view .LVU139
 810              		.loc 1 210 24 is_stmt 0 view .LVU140
 811 0012 2B78     		ldrb	r3, [r5]
 812 0014 5B07     		lsls	r3, r3, #29
 813 0016 DB0F     		lsrs	r3, r3, #31
 814              		.loc 1 210 8 view .LVU141
 815 0018 2370     		strb	r3, [r4]
 211:Inc/lis3dh_reg.c **** 
 212:Inc/lis3dh_reg.c ****   return ret;
 816              		.loc 1 212 3 is_stmt 1 view .LVU142
 213:Inc/lis3dh_reg.c **** }
 817              		.loc 1 213 1 is_stmt 0 view .LVU143
 818 001a 03B0     		add	sp, sp, #12
 819              		@ sp needed
 820              	.LVL73:
 821              		.loc 1 213 1 view .LVU144
 822 001c 30BD     		pop	{r4, r5, pc}
 823              		.cfi_endproc
 824              	.LFE18:
 826              		.section	.text.lis3dh_temp_data_ovr_get,"ax",%progbits
 827              		.align	1
 828              		.global	lis3dh_temp_data_ovr_get
 829              		.syntax unified
 830              		.code	16
 831              		.thumb_func
 832              		.fpu softvfp
 834              	lis3dh_temp_data_ovr_get:
 835              	.LVL74:
 836              	.LFB19:
 214:Inc/lis3dh_reg.c **** /**
 215:Inc/lis3dh_reg.c ****   * @brief  Temperature data overrun.[get]
 216:Inc/lis3dh_reg.c ****   *
 217:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 218:Inc/lis3dh_reg.c ****   * @param  val      change the values of tor in reg STATUS_REG_AUX
 219:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 220:Inc/lis3dh_reg.c ****   *
 221:Inc/lis3dh_reg.c ****   */
 222:Inc/lis3dh_reg.c **** int32_t lis3dh_temp_data_ovr_get(stmdev_ctx_t *ctx, uint8_t *val)
 223:Inc/lis3dh_reg.c **** {
 837              		.loc 1 223 1 is_stmt 1 view -0
 838              		.cfi_startproc
 839              		@ args = 0, pretend = 0, frame = 8
 840              		@ frame_needed = 0, uses_anonymous_args = 0
 841              		.loc 1 223 1 is_stmt 0 view .LVU146
 842 0000 30B5     		push	{r4, r5, lr}
ARM GAS  /tmp/ccT3btxY.s 			page 19


 843              	.LCFI20:
 844              		.cfi_def_cfa_offset 12
 845              		.cfi_offset 4, -12
 846              		.cfi_offset 5, -8
 847              		.cfi_offset 14, -4
 848 0002 83B0     		sub	sp, sp, #12
 849              	.LCFI21:
 850              		.cfi_def_cfa_offset 24
 851 0004 0C00     		movs	r4, r1
 224:Inc/lis3dh_reg.c ****   lis3dh_status_reg_aux_t status_reg_aux;
 852              		.loc 1 224 3 is_stmt 1 view .LVU147
 225:Inc/lis3dh_reg.c ****   int32_t ret;
 853              		.loc 1 225 3 view .LVU148
 226:Inc/lis3dh_reg.c **** 
 227:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_STATUS_REG_AUX,
 854              		.loc 1 227 3 view .LVU149
 855              		.loc 1 227 9 is_stmt 0 view .LVU150
 856 0006 01AD     		add	r5, sp, #4
 857 0008 0123     		movs	r3, #1
 858 000a 2A00     		movs	r2, r5
 859 000c 0721     		movs	r1, #7
 860              	.LVL75:
 861              		.loc 1 227 9 view .LVU151
 862 000e FFF7FEFF 		bl	lis3dh_read_reg
 863              	.LVL76:
 228:Inc/lis3dh_reg.c ****                         (uint8_t *)&status_reg_aux, 1);
 229:Inc/lis3dh_reg.c ****   *val = status_reg_aux._3or;
 864              		.loc 1 229 3 is_stmt 1 view .LVU152
 865              		.loc 1 229 24 is_stmt 0 view .LVU153
 866 0012 2B78     		ldrb	r3, [r5]
 867 0014 5B06     		lsls	r3, r3, #25
 868 0016 DB0F     		lsrs	r3, r3, #31
 869              		.loc 1 229 8 view .LVU154
 870 0018 2370     		strb	r3, [r4]
 230:Inc/lis3dh_reg.c **** 
 231:Inc/lis3dh_reg.c ****   return ret;
 871              		.loc 1 231 3 is_stmt 1 view .LVU155
 232:Inc/lis3dh_reg.c **** }
 872              		.loc 1 232 1 is_stmt 0 view .LVU156
 873 001a 03B0     		add	sp, sp, #12
 874              		@ sp needed
 875              	.LVL77:
 876              		.loc 1 232 1 view .LVU157
 877 001c 30BD     		pop	{r4, r5, pc}
 878              		.cfi_endproc
 879              	.LFE19:
 881              		.section	.text.lis3dh_temperature_raw_get,"ax",%progbits
 882              		.align	1
 883              		.global	lis3dh_temperature_raw_get
 884              		.syntax unified
 885              		.code	16
 886              		.thumb_func
 887              		.fpu softvfp
 889              	lis3dh_temperature_raw_get:
 890              	.LVL78:
 891              	.LFB20:
 233:Inc/lis3dh_reg.c **** /**
ARM GAS  /tmp/ccT3btxY.s 			page 20


 234:Inc/lis3dh_reg.c ****   * @brief  Temperature output value.[get]
 235:Inc/lis3dh_reg.c ****   *
 236:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 237:Inc/lis3dh_reg.c ****   * @param  buff     buffer that stores data read
 238:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 239:Inc/lis3dh_reg.c ****   *
 240:Inc/lis3dh_reg.c ****   */
 241:Inc/lis3dh_reg.c **** int32_t lis3dh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
 242:Inc/lis3dh_reg.c **** {
 892              		.loc 1 242 1 is_stmt 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 8
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896              		.loc 1 242 1 is_stmt 0 view .LVU159
 897 0000 10B5     		push	{r4, lr}
 898              	.LCFI22:
 899              		.cfi_def_cfa_offset 8
 900              		.cfi_offset 4, -8
 901              		.cfi_offset 14, -4
 902 0002 82B0     		sub	sp, sp, #8
 903              	.LCFI23:
 904              		.cfi_def_cfa_offset 16
 905 0004 0C00     		movs	r4, r1
 243:Inc/lis3dh_reg.c ****   uint8_t buff[2];
 906              		.loc 1 243 3 is_stmt 1 view .LVU160
 244:Inc/lis3dh_reg.c ****   int32_t ret;
 907              		.loc 1 244 3 view .LVU161
 245:Inc/lis3dh_reg.c **** 
 246:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_OUT_ADC3_L, buff, 2);
 908              		.loc 1 246 3 view .LVU162
 909              		.loc 1 246 9 is_stmt 0 view .LVU163
 910 0006 0223     		movs	r3, #2
 911 0008 01AA     		add	r2, sp, #4
 912 000a 0C21     		movs	r1, #12
 913              	.LVL79:
 914              		.loc 1 246 9 view .LVU164
 915 000c FFF7FEFF 		bl	lis3dh_read_reg
 916              	.LVL80:
 247:Inc/lis3dh_reg.c ****   *val = (int16_t)buff[1];
 917              		.loc 1 247 3 is_stmt 1 view .LVU165
 918              		.loc 1 247 10 is_stmt 0 view .LVU166
 919 0010 6B46     		mov	r3, sp
 920 0012 5B79     		ldrb	r3, [r3, #5]
 921              		.loc 1 247 8 view .LVU167
 922 0014 2380     		strh	r3, [r4]
 248:Inc/lis3dh_reg.c ****   *val = (*val * 256) + (int16_t)buff[0];
 923              		.loc 1 248 3 is_stmt 1 view .LVU168
 924              		.loc 1 248 16 is_stmt 0 view .LVU169
 925 0016 1B02     		lsls	r3, r3, #8
 926              		.loc 1 248 38 view .LVU170
 927 0018 6A46     		mov	r2, sp
 928 001a 1279     		ldrb	r2, [r2, #4]
 929              		.loc 1 248 23 view .LVU171
 930 001c 9B18     		adds	r3, r3, r2
 931              		.loc 1 248 8 view .LVU172
 932 001e 2380     		strh	r3, [r4]
 249:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 21


 250:Inc/lis3dh_reg.c ****   return ret;
 933              		.loc 1 250 3 is_stmt 1 view .LVU173
 251:Inc/lis3dh_reg.c **** }
 934              		.loc 1 251 1 is_stmt 0 view .LVU174
 935 0020 02B0     		add	sp, sp, #8
 936              		@ sp needed
 937              	.LVL81:
 938              		.loc 1 251 1 view .LVU175
 939 0022 10BD     		pop	{r4, pc}
 940              		.cfi_endproc
 941              	.LFE20:
 943              		.section	.text.lis3dh_adc_raw_get,"ax",%progbits
 944              		.align	1
 945              		.global	lis3dh_adc_raw_get
 946              		.syntax unified
 947              		.code	16
 948              		.thumb_func
 949              		.fpu softvfp
 951              	lis3dh_adc_raw_get:
 952              	.LVL82:
 953              	.LFB21:
 252:Inc/lis3dh_reg.c **** 
 253:Inc/lis3dh_reg.c **** /**
 254:Inc/lis3dh_reg.c ****   * @brief  ADC output value.[get]
 255:Inc/lis3dh_reg.c ****   *         Sample frequency: the same as the ODR CTRL_REG1
 256:Inc/lis3dh_reg.c ****   *         The resolution:
 257:Inc/lis3dh_reg.c ****   *                    10bit if LPen bit in CTRL_REG1 (20h) is clear
 258:Inc/lis3dh_reg.c ****   *                     8bit if LPen bit in CTRL_REG1 (20h) is set
 259:Inc/lis3dh_reg.c ****   *         Data Format:
 260:Inc/lis3dh_reg.c ****   *                     Outputs are Left Justified in 2 complements
 261:Inc/lis3dh_reg.c ****   *                     range 800mV
 262:Inc/lis3dh_reg.c ****   *                     code zero means an analogue value of about 1.2V
 263:Inc/lis3dh_reg.c ****   *                     Voltage values smaller than centre values are positive
 264:Inc/lis3dh_reg.c ****   *                           (Example:  800mV = 7Fh / 127 dec)
 265:Inc/lis3dh_reg.c ****   *                     Voltage values bigger than centre values are negative
 266:Inc/lis3dh_reg.c ****   *                           (Example: 1600mV = 80h / -128 dec)
 267:Inc/lis3dh_reg.c ****   *
 268:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 269:Inc/lis3dh_reg.c ****   * @param  buff     buffer that stores data read
 270:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 271:Inc/lis3dh_reg.c ****   *
 272:Inc/lis3dh_reg.c ****   */
 273:Inc/lis3dh_reg.c **** int32_t lis3dh_adc_raw_get(stmdev_ctx_t *ctx, int16_t *val)
 274:Inc/lis3dh_reg.c **** {
 954              		.loc 1 274 1 is_stmt 1 view -0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 8
 957              		@ frame_needed = 0, uses_anonymous_args = 0
 958              		.loc 1 274 1 is_stmt 0 view .LVU177
 959 0000 10B5     		push	{r4, lr}
 960              	.LCFI24:
 961              		.cfi_def_cfa_offset 8
 962              		.cfi_offset 4, -8
 963              		.cfi_offset 14, -4
 964 0002 82B0     		sub	sp, sp, #8
 965              	.LCFI25:
 966              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccT3btxY.s 			page 22


 967 0004 0C00     		movs	r4, r1
 275:Inc/lis3dh_reg.c ****   uint8_t buff[6];
 968              		.loc 1 275 3 is_stmt 1 view .LVU178
 276:Inc/lis3dh_reg.c ****   int32_t ret;
 969              		.loc 1 276 3 view .LVU179
 277:Inc/lis3dh_reg.c **** 
 278:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_OUT_ADC1_L, buff, 6);
 970              		.loc 1 278 3 view .LVU180
 971              		.loc 1 278 9 is_stmt 0 view .LVU181
 972 0006 0623     		movs	r3, #6
 973 0008 6A46     		mov	r2, sp
 974 000a 0821     		movs	r1, #8
 975              	.LVL83:
 976              		.loc 1 278 9 view .LVU182
 977 000c FFF7FEFF 		bl	lis3dh_read_reg
 978              	.LVL84:
 279:Inc/lis3dh_reg.c ****   val[0] = (int16_t)buff[1];
 979              		.loc 1 279 3 is_stmt 1 view .LVU183
 980              		.loc 1 279 12 is_stmt 0 view .LVU184
 981 0010 6B46     		mov	r3, sp
 982 0012 5B78     		ldrb	r3, [r3, #1]
 983              		.loc 1 279 10 view .LVU185
 984 0014 2380     		strh	r3, [r4]
 280:Inc/lis3dh_reg.c ****   val[0] = (val[0] * 256) + (int16_t)buff[0];
 985              		.loc 1 280 3 is_stmt 1 view .LVU186
 986              		.loc 1 280 20 is_stmt 0 view .LVU187
 987 0016 1B02     		lsls	r3, r3, #8
 988              		.loc 1 280 42 view .LVU188
 989 0018 6A46     		mov	r2, sp
 990 001a 1278     		ldrb	r2, [r2]
 991              		.loc 1 280 27 view .LVU189
 992 001c 9B18     		adds	r3, r3, r2
 993              		.loc 1 280 10 view .LVU190
 994 001e 2380     		strh	r3, [r4]
 281:Inc/lis3dh_reg.c ****   val[1] = (int16_t)buff[3];
 995              		.loc 1 281 3 is_stmt 1 view .LVU191
 996              		.loc 1 281 12 is_stmt 0 view .LVU192
 997 0020 6B46     		mov	r3, sp
 998 0022 DB78     		ldrb	r3, [r3, #3]
 999              		.loc 1 281 10 view .LVU193
 1000 0024 6380     		strh	r3, [r4, #2]
 282:Inc/lis3dh_reg.c ****   val[1] = (val[1] * 256) + (int16_t)buff[2];
 1001              		.loc 1 282 3 is_stmt 1 view .LVU194
 1002              		.loc 1 282 20 is_stmt 0 view .LVU195
 1003 0026 1B02     		lsls	r3, r3, #8
 1004              		.loc 1 282 42 view .LVU196
 1005 0028 6A46     		mov	r2, sp
 1006 002a 9278     		ldrb	r2, [r2, #2]
 1007              		.loc 1 282 27 view .LVU197
 1008 002c 9B18     		adds	r3, r3, r2
 1009              		.loc 1 282 10 view .LVU198
 1010 002e 6380     		strh	r3, [r4, #2]
 283:Inc/lis3dh_reg.c ****   val[2] = (int16_t)buff[5];
 1011              		.loc 1 283 3 is_stmt 1 view .LVU199
 1012              		.loc 1 283 12 is_stmt 0 view .LVU200
 1013 0030 6B46     		mov	r3, sp
 1014 0032 5B79     		ldrb	r3, [r3, #5]
ARM GAS  /tmp/ccT3btxY.s 			page 23


 1015              		.loc 1 283 10 view .LVU201
 1016 0034 A380     		strh	r3, [r4, #4]
 284:Inc/lis3dh_reg.c ****   val[2] = (val[2] * 256) + (int16_t)buff[4];
 1017              		.loc 1 284 3 is_stmt 1 view .LVU202
 1018              		.loc 1 284 20 is_stmt 0 view .LVU203
 1019 0036 1B02     		lsls	r3, r3, #8
 1020              		.loc 1 284 42 view .LVU204
 1021 0038 6A46     		mov	r2, sp
 1022 003a 1279     		ldrb	r2, [r2, #4]
 1023              		.loc 1 284 27 view .LVU205
 1024 003c 9B18     		adds	r3, r3, r2
 1025              		.loc 1 284 10 view .LVU206
 1026 003e A380     		strh	r3, [r4, #4]
 285:Inc/lis3dh_reg.c **** 
 286:Inc/lis3dh_reg.c ****   return ret;
 1027              		.loc 1 286 3 is_stmt 1 view .LVU207
 287:Inc/lis3dh_reg.c **** }
 1028              		.loc 1 287 1 is_stmt 0 view .LVU208
 1029 0040 02B0     		add	sp, sp, #8
 1030              		@ sp needed
 1031              	.LVL85:
 1032              		.loc 1 287 1 view .LVU209
 1033 0042 10BD     		pop	{r4, pc}
 1034              		.cfi_endproc
 1035              	.LFE21:
 1037              		.section	.text.lis3dh_aux_adc_get,"ax",%progbits
 1038              		.align	1
 1039              		.global	lis3dh_aux_adc_get
 1040              		.syntax unified
 1041              		.code	16
 1042              		.thumb_func
 1043              		.fpu softvfp
 1045              	lis3dh_aux_adc_get:
 1046              	.LVL86:
 1047              	.LFB23:
 288:Inc/lis3dh_reg.c **** 
 289:Inc/lis3dh_reg.c **** /**
 290:Inc/lis3dh_reg.c ****   * @brief  Auxiliary ADC.[set]
 291:Inc/lis3dh_reg.c ****   *
 292:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 293:Inc/lis3dh_reg.c ****   * @param  val      configure the auxiliary ADC
 294:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 295:Inc/lis3dh_reg.c ****   *
 296:Inc/lis3dh_reg.c ****   */
 297:Inc/lis3dh_reg.c **** int32_t lis3dh_aux_adc_set(stmdev_ctx_t *ctx, lis3dh_temp_en_t val)
 298:Inc/lis3dh_reg.c **** {
 299:Inc/lis3dh_reg.c ****   lis3dh_temp_cfg_reg_t temp_cfg_reg;
 300:Inc/lis3dh_reg.c ****   int32_t ret;
 301:Inc/lis3dh_reg.c **** 
 302:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_TEMP_CFG_REG,
 303:Inc/lis3dh_reg.c ****                         (uint8_t *)&temp_cfg_reg, 1);
 304:Inc/lis3dh_reg.c **** 
 305:Inc/lis3dh_reg.c ****   if (ret == 0)
 306:Inc/lis3dh_reg.c ****   {
 307:Inc/lis3dh_reg.c ****     if (val != LIS3DH_AUX_DISABLE)
 308:Inc/lis3dh_reg.c ****     {
 309:Inc/lis3dh_reg.c ****       /* Required in order to use auxiliary adc */
ARM GAS  /tmp/ccT3btxY.s 			page 24


 310:Inc/lis3dh_reg.c ****       ret = lis3dh_block_data_update_set(ctx, PROPERTY_ENABLE);
 311:Inc/lis3dh_reg.c ****     }
 312:Inc/lis3dh_reg.c ****   }
 313:Inc/lis3dh_reg.c **** 
 314:Inc/lis3dh_reg.c ****   if (ret == 0)
 315:Inc/lis3dh_reg.c ****   {
 316:Inc/lis3dh_reg.c ****     temp_cfg_reg.temp_en = ((uint8_t) val & 0x02U) >> 1;
 317:Inc/lis3dh_reg.c ****     temp_cfg_reg.adc_pd  = (uint8_t) val &  0x01U;
 318:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TEMP_CFG_REG,
 319:Inc/lis3dh_reg.c ****                            (uint8_t *)&temp_cfg_reg, 1);
 320:Inc/lis3dh_reg.c ****   }
 321:Inc/lis3dh_reg.c **** 
 322:Inc/lis3dh_reg.c ****   return ret;
 323:Inc/lis3dh_reg.c **** }
 324:Inc/lis3dh_reg.c **** 
 325:Inc/lis3dh_reg.c **** /**
 326:Inc/lis3dh_reg.c ****   * @brief  Auxiliary ADC.[get]
 327:Inc/lis3dh_reg.c ****   *
 328:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 329:Inc/lis3dh_reg.c ****   * @param  val      configure the auxiliary ADC
 330:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 331:Inc/lis3dh_reg.c ****   *
 332:Inc/lis3dh_reg.c ****   */
 333:Inc/lis3dh_reg.c **** int32_t lis3dh_aux_adc_get(stmdev_ctx_t *ctx, lis3dh_temp_en_t *val)
 334:Inc/lis3dh_reg.c **** {
 1048              		.loc 1 334 1 is_stmt 1 view -0
 1049              		.cfi_startproc
 1050              		@ args = 0, pretend = 0, frame = 8
 1051              		@ frame_needed = 0, uses_anonymous_args = 0
 1052              		.loc 1 334 1 is_stmt 0 view .LVU211
 1053 0000 30B5     		push	{r4, r5, lr}
 1054              	.LCFI26:
 1055              		.cfi_def_cfa_offset 12
 1056              		.cfi_offset 4, -12
 1057              		.cfi_offset 5, -8
 1058              		.cfi_offset 14, -4
 1059 0002 83B0     		sub	sp, sp, #12
 1060              	.LCFI27:
 1061              		.cfi_def_cfa_offset 24
 1062 0004 0C00     		movs	r4, r1
 335:Inc/lis3dh_reg.c ****   lis3dh_temp_cfg_reg_t temp_cfg_reg;
 1063              		.loc 1 335 3 is_stmt 1 view .LVU212
 336:Inc/lis3dh_reg.c ****   int32_t ret;
 1064              		.loc 1 336 3 view .LVU213
 337:Inc/lis3dh_reg.c **** 
 338:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_TEMP_CFG_REG,
 1065              		.loc 1 338 3 view .LVU214
 1066              		.loc 1 338 9 is_stmt 0 view .LVU215
 1067 0006 01AD     		add	r5, sp, #4
 1068 0008 0123     		movs	r3, #1
 1069 000a 2A00     		movs	r2, r5
 1070 000c 1F21     		movs	r1, #31
 1071              	.LVL87:
 1072              		.loc 1 338 9 view .LVU216
 1073 000e FFF7FEFF 		bl	lis3dh_read_reg
 1074              	.LVL88:
 339:Inc/lis3dh_reg.c ****                         (uint8_t *)&temp_cfg_reg, 1);
ARM GAS  /tmp/ccT3btxY.s 			page 25


 340:Inc/lis3dh_reg.c **** 
 341:Inc/lis3dh_reg.c ****   if ((temp_cfg_reg.temp_en & temp_cfg_reg.adc_pd) ==
 1075              		.loc 1 341 3 is_stmt 1 view .LVU217
 1076              		.loc 1 341 20 is_stmt 0 view .LVU218
 1077 0012 2B78     		ldrb	r3, [r5]
 1078 0014 DA09     		lsrs	r2, r3, #7
 1079              		.loc 1 341 43 view .LVU219
 1080 0016 5B06     		lsls	r3, r3, #25
 1081 0018 DB0F     		lsrs	r3, r3, #31
 1082              		.loc 1 341 6 view .LVU220
 1083 001a 1342     		tst	r3, r2
 1084 001c 09D1     		bne	.L39
 1085              	.L36:
 342:Inc/lis3dh_reg.c ****       PROPERTY_ENABLE)
 343:Inc/lis3dh_reg.c ****   {
 344:Inc/lis3dh_reg.c ****     *val = LIS3DH_AUX_ON_TEMPERATURE;
 345:Inc/lis3dh_reg.c ****   }
 346:Inc/lis3dh_reg.c **** 
 347:Inc/lis3dh_reg.c ****   if ((temp_cfg_reg.temp_en  == PROPERTY_DISABLE) &&
 1086              		.loc 1 347 3 is_stmt 1 view .LVU221
 1087              		.loc 1 347 51 is_stmt 0 view .LVU222
 1088 001e 01AB     		add	r3, sp, #4
 1089 0020 1B78     		ldrb	r3, [r3]
 1090 0022 3F22     		movs	r2, #63
 1091 0024 9343     		bics	r3, r2
 1092              		.loc 1 347 6 view .LVU223
 1093 0026 402B     		cmp	r3, #64
 1094 0028 06D0     		beq	.L40
 348:Inc/lis3dh_reg.c ****       (temp_cfg_reg.adc_pd == PROPERTY_ENABLE))
 349:Inc/lis3dh_reg.c ****   {
 350:Inc/lis3dh_reg.c ****     *val = LIS3DH_AUX_ON_PADS;
 351:Inc/lis3dh_reg.c ****   }
 352:Inc/lis3dh_reg.c **** 
 353:Inc/lis3dh_reg.c ****   else
 354:Inc/lis3dh_reg.c ****   {
 355:Inc/lis3dh_reg.c ****     *val = LIS3DH_AUX_DISABLE;
 1095              		.loc 1 355 5 is_stmt 1 view .LVU224
 1096              		.loc 1 355 10 is_stmt 0 view .LVU225
 1097 002a 0023     		movs	r3, #0
 1098 002c 2370     		strb	r3, [r4]
 356:Inc/lis3dh_reg.c ****   }
 357:Inc/lis3dh_reg.c **** 
 358:Inc/lis3dh_reg.c ****   return ret;
 1099              		.loc 1 358 3 is_stmt 1 view .LVU226
 1100              	.L35:
 359:Inc/lis3dh_reg.c **** }
 1101              		.loc 1 359 1 is_stmt 0 view .LVU227
 1102 002e 03B0     		add	sp, sp, #12
 1103              		@ sp needed
 1104              	.LVL89:
 1105              		.loc 1 359 1 view .LVU228
 1106 0030 30BD     		pop	{r4, r5, pc}
 1107              	.LVL90:
 1108              	.L39:
 344:Inc/lis3dh_reg.c ****   }
 1109              		.loc 1 344 5 is_stmt 1 view .LVU229
 344:Inc/lis3dh_reg.c ****   }
ARM GAS  /tmp/ccT3btxY.s 			page 26


 1110              		.loc 1 344 10 is_stmt 0 view .LVU230
 1111 0032 0323     		movs	r3, #3
 1112 0034 2370     		strb	r3, [r4]
 1113 0036 F2E7     		b	.L36
 1114              	.L40:
 350:Inc/lis3dh_reg.c ****   }
 1115              		.loc 1 350 5 is_stmt 1 view .LVU231
 350:Inc/lis3dh_reg.c ****   }
 1116              		.loc 1 350 10 is_stmt 0 view .LVU232
 1117 0038 3F3B     		subs	r3, r3, #63
 1118 003a 2370     		strb	r3, [r4]
 1119 003c F7E7     		b	.L35
 1120              		.cfi_endproc
 1121              	.LFE23:
 1123              		.section	.text.lis3dh_operating_mode_set,"ax",%progbits
 1124              		.align	1
 1125              		.global	lis3dh_operating_mode_set
 1126              		.syntax unified
 1127              		.code	16
 1128              		.thumb_func
 1129              		.fpu softvfp
 1131              	lis3dh_operating_mode_set:
 1132              	.LVL91:
 1133              	.LFB24:
 360:Inc/lis3dh_reg.c **** 
 361:Inc/lis3dh_reg.c **** /**
 362:Inc/lis3dh_reg.c ****   * @brief  Operating mode selection.[set]
 363:Inc/lis3dh_reg.c ****   *
 364:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 365:Inc/lis3dh_reg.c ****   * @param  val      change the values of lpen in reg CTRL_REG1
 366:Inc/lis3dh_reg.c ****   *                  and HR in reg CTRL_REG4
 367:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 368:Inc/lis3dh_reg.c ****   *
 369:Inc/lis3dh_reg.c ****   */
 370:Inc/lis3dh_reg.c **** int32_t lis3dh_operating_mode_set(stmdev_ctx_t *ctx,
 371:Inc/lis3dh_reg.c ****                                   lis3dh_op_md_t val)
 372:Inc/lis3dh_reg.c **** {
 1134              		.loc 1 372 1 is_stmt 1 view -0
 1135              		.cfi_startproc
 1136              		@ args = 0, pretend = 0, frame = 8
 1137              		@ frame_needed = 0, uses_anonymous_args = 0
 1138              		.loc 1 372 1 is_stmt 0 view .LVU234
 1139 0000 30B5     		push	{r4, r5, lr}
 1140              	.LCFI28:
 1141              		.cfi_def_cfa_offset 12
 1142              		.cfi_offset 4, -12
 1143              		.cfi_offset 5, -8
 1144              		.cfi_offset 14, -4
 1145 0002 83B0     		sub	sp, sp, #12
 1146              	.LCFI29:
 1147              		.cfi_def_cfa_offset 24
 1148 0004 0400     		movs	r4, r0
 1149 0006 0D00     		movs	r5, r1
 373:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg1_t ctrl_reg1;
 1150              		.loc 1 373 3 is_stmt 1 view .LVU235
 374:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 1151              		.loc 1 374 3 view .LVU236
ARM GAS  /tmp/ccT3btxY.s 			page 27


 375:Inc/lis3dh_reg.c ****   int32_t ret;
 1152              		.loc 1 375 3 view .LVU237
 376:Inc/lis3dh_reg.c **** 
 377:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG1,
 1153              		.loc 1 377 3 view .LVU238
 1154              		.loc 1 377 9 is_stmt 0 view .LVU239
 1155 0008 0123     		movs	r3, #1
 1156 000a 01AA     		add	r2, sp, #4
 1157 000c 2021     		movs	r1, #32
 1158              	.LVL92:
 1159              		.loc 1 377 9 view .LVU240
 1160 000e FFF7FEFF 		bl	lis3dh_read_reg
 1161              	.LVL93:
 378:Inc/lis3dh_reg.c ****                         (uint8_t *)&ctrl_reg1, 1);
 379:Inc/lis3dh_reg.c **** 
 380:Inc/lis3dh_reg.c ****   if (ret == 0)
 1162              		.loc 1 380 3 is_stmt 1 view .LVU241
 1163              		.loc 1 380 6 is_stmt 0 view .LVU242
 1164 0012 0028     		cmp	r0, #0
 1165 0014 1CD0     		beq	.L48
 1166              	.L42:
 381:Inc/lis3dh_reg.c ****   {
 382:Inc/lis3dh_reg.c ****     ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4,
 383:Inc/lis3dh_reg.c ****                           (uint8_t *)&ctrl_reg4, 1);
 384:Inc/lis3dh_reg.c ****   }
 385:Inc/lis3dh_reg.c **** 
 386:Inc/lis3dh_reg.c ****   if (ret == 0)
 1167              		.loc 1 386 3 is_stmt 1 view .LVU243
 1168              		.loc 1 386 6 is_stmt 0 view .LVU244
 1169 0016 0028     		cmp	r0, #0
 1170 0018 16D1     		bne	.L43
 387:Inc/lis3dh_reg.c ****   {
 388:Inc/lis3dh_reg.c ****     if (val == LIS3DH_HR_12bit)
 1171              		.loc 1 388 5 is_stmt 1 view .LVU245
 1172              		.loc 1 388 8 is_stmt 0 view .LVU246
 1173 001a 002D     		cmp	r5, #0
 1174 001c 0AD1     		bne	.L44
 389:Inc/lis3dh_reg.c ****     {
 390:Inc/lis3dh_reg.c ****       ctrl_reg1.lpen = 0;
 1175              		.loc 1 390 7 is_stmt 1 view .LVU247
 1176              		.loc 1 390 22 is_stmt 0 view .LVU248
 1177 001e 01AA     		add	r2, sp, #4
 1178 0020 1378     		ldrb	r3, [r2]
 1179 0022 0821     		movs	r1, #8
 1180 0024 8B43     		bics	r3, r1
 1181 0026 1370     		strb	r3, [r2]
 391:Inc/lis3dh_reg.c ****       ctrl_reg4.hr   = 1;
 1182              		.loc 1 391 7 is_stmt 1 view .LVU249
 1183              		.loc 1 391 22 is_stmt 0 view .LVU250
 1184 0028 6B46     		mov	r3, sp
 1185 002a 1B78     		ldrb	r3, [r3]
 1186 002c 0822     		movs	r2, #8
 1187 002e 1343     		orrs	r3, r2
 1188 0030 6A46     		mov	r2, sp
 1189 0032 1370     		strb	r3, [r2]
 1190              	.L44:
 392:Inc/lis3dh_reg.c ****     }
ARM GAS  /tmp/ccT3btxY.s 			page 28


 393:Inc/lis3dh_reg.c **** 
 394:Inc/lis3dh_reg.c ****     if (val == LIS3DH_NM_10bit)
 1191              		.loc 1 394 5 is_stmt 1 view .LVU251
 1192              		.loc 1 394 8 is_stmt 0 view .LVU252
 1193 0034 012D     		cmp	r5, #1
 1194 0036 12D0     		beq	.L49
 1195              	.L45:
 395:Inc/lis3dh_reg.c ****     {
 396:Inc/lis3dh_reg.c ****       ctrl_reg1.lpen = 0;
 397:Inc/lis3dh_reg.c ****       ctrl_reg4.hr   = 0;
 398:Inc/lis3dh_reg.c ****     }
 399:Inc/lis3dh_reg.c **** 
 400:Inc/lis3dh_reg.c ****     if (val == LIS3DH_LP_8bit)
 1196              		.loc 1 400 5 is_stmt 1 view .LVU253
 1197              		.loc 1 400 8 is_stmt 0 view .LVU254
 1198 0038 022D     		cmp	r5, #2
 1199 003a 1BD0     		beq	.L50
 1200              	.L46:
 401:Inc/lis3dh_reg.c ****     {
 402:Inc/lis3dh_reg.c ****       ctrl_reg1.lpen = 1;
 403:Inc/lis3dh_reg.c ****       ctrl_reg4.hr   = 0;
 404:Inc/lis3dh_reg.c ****     }
 405:Inc/lis3dh_reg.c **** 
 406:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 1201              		.loc 1 406 5 is_stmt 1 view .LVU255
 1202              		.loc 1 406 11 is_stmt 0 view .LVU256
 1203 003c 0123     		movs	r3, #1
 1204 003e 01AA     		add	r2, sp, #4
 1205 0040 2021     		movs	r1, #32
 1206 0042 2000     		movs	r0, r4
 1207              	.LVL94:
 1208              		.loc 1 406 11 view .LVU257
 1209 0044 FFF7FEFF 		bl	lis3dh_write_reg
 1210              	.LVL95:
 1211              	.L43:
 407:Inc/lis3dh_reg.c ****   }
 408:Inc/lis3dh_reg.c **** 
 409:Inc/lis3dh_reg.c ****   if (ret == 0)
 1212              		.loc 1 409 3 is_stmt 1 view .LVU258
 1213              		.loc 1 409 6 is_stmt 0 view .LVU259
 1214 0048 0028     		cmp	r0, #0
 1215 004a 1FD0     		beq	.L51
 1216              	.L41:
 410:Inc/lis3dh_reg.c ****   {
 411:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 412:Inc/lis3dh_reg.c ****   }
 413:Inc/lis3dh_reg.c **** 
 414:Inc/lis3dh_reg.c ****   return ret;
 415:Inc/lis3dh_reg.c **** }
 1217              		.loc 1 415 1 view .LVU260
 1218 004c 03B0     		add	sp, sp, #12
 1219              		@ sp needed
 1220              	.LVL96:
 1221              		.loc 1 415 1 view .LVU261
 1222 004e 30BD     		pop	{r4, r5, pc}
 1223              	.LVL97:
 1224              	.L48:
ARM GAS  /tmp/ccT3btxY.s 			page 29


 382:Inc/lis3dh_reg.c ****                           (uint8_t *)&ctrl_reg4, 1);
 1225              		.loc 1 382 5 is_stmt 1 view .LVU262
 382:Inc/lis3dh_reg.c ****                           (uint8_t *)&ctrl_reg4, 1);
 1226              		.loc 1 382 11 is_stmt 0 view .LVU263
 1227 0050 0123     		movs	r3, #1
 1228 0052 6A46     		mov	r2, sp
 1229 0054 2321     		movs	r1, #35
 1230 0056 2000     		movs	r0, r4
 1231              	.LVL98:
 382:Inc/lis3dh_reg.c ****                           (uint8_t *)&ctrl_reg4, 1);
 1232              		.loc 1 382 11 view .LVU264
 1233 0058 FFF7FEFF 		bl	lis3dh_read_reg
 1234              	.LVL99:
 382:Inc/lis3dh_reg.c ****                           (uint8_t *)&ctrl_reg4, 1);
 1235              		.loc 1 382 11 view .LVU265
 1236 005c DBE7     		b	.L42
 1237              	.L49:
 396:Inc/lis3dh_reg.c ****       ctrl_reg4.hr   = 0;
 1238              		.loc 1 396 7 is_stmt 1 view .LVU266
 396:Inc/lis3dh_reg.c ****       ctrl_reg4.hr   = 0;
 1239              		.loc 1 396 22 is_stmt 0 view .LVU267
 1240 005e 01A9     		add	r1, sp, #4
 1241 0060 0B78     		ldrb	r3, [r1]
 1242 0062 0822     		movs	r2, #8
 1243 0064 9343     		bics	r3, r2
 1244 0066 0B70     		strb	r3, [r1]
 397:Inc/lis3dh_reg.c ****     }
 1245              		.loc 1 397 7 is_stmt 1 view .LVU268
 397:Inc/lis3dh_reg.c ****     }
 1246              		.loc 1 397 22 is_stmt 0 view .LVU269
 1247 0068 6B46     		mov	r3, sp
 1248 006a 1B78     		ldrb	r3, [r3]
 1249 006c 9343     		bics	r3, r2
 1250 006e 6A46     		mov	r2, sp
 1251 0070 1370     		strb	r3, [r2]
 1252 0072 E1E7     		b	.L45
 1253              	.L50:
 402:Inc/lis3dh_reg.c ****       ctrl_reg4.hr   = 0;
 1254              		.loc 1 402 7 is_stmt 1 view .LVU270
 402:Inc/lis3dh_reg.c ****       ctrl_reg4.hr   = 0;
 1255              		.loc 1 402 22 is_stmt 0 view .LVU271
 1256 0074 01AA     		add	r2, sp, #4
 1257 0076 1378     		ldrb	r3, [r2]
 1258 0078 0821     		movs	r1, #8
 1259 007a 0B43     		orrs	r3, r1
 1260 007c 1370     		strb	r3, [r2]
 403:Inc/lis3dh_reg.c ****     }
 1261              		.loc 1 403 7 is_stmt 1 view .LVU272
 403:Inc/lis3dh_reg.c ****     }
 1262              		.loc 1 403 22 is_stmt 0 view .LVU273
 1263 007e 6B46     		mov	r3, sp
 1264 0080 1B78     		ldrb	r3, [r3]
 1265 0082 0822     		movs	r2, #8
 1266 0084 9343     		bics	r3, r2
 1267 0086 6A46     		mov	r2, sp
 1268 0088 1370     		strb	r3, [r2]
 1269 008a D7E7     		b	.L46
ARM GAS  /tmp/ccT3btxY.s 			page 30


 1270              	.L51:
 411:Inc/lis3dh_reg.c ****   }
 1271              		.loc 1 411 5 is_stmt 1 view .LVU274
 411:Inc/lis3dh_reg.c ****   }
 1272              		.loc 1 411 11 is_stmt 0 view .LVU275
 1273 008c 0123     		movs	r3, #1
 1274 008e 6A46     		mov	r2, sp
 1275 0090 2321     		movs	r1, #35
 1276 0092 2000     		movs	r0, r4
 1277              	.LVL100:
 411:Inc/lis3dh_reg.c ****   }
 1278              		.loc 1 411 11 view .LVU276
 1279 0094 FFF7FEFF 		bl	lis3dh_write_reg
 1280              	.LVL101:
 414:Inc/lis3dh_reg.c **** }
 1281              		.loc 1 414 3 is_stmt 1 view .LVU277
 414:Inc/lis3dh_reg.c **** }
 1282              		.loc 1 414 10 is_stmt 0 view .LVU278
 1283 0098 D8E7     		b	.L41
 1284              		.cfi_endproc
 1285              	.LFE24:
 1287              		.section	.text.lis3dh_operating_mode_get,"ax",%progbits
 1288              		.align	1
 1289              		.global	lis3dh_operating_mode_get
 1290              		.syntax unified
 1291              		.code	16
 1292              		.thumb_func
 1293              		.fpu softvfp
 1295              	lis3dh_operating_mode_get:
 1296              	.LVL102:
 1297              	.LFB25:
 416:Inc/lis3dh_reg.c **** 
 417:Inc/lis3dh_reg.c **** /**
 418:Inc/lis3dh_reg.c ****   * @brief  Operating mode selection.[get]
 419:Inc/lis3dh_reg.c ****   *
 420:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 421:Inc/lis3dh_reg.c ****   * @param  val      change the values of lpen in reg CTRL_REG1
 422:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 423:Inc/lis3dh_reg.c ****   *
 424:Inc/lis3dh_reg.c ****   */
 425:Inc/lis3dh_reg.c **** int32_t lis3dh_operating_mode_get(stmdev_ctx_t *ctx,
 426:Inc/lis3dh_reg.c ****                                   lis3dh_op_md_t *val)
 427:Inc/lis3dh_reg.c **** {
 1298              		.loc 1 427 1 is_stmt 1 view -0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 8
 1301              		@ frame_needed = 0, uses_anonymous_args = 0
 1302              		.loc 1 427 1 is_stmt 0 view .LVU280
 1303 0000 30B5     		push	{r4, r5, lr}
 1304              	.LCFI30:
 1305              		.cfi_def_cfa_offset 12
 1306              		.cfi_offset 4, -12
 1307              		.cfi_offset 5, -8
 1308              		.cfi_offset 14, -4
 1309 0002 83B0     		sub	sp, sp, #12
 1310              	.LCFI31:
 1311              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccT3btxY.s 			page 31


 1312 0004 0500     		movs	r5, r0
 1313 0006 0C00     		movs	r4, r1
 428:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg1_t ctrl_reg1;
 1314              		.loc 1 428 3 is_stmt 1 view .LVU281
 429:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 1315              		.loc 1 429 3 view .LVU282
 430:Inc/lis3dh_reg.c ****   int32_t ret;
 1316              		.loc 1 430 3 view .LVU283
 431:Inc/lis3dh_reg.c **** 
 432:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 1317              		.loc 1 432 3 view .LVU284
 1318              		.loc 1 432 9 is_stmt 0 view .LVU285
 1319 0008 0123     		movs	r3, #1
 1320 000a 01AA     		add	r2, sp, #4
 1321 000c 2021     		movs	r1, #32
 1322              	.LVL103:
 1323              		.loc 1 432 9 view .LVU286
 1324 000e FFF7FEFF 		bl	lis3dh_read_reg
 1325              	.LVL104:
 433:Inc/lis3dh_reg.c **** 
 434:Inc/lis3dh_reg.c ****   if (ret == 0)
 1326              		.loc 1 434 3 is_stmt 1 view .LVU287
 1327              		.loc 1 434 6 is_stmt 0 view .LVU288
 1328 0012 0028     		cmp	r0, #0
 1329 0014 01D0     		beq	.L56
 1330              	.L52:
 435:Inc/lis3dh_reg.c ****   {
 436:Inc/lis3dh_reg.c ****     ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 437:Inc/lis3dh_reg.c **** 
 438:Inc/lis3dh_reg.c ****     if (ctrl_reg1.lpen == PROPERTY_ENABLE)
 439:Inc/lis3dh_reg.c ****     {
 440:Inc/lis3dh_reg.c ****       *val = LIS3DH_LP_8bit;
 441:Inc/lis3dh_reg.c ****     }
 442:Inc/lis3dh_reg.c **** 
 443:Inc/lis3dh_reg.c ****     else if (ctrl_reg4.hr == PROPERTY_ENABLE)
 444:Inc/lis3dh_reg.c ****     {
 445:Inc/lis3dh_reg.c ****       *val = LIS3DH_HR_12bit;
 446:Inc/lis3dh_reg.c ****     }
 447:Inc/lis3dh_reg.c **** 
 448:Inc/lis3dh_reg.c ****     else
 449:Inc/lis3dh_reg.c ****     {
 450:Inc/lis3dh_reg.c ****       *val = LIS3DH_NM_10bit;
 451:Inc/lis3dh_reg.c ****     }
 452:Inc/lis3dh_reg.c ****   }
 453:Inc/lis3dh_reg.c **** 
 454:Inc/lis3dh_reg.c ****   return ret;
 455:Inc/lis3dh_reg.c **** }
 1331              		.loc 1 455 1 view .LVU289
 1332 0016 03B0     		add	sp, sp, #12
 1333              		@ sp needed
 1334              	.LVL105:
 1335              	.LVL106:
 1336              		.loc 1 455 1 view .LVU290
 1337 0018 30BD     		pop	{r4, r5, pc}
 1338              	.LVL107:
 1339              	.L56:
 436:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 32


 1340              		.loc 1 436 5 is_stmt 1 view .LVU291
 436:Inc/lis3dh_reg.c **** 
 1341              		.loc 1 436 11 is_stmt 0 view .LVU292
 1342 001a 0123     		movs	r3, #1
 1343 001c 6A46     		mov	r2, sp
 1344 001e 2321     		movs	r1, #35
 1345 0020 2800     		movs	r0, r5
 1346              	.LVL108:
 436:Inc/lis3dh_reg.c **** 
 1347              		.loc 1 436 11 view .LVU293
 1348 0022 FFF7FEFF 		bl	lis3dh_read_reg
 1349              	.LVL109:
 438:Inc/lis3dh_reg.c ****     {
 1350              		.loc 1 438 5 is_stmt 1 view .LVU294
 438:Inc/lis3dh_reg.c ****     {
 1351              		.loc 1 438 24 is_stmt 0 view .LVU295
 1352 0026 01AB     		add	r3, sp, #4
 1353 0028 1B78     		ldrb	r3, [r3]
 438:Inc/lis3dh_reg.c ****     {
 1354              		.loc 1 438 8 view .LVU296
 1355 002a 1B07     		lsls	r3, r3, #28
 1356 002c 02D5     		bpl	.L54
 440:Inc/lis3dh_reg.c ****     }
 1357              		.loc 1 440 7 is_stmt 1 view .LVU297
 440:Inc/lis3dh_reg.c ****     }
 1358              		.loc 1 440 12 is_stmt 0 view .LVU298
 1359 002e 0223     		movs	r3, #2
 1360 0030 2370     		strb	r3, [r4]
 1361 0032 F0E7     		b	.L52
 1362              	.L54:
 443:Inc/lis3dh_reg.c ****     {
 1363              		.loc 1 443 10 is_stmt 1 view .LVU299
 443:Inc/lis3dh_reg.c ****     {
 1364              		.loc 1 443 27 is_stmt 0 view .LVU300
 1365 0034 6B46     		mov	r3, sp
 1366 0036 1B78     		ldrb	r3, [r3]
 443:Inc/lis3dh_reg.c ****     {
 1367              		.loc 1 443 13 view .LVU301
 1368 0038 1B07     		lsls	r3, r3, #28
 1369 003a 02D5     		bpl	.L55
 445:Inc/lis3dh_reg.c ****     }
 1370              		.loc 1 445 7 is_stmt 1 view .LVU302
 445:Inc/lis3dh_reg.c ****     }
 1371              		.loc 1 445 12 is_stmt 0 view .LVU303
 1372 003c 0023     		movs	r3, #0
 1373 003e 2370     		strb	r3, [r4]
 1374 0040 E9E7     		b	.L52
 1375              	.L55:
 450:Inc/lis3dh_reg.c ****     }
 1376              		.loc 1 450 7 is_stmt 1 view .LVU304
 450:Inc/lis3dh_reg.c ****     }
 1377              		.loc 1 450 12 is_stmt 0 view .LVU305
 1378 0042 0123     		movs	r3, #1
 1379 0044 2370     		strb	r3, [r4]
 454:Inc/lis3dh_reg.c **** }
 1380              		.loc 1 454 3 is_stmt 1 view .LVU306
 454:Inc/lis3dh_reg.c **** }
ARM GAS  /tmp/ccT3btxY.s 			page 33


 1381              		.loc 1 454 10 is_stmt 0 view .LVU307
 1382 0046 E6E7     		b	.L52
 1383              		.cfi_endproc
 1384              	.LFE25:
 1386              		.section	.text.lis3dh_data_rate_set,"ax",%progbits
 1387              		.align	1
 1388              		.global	lis3dh_data_rate_set
 1389              		.syntax unified
 1390              		.code	16
 1391              		.thumb_func
 1392              		.fpu softvfp
 1394              	lis3dh_data_rate_set:
 1395              	.LVL110:
 1396              	.LFB26:
 456:Inc/lis3dh_reg.c **** 
 457:Inc/lis3dh_reg.c **** /**
 458:Inc/lis3dh_reg.c ****   * @brief  Output data rate selection.[set]
 459:Inc/lis3dh_reg.c ****   *
 460:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 461:Inc/lis3dh_reg.c ****   * @param  val      change the values of odr in reg CTRL_REG1
 462:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 463:Inc/lis3dh_reg.c ****   *
 464:Inc/lis3dh_reg.c ****   */
 465:Inc/lis3dh_reg.c **** int32_t lis3dh_data_rate_set(stmdev_ctx_t *ctx, lis3dh_odr_t val)
 466:Inc/lis3dh_reg.c **** {
 1397              		.loc 1 466 1 is_stmt 1 view -0
 1398              		.cfi_startproc
 1399              		@ args = 0, pretend = 0, frame = 8
 1400              		@ frame_needed = 0, uses_anonymous_args = 0
 1401              		.loc 1 466 1 is_stmt 0 view .LVU309
 1402 0000 30B5     		push	{r4, r5, lr}
 1403              	.LCFI32:
 1404              		.cfi_def_cfa_offset 12
 1405              		.cfi_offset 4, -12
 1406              		.cfi_offset 5, -8
 1407              		.cfi_offset 14, -4
 1408 0002 83B0     		sub	sp, sp, #12
 1409              	.LCFI33:
 1410              		.cfi_def_cfa_offset 24
 1411 0004 0500     		movs	r5, r0
 1412 0006 0C00     		movs	r4, r1
 467:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg1_t ctrl_reg1;
 1413              		.loc 1 467 3 is_stmt 1 view .LVU310
 468:Inc/lis3dh_reg.c ****   int32_t ret;
 1414              		.loc 1 468 3 view .LVU311
 469:Inc/lis3dh_reg.c **** 
 470:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 1415              		.loc 1 470 3 view .LVU312
 1416              		.loc 1 470 9 is_stmt 0 view .LVU313
 1417 0008 0123     		movs	r3, #1
 1418 000a 01AA     		add	r2, sp, #4
 1419 000c 2021     		movs	r1, #32
 1420              	.LVL111:
 1421              		.loc 1 470 9 view .LVU314
 1422 000e FFF7FEFF 		bl	lis3dh_read_reg
 1423              	.LVL112:
 471:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 34


 472:Inc/lis3dh_reg.c ****   if (ret == 0)
 1424              		.loc 1 472 3 is_stmt 1 view .LVU315
 1425              		.loc 1 472 6 is_stmt 0 view .LVU316
 1426 0012 0028     		cmp	r0, #0
 1427 0014 01D0     		beq	.L59
 1428              	.L57:
 473:Inc/lis3dh_reg.c ****   {
 474:Inc/lis3dh_reg.c ****     ctrl_reg1.odr = (uint8_t)val;
 475:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 476:Inc/lis3dh_reg.c ****   }
 477:Inc/lis3dh_reg.c **** 
 478:Inc/lis3dh_reg.c ****   return ret;
 479:Inc/lis3dh_reg.c **** }
 1429              		.loc 1 479 1 view .LVU317
 1430 0016 03B0     		add	sp, sp, #12
 1431              		@ sp needed
 1432              	.LVL113:
 1433              		.loc 1 479 1 view .LVU318
 1434 0018 30BD     		pop	{r4, r5, pc}
 1435              	.LVL114:
 1436              	.L59:
 474:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 1437              		.loc 1 474 5 is_stmt 1 view .LVU319
 474:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 1438              		.loc 1 474 21 is_stmt 0 view .LVU320
 1439 001a 0F23     		movs	r3, #15
 1440 001c 1C40     		ands	r4, r3
 474:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 1441              		.loc 1 474 19 view .LVU321
 1442 001e 2401     		lsls	r4, r4, #4
 1443 0020 6A46     		mov	r2, sp
 1444 0022 1279     		ldrb	r2, [r2, #4]
 1445 0024 1340     		ands	r3, r2
 1446 0026 2343     		orrs	r3, r4
 1447 0028 6A46     		mov	r2, sp
 1448 002a 1371     		strb	r3, [r2, #4]
 475:Inc/lis3dh_reg.c ****   }
 1449              		.loc 1 475 5 is_stmt 1 view .LVU322
 475:Inc/lis3dh_reg.c ****   }
 1450              		.loc 1 475 11 is_stmt 0 view .LVU323
 1451 002c 0123     		movs	r3, #1
 1452 002e 01AA     		add	r2, sp, #4
 1453 0030 2021     		movs	r1, #32
 1454 0032 2800     		movs	r0, r5
 1455              	.LVL115:
 475:Inc/lis3dh_reg.c ****   }
 1456              		.loc 1 475 11 view .LVU324
 1457 0034 FFF7FEFF 		bl	lis3dh_write_reg
 1458              	.LVL116:
 478:Inc/lis3dh_reg.c **** }
 1459              		.loc 1 478 3 is_stmt 1 view .LVU325
 478:Inc/lis3dh_reg.c **** }
 1460              		.loc 1 478 10 is_stmt 0 view .LVU326
 1461 0038 EDE7     		b	.L57
 1462              		.cfi_endproc
 1463              	.LFE26:
 1465              		.section	.text.lis3dh_data_rate_get,"ax",%progbits
ARM GAS  /tmp/ccT3btxY.s 			page 35


 1466              		.align	1
 1467              		.global	lis3dh_data_rate_get
 1468              		.syntax unified
 1469              		.code	16
 1470              		.thumb_func
 1471              		.fpu softvfp
 1473              	lis3dh_data_rate_get:
 1474              	.LVL117:
 1475              	.LFB27:
 480:Inc/lis3dh_reg.c **** 
 481:Inc/lis3dh_reg.c **** /**
 482:Inc/lis3dh_reg.c ****   * @brief  Output data rate selection.[get]
 483:Inc/lis3dh_reg.c ****   *
 484:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 485:Inc/lis3dh_reg.c ****   * @param  val      get the values of odr in reg CTRL_REG1
 486:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 487:Inc/lis3dh_reg.c ****   *
 488:Inc/lis3dh_reg.c ****   */
 489:Inc/lis3dh_reg.c **** int32_t lis3dh_data_rate_get(stmdev_ctx_t *ctx, lis3dh_odr_t *val)
 490:Inc/lis3dh_reg.c **** {
 1476              		.loc 1 490 1 is_stmt 1 view -0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 8
 1479              		@ frame_needed = 0, uses_anonymous_args = 0
 1480              		.loc 1 490 1 is_stmt 0 view .LVU328
 1481 0000 30B5     		push	{r4, r5, lr}
 1482              	.LCFI34:
 1483              		.cfi_def_cfa_offset 12
 1484              		.cfi_offset 4, -12
 1485              		.cfi_offset 5, -8
 1486              		.cfi_offset 14, -4
 1487 0002 83B0     		sub	sp, sp, #12
 1488              	.LCFI35:
 1489              		.cfi_def_cfa_offset 24
 1490 0004 0C00     		movs	r4, r1
 491:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg1_t ctrl_reg1;
 1491              		.loc 1 491 3 is_stmt 1 view .LVU329
 492:Inc/lis3dh_reg.c ****   int32_t ret;
 1492              		.loc 1 492 3 view .LVU330
 493:Inc/lis3dh_reg.c **** 
 494:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 1493              		.loc 1 494 3 view .LVU331
 1494              		.loc 1 494 9 is_stmt 0 view .LVU332
 1495 0006 01AD     		add	r5, sp, #4
 1496 0008 0123     		movs	r3, #1
 1497 000a 2A00     		movs	r2, r5
 1498 000c 2021     		movs	r1, #32
 1499              	.LVL118:
 1500              		.loc 1 494 9 view .LVU333
 1501 000e FFF7FEFF 		bl	lis3dh_read_reg
 1502              	.LVL119:
 495:Inc/lis3dh_reg.c **** 
 496:Inc/lis3dh_reg.c ****   switch (ctrl_reg1.odr)
 1503              		.loc 1 496 3 is_stmt 1 view .LVU334
 1504              		.loc 1 496 20 is_stmt 0 view .LVU335
 1505 0012 2A78     		ldrb	r2, [r5]
 1506 0014 1309     		lsrs	r3, r2, #4
ARM GAS  /tmp/ccT3btxY.s 			page 36


 1507              		.loc 1 496 3 view .LVU336
 1508 0016 9F2A     		cmp	r2, #159
 1509 0018 22D8     		bhi	.L61
 1510 001a 9B00     		lsls	r3, r3, #2
 1511 001c 124A     		ldr	r2, .L74
 1512 001e D358     		ldr	r3, [r2, r3]
 1513 0020 9F46     		mov	pc, r3
 1514              		.section	.rodata.lis3dh_data_rate_get,"a",%progbits
 1515              		.align	2
 1516              	.L63:
 1517 0000 22000000 		.word	.L72
 1518 0004 2A000000 		.word	.L71
 1519 0008 30000000 		.word	.L70
 1520 000c 36000000 		.word	.L69
 1521 0010 3C000000 		.word	.L68
 1522 0014 42000000 		.word	.L67
 1523 0018 48000000 		.word	.L66
 1524 001c 4E000000 		.word	.L65
 1525 0020 54000000 		.word	.L64
 1526 0024 5A000000 		.word	.L62
 1527              		.section	.text.lis3dh_data_rate_get
 1528              	.L72:
 497:Inc/lis3dh_reg.c ****   {
 498:Inc/lis3dh_reg.c ****     case LIS3DH_POWER_DOWN:
 499:Inc/lis3dh_reg.c ****       *val = LIS3DH_POWER_DOWN;
 1529              		.loc 1 499 7 is_stmt 1 view .LVU337
 1530              		.loc 1 499 12 is_stmt 0 view .LVU338
 1531 0022 0023     		movs	r3, #0
 1532 0024 2370     		strb	r3, [r4]
 500:Inc/lis3dh_reg.c ****       break;
 1533              		.loc 1 500 7 is_stmt 1 view .LVU339
 1534              	.L60:
 501:Inc/lis3dh_reg.c **** 
 502:Inc/lis3dh_reg.c ****     case LIS3DH_ODR_1Hz:
 503:Inc/lis3dh_reg.c ****       *val = LIS3DH_ODR_1Hz;
 504:Inc/lis3dh_reg.c ****       break;
 505:Inc/lis3dh_reg.c **** 
 506:Inc/lis3dh_reg.c ****     case LIS3DH_ODR_10Hz:
 507:Inc/lis3dh_reg.c ****       *val = LIS3DH_ODR_10Hz;
 508:Inc/lis3dh_reg.c ****       break;
 509:Inc/lis3dh_reg.c **** 
 510:Inc/lis3dh_reg.c ****     case LIS3DH_ODR_25Hz:
 511:Inc/lis3dh_reg.c ****       *val = LIS3DH_ODR_25Hz;
 512:Inc/lis3dh_reg.c ****       break;
 513:Inc/lis3dh_reg.c **** 
 514:Inc/lis3dh_reg.c ****     case LIS3DH_ODR_50Hz:
 515:Inc/lis3dh_reg.c ****       *val = LIS3DH_ODR_50Hz;
 516:Inc/lis3dh_reg.c ****       break;
 517:Inc/lis3dh_reg.c **** 
 518:Inc/lis3dh_reg.c ****     case LIS3DH_ODR_100Hz:
 519:Inc/lis3dh_reg.c ****       *val = LIS3DH_ODR_100Hz;
 520:Inc/lis3dh_reg.c ****       break;
 521:Inc/lis3dh_reg.c **** 
 522:Inc/lis3dh_reg.c ****     case LIS3DH_ODR_200Hz:
 523:Inc/lis3dh_reg.c ****       *val = LIS3DH_ODR_200Hz;
 524:Inc/lis3dh_reg.c ****       break;
 525:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 37


 526:Inc/lis3dh_reg.c ****     case LIS3DH_ODR_400Hz:
 527:Inc/lis3dh_reg.c ****       *val = LIS3DH_ODR_400Hz;
 528:Inc/lis3dh_reg.c ****       break;
 529:Inc/lis3dh_reg.c **** 
 530:Inc/lis3dh_reg.c ****     case LIS3DH_ODR_1kHz620_LP:
 531:Inc/lis3dh_reg.c ****       *val = LIS3DH_ODR_1kHz620_LP;
 532:Inc/lis3dh_reg.c ****       break;
 533:Inc/lis3dh_reg.c **** 
 534:Inc/lis3dh_reg.c ****     case LIS3DH_ODR_5kHz376_LP_1kHz344_NM_HP:
 535:Inc/lis3dh_reg.c ****       *val = LIS3DH_ODR_5kHz376_LP_1kHz344_NM_HP;
 536:Inc/lis3dh_reg.c ****       break;
 537:Inc/lis3dh_reg.c **** 
 538:Inc/lis3dh_reg.c ****     default:
 539:Inc/lis3dh_reg.c ****       *val = LIS3DH_POWER_DOWN;
 540:Inc/lis3dh_reg.c ****       break;
 541:Inc/lis3dh_reg.c ****   }
 542:Inc/lis3dh_reg.c **** 
 543:Inc/lis3dh_reg.c ****   return ret;
 544:Inc/lis3dh_reg.c **** }
 1535              		.loc 1 544 1 is_stmt 0 view .LVU340
 1536 0026 03B0     		add	sp, sp, #12
 1537              		@ sp needed
 1538              	.LVL120:
 1539              		.loc 1 544 1 view .LVU341
 1540 0028 30BD     		pop	{r4, r5, pc}
 1541              	.LVL121:
 1542              	.L71:
 503:Inc/lis3dh_reg.c ****       break;
 1543              		.loc 1 503 7 is_stmt 1 view .LVU342
 503:Inc/lis3dh_reg.c ****       break;
 1544              		.loc 1 503 12 is_stmt 0 view .LVU343
 1545 002a 0123     		movs	r3, #1
 1546 002c 2370     		strb	r3, [r4]
 504:Inc/lis3dh_reg.c **** 
 1547              		.loc 1 504 7 is_stmt 1 view .LVU344
 1548 002e FAE7     		b	.L60
 1549              	.L70:
 507:Inc/lis3dh_reg.c ****       break;
 1550              		.loc 1 507 7 view .LVU345
 507:Inc/lis3dh_reg.c ****       break;
 1551              		.loc 1 507 12 is_stmt 0 view .LVU346
 1552 0030 0223     		movs	r3, #2
 1553 0032 2370     		strb	r3, [r4]
 508:Inc/lis3dh_reg.c **** 
 1554              		.loc 1 508 7 is_stmt 1 view .LVU347
 1555 0034 F7E7     		b	.L60
 1556              	.L69:
 511:Inc/lis3dh_reg.c ****       break;
 1557              		.loc 1 511 7 view .LVU348
 511:Inc/lis3dh_reg.c ****       break;
 1558              		.loc 1 511 12 is_stmt 0 view .LVU349
 1559 0036 0323     		movs	r3, #3
 1560 0038 2370     		strb	r3, [r4]
 512:Inc/lis3dh_reg.c **** 
 1561              		.loc 1 512 7 is_stmt 1 view .LVU350
 1562 003a F4E7     		b	.L60
 1563              	.L68:
ARM GAS  /tmp/ccT3btxY.s 			page 38


 515:Inc/lis3dh_reg.c ****       break;
 1564              		.loc 1 515 7 view .LVU351
 515:Inc/lis3dh_reg.c ****       break;
 1565              		.loc 1 515 12 is_stmt 0 view .LVU352
 1566 003c 0423     		movs	r3, #4
 1567 003e 2370     		strb	r3, [r4]
 516:Inc/lis3dh_reg.c **** 
 1568              		.loc 1 516 7 is_stmt 1 view .LVU353
 1569 0040 F1E7     		b	.L60
 1570              	.L67:
 519:Inc/lis3dh_reg.c ****       break;
 1571              		.loc 1 519 7 view .LVU354
 519:Inc/lis3dh_reg.c ****       break;
 1572              		.loc 1 519 12 is_stmt 0 view .LVU355
 1573 0042 0523     		movs	r3, #5
 1574 0044 2370     		strb	r3, [r4]
 520:Inc/lis3dh_reg.c **** 
 1575              		.loc 1 520 7 is_stmt 1 view .LVU356
 1576 0046 EEE7     		b	.L60
 1577              	.L66:
 523:Inc/lis3dh_reg.c ****       break;
 1578              		.loc 1 523 7 view .LVU357
 523:Inc/lis3dh_reg.c ****       break;
 1579              		.loc 1 523 12 is_stmt 0 view .LVU358
 1580 0048 0623     		movs	r3, #6
 1581 004a 2370     		strb	r3, [r4]
 524:Inc/lis3dh_reg.c **** 
 1582              		.loc 1 524 7 is_stmt 1 view .LVU359
 1583 004c EBE7     		b	.L60
 1584              	.L65:
 527:Inc/lis3dh_reg.c ****       break;
 1585              		.loc 1 527 7 view .LVU360
 527:Inc/lis3dh_reg.c ****       break;
 1586              		.loc 1 527 12 is_stmt 0 view .LVU361
 1587 004e 0723     		movs	r3, #7
 1588 0050 2370     		strb	r3, [r4]
 528:Inc/lis3dh_reg.c **** 
 1589              		.loc 1 528 7 is_stmt 1 view .LVU362
 1590 0052 E8E7     		b	.L60
 1591              	.L64:
 531:Inc/lis3dh_reg.c ****       break;
 1592              		.loc 1 531 7 view .LVU363
 531:Inc/lis3dh_reg.c ****       break;
 1593              		.loc 1 531 12 is_stmt 0 view .LVU364
 1594 0054 0823     		movs	r3, #8
 1595 0056 2370     		strb	r3, [r4]
 532:Inc/lis3dh_reg.c **** 
 1596              		.loc 1 532 7 is_stmt 1 view .LVU365
 1597 0058 E5E7     		b	.L60
 1598              	.L62:
 535:Inc/lis3dh_reg.c ****       break;
 1599              		.loc 1 535 7 view .LVU366
 535:Inc/lis3dh_reg.c ****       break;
 1600              		.loc 1 535 12 is_stmt 0 view .LVU367
 1601 005a 0923     		movs	r3, #9
 1602 005c 2370     		strb	r3, [r4]
 536:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 39


 1603              		.loc 1 536 7 is_stmt 1 view .LVU368
 1604 005e E2E7     		b	.L60
 1605              	.L61:
 539:Inc/lis3dh_reg.c ****       break;
 1606              		.loc 1 539 7 view .LVU369
 539:Inc/lis3dh_reg.c ****       break;
 1607              		.loc 1 539 12 is_stmt 0 view .LVU370
 1608 0060 0023     		movs	r3, #0
 1609 0062 2370     		strb	r3, [r4]
 540:Inc/lis3dh_reg.c ****   }
 1610              		.loc 1 540 7 is_stmt 1 view .LVU371
 543:Inc/lis3dh_reg.c **** }
 1611              		.loc 1 543 3 view .LVU372
 543:Inc/lis3dh_reg.c **** }
 1612              		.loc 1 543 10 is_stmt 0 view .LVU373
 1613 0064 DFE7     		b	.L60
 1614              	.L75:
 1615 0066 C046     		.align	2
 1616              	.L74:
 1617 0068 00000000 		.word	.L63
 1618              		.cfi_endproc
 1619              	.LFE27:
 1621              		.section	.text.lis3dh_high_pass_on_outputs_set,"ax",%progbits
 1622              		.align	1
 1623              		.global	lis3dh_high_pass_on_outputs_set
 1624              		.syntax unified
 1625              		.code	16
 1626              		.thumb_func
 1627              		.fpu softvfp
 1629              	lis3dh_high_pass_on_outputs_set:
 1630              	.LVL122:
 1631              	.LFB28:
 545:Inc/lis3dh_reg.c **** 
 546:Inc/lis3dh_reg.c **** /**
 547:Inc/lis3dh_reg.c ****   * @brief   High pass data from internal filter sent to output register
 548:Inc/lis3dh_reg.c ****   *          and FIFO.
 549:Inc/lis3dh_reg.c ****   *
 550:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 551:Inc/lis3dh_reg.c ****   * @param  val      change the values of fds in reg CTRL_REG2
 552:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 553:Inc/lis3dh_reg.c ****   *
 554:Inc/lis3dh_reg.c ****   */
 555:Inc/lis3dh_reg.c **** int32_t lis3dh_high_pass_on_outputs_set(stmdev_ctx_t *ctx,
 556:Inc/lis3dh_reg.c ****                                         uint8_t val)
 557:Inc/lis3dh_reg.c **** {
 1632              		.loc 1 557 1 is_stmt 1 view -0
 1633              		.cfi_startproc
 1634              		@ args = 0, pretend = 0, frame = 8
 1635              		@ frame_needed = 0, uses_anonymous_args = 0
 1636              		.loc 1 557 1 is_stmt 0 view .LVU375
 1637 0000 30B5     		push	{r4, r5, lr}
 1638              	.LCFI36:
 1639              		.cfi_def_cfa_offset 12
 1640              		.cfi_offset 4, -12
 1641              		.cfi_offset 5, -8
 1642              		.cfi_offset 14, -4
 1643 0002 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/ccT3btxY.s 			page 40


 1644              	.LCFI37:
 1645              		.cfi_def_cfa_offset 24
 1646 0004 0400     		movs	r4, r0
 1647 0006 0D00     		movs	r5, r1
 558:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg2_t ctrl_reg2;
 1648              		.loc 1 558 3 is_stmt 1 view .LVU376
 559:Inc/lis3dh_reg.c ****   int32_t ret;
 1649              		.loc 1 559 3 view .LVU377
 560:Inc/lis3dh_reg.c **** 
 561:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1650              		.loc 1 561 3 view .LVU378
 1651              		.loc 1 561 9 is_stmt 0 view .LVU379
 1652 0008 0123     		movs	r3, #1
 1653 000a 01AA     		add	r2, sp, #4
 1654 000c 2121     		movs	r1, #33
 1655              	.LVL123:
 1656              		.loc 1 561 9 view .LVU380
 1657 000e FFF7FEFF 		bl	lis3dh_read_reg
 1658              	.LVL124:
 562:Inc/lis3dh_reg.c **** 
 563:Inc/lis3dh_reg.c ****   if (ret == 0)
 1659              		.loc 1 563 3 is_stmt 1 view .LVU381
 1660              		.loc 1 563 6 is_stmt 0 view .LVU382
 1661 0012 0028     		cmp	r0, #0
 1662 0014 01D0     		beq	.L78
 1663              	.L76:
 564:Inc/lis3dh_reg.c ****   {
 565:Inc/lis3dh_reg.c ****     ctrl_reg2.fds = val;
 566:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 567:Inc/lis3dh_reg.c ****   }
 568:Inc/lis3dh_reg.c **** 
 569:Inc/lis3dh_reg.c ****   return ret;
 570:Inc/lis3dh_reg.c **** }
 1664              		.loc 1 570 1 view .LVU383
 1665 0016 03B0     		add	sp, sp, #12
 1666              		@ sp needed
 1667              	.LVL125:
 1668              		.loc 1 570 1 view .LVU384
 1669 0018 30BD     		pop	{r4, r5, pc}
 1670              	.LVL126:
 1671              	.L78:
 565:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1672              		.loc 1 565 5 is_stmt 1 view .LVU385
 565:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1673              		.loc 1 565 19 is_stmt 0 view .LVU386
 1674 001a 0122     		movs	r2, #1
 1675 001c 2A40     		ands	r2, r5
 1676 001e D200     		lsls	r2, r2, #3
 1677 0020 6B46     		mov	r3, sp
 1678 0022 1B79     		ldrb	r3, [r3, #4]
 1679 0024 0821     		movs	r1, #8
 1680 0026 8B43     		bics	r3, r1
 1681 0028 1343     		orrs	r3, r2
 1682 002a 6A46     		mov	r2, sp
 1683 002c 1371     		strb	r3, [r2, #4]
 566:Inc/lis3dh_reg.c ****   }
 1684              		.loc 1 566 5 is_stmt 1 view .LVU387
ARM GAS  /tmp/ccT3btxY.s 			page 41


 566:Inc/lis3dh_reg.c ****   }
 1685              		.loc 1 566 11 is_stmt 0 view .LVU388
 1686 002e 0123     		movs	r3, #1
 1687 0030 01AA     		add	r2, sp, #4
 1688 0032 1931     		adds	r1, r1, #25
 1689 0034 2000     		movs	r0, r4
 1690              	.LVL127:
 566:Inc/lis3dh_reg.c ****   }
 1691              		.loc 1 566 11 view .LVU389
 1692 0036 FFF7FEFF 		bl	lis3dh_write_reg
 1693              	.LVL128:
 569:Inc/lis3dh_reg.c **** }
 1694              		.loc 1 569 3 is_stmt 1 view .LVU390
 569:Inc/lis3dh_reg.c **** }
 1695              		.loc 1 569 10 is_stmt 0 view .LVU391
 1696 003a ECE7     		b	.L76
 1697              		.cfi_endproc
 1698              	.LFE28:
 1700              		.section	.text.lis3dh_high_pass_on_outputs_get,"ax",%progbits
 1701              		.align	1
 1702              		.global	lis3dh_high_pass_on_outputs_get
 1703              		.syntax unified
 1704              		.code	16
 1705              		.thumb_func
 1706              		.fpu softvfp
 1708              	lis3dh_high_pass_on_outputs_get:
 1709              	.LVL129:
 1710              	.LFB29:
 571:Inc/lis3dh_reg.c **** 
 572:Inc/lis3dh_reg.c **** /**
 573:Inc/lis3dh_reg.c ****   * @brief   High pass data from internal filter sent to output register
 574:Inc/lis3dh_reg.c ****   *          and FIFO.[get]
 575:Inc/lis3dh_reg.c ****   *
 576:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 577:Inc/lis3dh_reg.c ****   * @param  val      change the values of fds in reg CTRL_REG2
 578:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 579:Inc/lis3dh_reg.c ****   *
 580:Inc/lis3dh_reg.c ****   */
 581:Inc/lis3dh_reg.c **** int32_t lis3dh_high_pass_on_outputs_get(stmdev_ctx_t *ctx,
 582:Inc/lis3dh_reg.c ****                                         uint8_t *val)
 583:Inc/lis3dh_reg.c **** {
 1711              		.loc 1 583 1 is_stmt 1 view -0
 1712              		.cfi_startproc
 1713              		@ args = 0, pretend = 0, frame = 8
 1714              		@ frame_needed = 0, uses_anonymous_args = 0
 1715              		.loc 1 583 1 is_stmt 0 view .LVU393
 1716 0000 30B5     		push	{r4, r5, lr}
 1717              	.LCFI38:
 1718              		.cfi_def_cfa_offset 12
 1719              		.cfi_offset 4, -12
 1720              		.cfi_offset 5, -8
 1721              		.cfi_offset 14, -4
 1722 0002 83B0     		sub	sp, sp, #12
 1723              	.LCFI39:
 1724              		.cfi_def_cfa_offset 24
 1725 0004 0C00     		movs	r4, r1
 584:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg2_t ctrl_reg2;
ARM GAS  /tmp/ccT3btxY.s 			page 42


 1726              		.loc 1 584 3 is_stmt 1 view .LVU394
 585:Inc/lis3dh_reg.c ****   int32_t ret;
 1727              		.loc 1 585 3 view .LVU395
 586:Inc/lis3dh_reg.c **** 
 587:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1728              		.loc 1 587 3 view .LVU396
 1729              		.loc 1 587 9 is_stmt 0 view .LVU397
 1730 0006 01AD     		add	r5, sp, #4
 1731 0008 0123     		movs	r3, #1
 1732 000a 2A00     		movs	r2, r5
 1733 000c 2121     		movs	r1, #33
 1734              	.LVL130:
 1735              		.loc 1 587 9 view .LVU398
 1736 000e FFF7FEFF 		bl	lis3dh_read_reg
 1737              	.LVL131:
 588:Inc/lis3dh_reg.c ****   *val = (uint8_t)ctrl_reg2.fds;
 1738              		.loc 1 588 3 is_stmt 1 view .LVU399
 1739              		.loc 1 588 28 is_stmt 0 view .LVU400
 1740 0012 2B78     		ldrb	r3, [r5]
 1741 0014 1B07     		lsls	r3, r3, #28
 1742 0016 DB0F     		lsrs	r3, r3, #31
 1743              		.loc 1 588 8 view .LVU401
 1744 0018 2370     		strb	r3, [r4]
 589:Inc/lis3dh_reg.c **** 
 590:Inc/lis3dh_reg.c ****   return ret;
 1745              		.loc 1 590 3 is_stmt 1 view .LVU402
 591:Inc/lis3dh_reg.c **** }
 1746              		.loc 1 591 1 is_stmt 0 view .LVU403
 1747 001a 03B0     		add	sp, sp, #12
 1748              		@ sp needed
 1749              	.LVL132:
 1750              		.loc 1 591 1 view .LVU404
 1751 001c 30BD     		pop	{r4, r5, pc}
 1752              		.cfi_endproc
 1753              	.LFE29:
 1755              		.section	.text.lis3dh_high_pass_bandwidth_set,"ax",%progbits
 1756              		.align	1
 1757              		.global	lis3dh_high_pass_bandwidth_set
 1758              		.syntax unified
 1759              		.code	16
 1760              		.thumb_func
 1761              		.fpu softvfp
 1763              	lis3dh_high_pass_bandwidth_set:
 1764              	.LVL133:
 1765              	.LFB30:
 592:Inc/lis3dh_reg.c **** 
 593:Inc/lis3dh_reg.c **** /**
 594:Inc/lis3dh_reg.c ****   * @brief   High-pass filter cutoff frequency selection.[set]
 595:Inc/lis3dh_reg.c ****   *
 596:Inc/lis3dh_reg.c ****   * HPCF[2:1]\ft @1Hz    @10Hz  @25Hz  @50Hz @100Hz @200Hz @400Hz @1kHz6 ft@5kHz
 597:Inc/lis3dh_reg.c ****   * AGGRESSIVE   0.02Hz  0.2Hz  0.5Hz  1Hz   2Hz    4Hz    8Hz    32Hz   100Hz
 598:Inc/lis3dh_reg.c ****   * STRONG       0.008Hz 0.08Hz 0.2Hz  0.5Hz 1Hz    2Hz    4Hz    16Hz   50Hz
 599:Inc/lis3dh_reg.c ****   * MEDIUM       0.004Hz 0.04Hz 0.1Hz  0.2Hz 0.5Hz  1Hz    2Hz    8Hz    25Hz
 600:Inc/lis3dh_reg.c ****   * LIGHT        0.002Hz 0.02Hz 0.05Hz 0.1Hz 0.2Hz  0.5Hz  1Hz    4Hz    12Hz
 601:Inc/lis3dh_reg.c ****   *
 602:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 603:Inc/lis3dh_reg.c ****   * @param  val      change the values of hpcf in reg CTRL_REG2
ARM GAS  /tmp/ccT3btxY.s 			page 43


 604:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 605:Inc/lis3dh_reg.c ****   *
 606:Inc/lis3dh_reg.c ****   */
 607:Inc/lis3dh_reg.c **** int32_t lis3dh_high_pass_bandwidth_set(stmdev_ctx_t *ctx,
 608:Inc/lis3dh_reg.c ****                                        lis3dh_hpcf_t val)
 609:Inc/lis3dh_reg.c **** {
 1766              		.loc 1 609 1 is_stmt 1 view -0
 1767              		.cfi_startproc
 1768              		@ args = 0, pretend = 0, frame = 8
 1769              		@ frame_needed = 0, uses_anonymous_args = 0
 1770              		.loc 1 609 1 is_stmt 0 view .LVU406
 1771 0000 30B5     		push	{r4, r5, lr}
 1772              	.LCFI40:
 1773              		.cfi_def_cfa_offset 12
 1774              		.cfi_offset 4, -12
 1775              		.cfi_offset 5, -8
 1776              		.cfi_offset 14, -4
 1777 0002 83B0     		sub	sp, sp, #12
 1778              	.LCFI41:
 1779              		.cfi_def_cfa_offset 24
 1780 0004 0400     		movs	r4, r0
 1781 0006 0D00     		movs	r5, r1
 610:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg2_t ctrl_reg2;
 1782              		.loc 1 610 3 is_stmt 1 view .LVU407
 611:Inc/lis3dh_reg.c ****   int32_t ret;
 1783              		.loc 1 611 3 view .LVU408
 612:Inc/lis3dh_reg.c **** 
 613:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1784              		.loc 1 613 3 view .LVU409
 1785              		.loc 1 613 9 is_stmt 0 view .LVU410
 1786 0008 0123     		movs	r3, #1
 1787 000a 01AA     		add	r2, sp, #4
 1788 000c 2121     		movs	r1, #33
 1789              	.LVL134:
 1790              		.loc 1 613 9 view .LVU411
 1791 000e FFF7FEFF 		bl	lis3dh_read_reg
 1792              	.LVL135:
 614:Inc/lis3dh_reg.c **** 
 615:Inc/lis3dh_reg.c ****   if (ret == 0)
 1793              		.loc 1 615 3 is_stmt 1 view .LVU412
 1794              		.loc 1 615 6 is_stmt 0 view .LVU413
 1795 0012 0028     		cmp	r0, #0
 1796 0014 01D0     		beq	.L82
 1797              	.L80:
 616:Inc/lis3dh_reg.c ****   {
 617:Inc/lis3dh_reg.c ****     ctrl_reg2.hpcf = (uint8_t)val;
 618:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 619:Inc/lis3dh_reg.c ****   }
 620:Inc/lis3dh_reg.c **** 
 621:Inc/lis3dh_reg.c ****   return ret;
 622:Inc/lis3dh_reg.c **** }
 1798              		.loc 1 622 1 view .LVU414
 1799 0016 03B0     		add	sp, sp, #12
 1800              		@ sp needed
 1801              	.LVL136:
 1802              		.loc 1 622 1 view .LVU415
 1803 0018 30BD     		pop	{r4, r5, pc}
ARM GAS  /tmp/ccT3btxY.s 			page 44


 1804              	.LVL137:
 1805              	.L82:
 617:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1806              		.loc 1 617 5 is_stmt 1 view .LVU416
 617:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1807              		.loc 1 617 20 is_stmt 0 view .LVU417
 1808 001a 0322     		movs	r2, #3
 1809 001c 2A40     		ands	r2, r5
 1810 001e 1201     		lsls	r2, r2, #4
 1811 0020 6B46     		mov	r3, sp
 1812 0022 1B79     		ldrb	r3, [r3, #4]
 1813 0024 3021     		movs	r1, #48
 1814 0026 8B43     		bics	r3, r1
 1815 0028 1343     		orrs	r3, r2
 1816 002a 6A46     		mov	r2, sp
 1817 002c 1371     		strb	r3, [r2, #4]
 618:Inc/lis3dh_reg.c ****   }
 1818              		.loc 1 618 5 is_stmt 1 view .LVU418
 618:Inc/lis3dh_reg.c ****   }
 1819              		.loc 1 618 11 is_stmt 0 view .LVU419
 1820 002e 0123     		movs	r3, #1
 1821 0030 01AA     		add	r2, sp, #4
 1822 0032 0F39     		subs	r1, r1, #15
 1823 0034 2000     		movs	r0, r4
 1824              	.LVL138:
 618:Inc/lis3dh_reg.c ****   }
 1825              		.loc 1 618 11 view .LVU420
 1826 0036 FFF7FEFF 		bl	lis3dh_write_reg
 1827              	.LVL139:
 621:Inc/lis3dh_reg.c **** }
 1828              		.loc 1 621 3 is_stmt 1 view .LVU421
 621:Inc/lis3dh_reg.c **** }
 1829              		.loc 1 621 10 is_stmt 0 view .LVU422
 1830 003a ECE7     		b	.L80
 1831              		.cfi_endproc
 1832              	.LFE30:
 1834              		.section	.text.lis3dh_high_pass_bandwidth_get,"ax",%progbits
 1835              		.align	1
 1836              		.global	lis3dh_high_pass_bandwidth_get
 1837              		.syntax unified
 1838              		.code	16
 1839              		.thumb_func
 1840              		.fpu softvfp
 1842              	lis3dh_high_pass_bandwidth_get:
 1843              	.LVL140:
 1844              	.LFB31:
 623:Inc/lis3dh_reg.c **** 
 624:Inc/lis3dh_reg.c **** /**
 625:Inc/lis3dh_reg.c ****   * @brief   High-pass filter cutoff frequency selection.[get]
 626:Inc/lis3dh_reg.c ****   *
 627:Inc/lis3dh_reg.c ****   * HPCF[2:1]\ft @1Hz    @10Hz  @25Hz  @50Hz @100Hz @200Hz @400Hz @1kHz6 ft@5kHz
 628:Inc/lis3dh_reg.c ****   * AGGRESSIVE   0.02Hz  0.2Hz  0.5Hz  1Hz   2Hz    4Hz    8Hz    32Hz   100Hz
 629:Inc/lis3dh_reg.c ****   * STRONG       0.008Hz 0.08Hz 0.2Hz  0.5Hz 1Hz    2Hz    4Hz    16Hz   50Hz
 630:Inc/lis3dh_reg.c ****   * MEDIUM       0.004Hz 0.04Hz 0.1Hz  0.2Hz 0.5Hz  1Hz    2Hz    8Hz    25Hz
 631:Inc/lis3dh_reg.c ****   * LIGHT        0.002Hz 0.02Hz 0.05Hz 0.1Hz 0.2Hz  0.5Hz  1Hz    4Hz    12Hz
 632:Inc/lis3dh_reg.c ****   *
 633:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
ARM GAS  /tmp/ccT3btxY.s 			page 45


 634:Inc/lis3dh_reg.c ****   * @param  val      get the values of hpcf in reg CTRL_REG2
 635:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 636:Inc/lis3dh_reg.c ****   *
 637:Inc/lis3dh_reg.c ****   */
 638:Inc/lis3dh_reg.c **** int32_t lis3dh_high_pass_bandwidth_get(stmdev_ctx_t *ctx,
 639:Inc/lis3dh_reg.c ****                                        lis3dh_hpcf_t *val)
 640:Inc/lis3dh_reg.c **** {
 1845              		.loc 1 640 1 is_stmt 1 view -0
 1846              		.cfi_startproc
 1847              		@ args = 0, pretend = 0, frame = 8
 1848              		@ frame_needed = 0, uses_anonymous_args = 0
 1849              		.loc 1 640 1 is_stmt 0 view .LVU424
 1850 0000 30B5     		push	{r4, r5, lr}
 1851              	.LCFI42:
 1852              		.cfi_def_cfa_offset 12
 1853              		.cfi_offset 4, -12
 1854              		.cfi_offset 5, -8
 1855              		.cfi_offset 14, -4
 1856 0002 83B0     		sub	sp, sp, #12
 1857              	.LCFI43:
 1858              		.cfi_def_cfa_offset 24
 1859 0004 0C00     		movs	r4, r1
 641:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg2_t ctrl_reg2;
 1860              		.loc 1 641 3 is_stmt 1 view .LVU425
 642:Inc/lis3dh_reg.c ****   int32_t ret;
 1861              		.loc 1 642 3 view .LVU426
 643:Inc/lis3dh_reg.c **** 
 644:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1862              		.loc 1 644 3 view .LVU427
 1863              		.loc 1 644 9 is_stmt 0 view .LVU428
 1864 0006 01AD     		add	r5, sp, #4
 1865 0008 0123     		movs	r3, #1
 1866 000a 2A00     		movs	r2, r5
 1867 000c 2121     		movs	r1, #33
 1868              	.LVL141:
 1869              		.loc 1 644 9 view .LVU429
 1870 000e FFF7FEFF 		bl	lis3dh_read_reg
 1871              	.LVL142:
 645:Inc/lis3dh_reg.c **** 
 646:Inc/lis3dh_reg.c ****   switch (ctrl_reg2.hpcf)
 1872              		.loc 1 646 3 is_stmt 1 view .LVU430
 1873              		.loc 1 646 20 is_stmt 0 view .LVU431
 1874 0012 2B78     		ldrb	r3, [r5]
 1875 0014 9B06     		lsls	r3, r3, #26
 1876 0016 9B0F     		lsrs	r3, r3, #30
 1877              		.loc 1 646 3 view .LVU432
 1878 0018 022B     		cmp	r3, #2
 1879 001a 10D0     		beq	.L84
 1880 001c 06D8     		bhi	.L85
 1881 001e 002B     		cmp	r3, #0
 1882 0020 09D0     		beq	.L86
 1883 0022 012B     		cmp	r3, #1
 1884 0024 0ED1     		bne	.L88
 647:Inc/lis3dh_reg.c ****   {
 648:Inc/lis3dh_reg.c ****     case LIS3DH_AGGRESSIVE:
 649:Inc/lis3dh_reg.c ****       *val = LIS3DH_AGGRESSIVE;
 650:Inc/lis3dh_reg.c ****       break;
ARM GAS  /tmp/ccT3btxY.s 			page 46


 651:Inc/lis3dh_reg.c **** 
 652:Inc/lis3dh_reg.c ****     case LIS3DH_STRONG:
 653:Inc/lis3dh_reg.c ****       *val = LIS3DH_STRONG;
 1885              		.loc 1 653 7 is_stmt 1 view .LVU433
 1886              		.loc 1 653 12 is_stmt 0 view .LVU434
 1887 0026 0123     		movs	r3, #1
 1888 0028 2370     		strb	r3, [r4]
 654:Inc/lis3dh_reg.c ****       break;
 1889              		.loc 1 654 7 is_stmt 1 view .LVU435
 1890 002a 06E0     		b	.L83
 1891              	.L85:
 646:Inc/lis3dh_reg.c ****   {
 1892              		.loc 1 646 3 is_stmt 0 view .LVU436
 1893 002c 032B     		cmp	r3, #3
 1894 002e 09D1     		bne	.L88
 655:Inc/lis3dh_reg.c **** 
 656:Inc/lis3dh_reg.c ****     case LIS3DH_MEDIUM:
 657:Inc/lis3dh_reg.c ****       *val = LIS3DH_MEDIUM;
 658:Inc/lis3dh_reg.c ****       break;
 659:Inc/lis3dh_reg.c **** 
 660:Inc/lis3dh_reg.c ****     case LIS3DH_LIGHT:
 661:Inc/lis3dh_reg.c ****       *val = LIS3DH_LIGHT;
 1895              		.loc 1 661 7 is_stmt 1 view .LVU437
 1896              		.loc 1 661 12 is_stmt 0 view .LVU438
 1897 0030 0323     		movs	r3, #3
 1898 0032 2370     		strb	r3, [r4]
 662:Inc/lis3dh_reg.c ****       break;
 1899              		.loc 1 662 7 is_stmt 1 view .LVU439
 1900 0034 01E0     		b	.L83
 1901              	.L86:
 649:Inc/lis3dh_reg.c ****       break;
 1902              		.loc 1 649 7 view .LVU440
 649:Inc/lis3dh_reg.c ****       break;
 1903              		.loc 1 649 12 is_stmt 0 view .LVU441
 1904 0036 0023     		movs	r3, #0
 1905 0038 2370     		strb	r3, [r4]
 650:Inc/lis3dh_reg.c **** 
 1906              		.loc 1 650 7 is_stmt 1 view .LVU442
 1907              	.L83:
 663:Inc/lis3dh_reg.c **** 
 664:Inc/lis3dh_reg.c ****     default:
 665:Inc/lis3dh_reg.c ****       *val = LIS3DH_LIGHT;
 666:Inc/lis3dh_reg.c ****       break;
 667:Inc/lis3dh_reg.c ****   }
 668:Inc/lis3dh_reg.c **** 
 669:Inc/lis3dh_reg.c ****   return ret;
 670:Inc/lis3dh_reg.c **** }
 1908              		.loc 1 670 1 is_stmt 0 view .LVU443
 1909 003a 03B0     		add	sp, sp, #12
 1910              		@ sp needed
 1911              	.LVL143:
 1912              		.loc 1 670 1 view .LVU444
 1913 003c 30BD     		pop	{r4, r5, pc}
 1914              	.LVL144:
 1915              	.L84:
 657:Inc/lis3dh_reg.c ****       break;
 1916              		.loc 1 657 7 is_stmt 1 view .LVU445
ARM GAS  /tmp/ccT3btxY.s 			page 47


 657:Inc/lis3dh_reg.c ****       break;
 1917              		.loc 1 657 12 is_stmt 0 view .LVU446
 1918 003e 0223     		movs	r3, #2
 1919 0040 2370     		strb	r3, [r4]
 658:Inc/lis3dh_reg.c **** 
 1920              		.loc 1 658 7 is_stmt 1 view .LVU447
 1921 0042 FAE7     		b	.L83
 1922              	.L88:
 665:Inc/lis3dh_reg.c ****       break;
 1923              		.loc 1 665 7 view .LVU448
 665:Inc/lis3dh_reg.c ****       break;
 1924              		.loc 1 665 12 is_stmt 0 view .LVU449
 1925 0044 0323     		movs	r3, #3
 1926 0046 2370     		strb	r3, [r4]
 666:Inc/lis3dh_reg.c ****   }
 1927              		.loc 1 666 7 is_stmt 1 view .LVU450
 669:Inc/lis3dh_reg.c **** }
 1928              		.loc 1 669 3 view .LVU451
 669:Inc/lis3dh_reg.c **** }
 1929              		.loc 1 669 10 is_stmt 0 view .LVU452
 1930 0048 F7E7     		b	.L83
 1931              		.cfi_endproc
 1932              	.LFE31:
 1934              		.section	.text.lis3dh_high_pass_mode_set,"ax",%progbits
 1935              		.align	1
 1936              		.global	lis3dh_high_pass_mode_set
 1937              		.syntax unified
 1938              		.code	16
 1939              		.thumb_func
 1940              		.fpu softvfp
 1942              	lis3dh_high_pass_mode_set:
 1943              	.LVL145:
 1944              	.LFB32:
 671:Inc/lis3dh_reg.c **** 
 672:Inc/lis3dh_reg.c **** /**
 673:Inc/lis3dh_reg.c ****   * @brief  High-pass filter mode selection.[set]
 674:Inc/lis3dh_reg.c ****   *
 675:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 676:Inc/lis3dh_reg.c ****   * @param  val      change the values of hpm in reg CTRL_REG2
 677:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 678:Inc/lis3dh_reg.c ****   *
 679:Inc/lis3dh_reg.c ****   */
 680:Inc/lis3dh_reg.c **** int32_t lis3dh_high_pass_mode_set(stmdev_ctx_t *ctx, lis3dh_hpm_t val)
 681:Inc/lis3dh_reg.c **** {
 1945              		.loc 1 681 1 is_stmt 1 view -0
 1946              		.cfi_startproc
 1947              		@ args = 0, pretend = 0, frame = 8
 1948              		@ frame_needed = 0, uses_anonymous_args = 0
 1949              		.loc 1 681 1 is_stmt 0 view .LVU454
 1950 0000 30B5     		push	{r4, r5, lr}
 1951              	.LCFI44:
 1952              		.cfi_def_cfa_offset 12
 1953              		.cfi_offset 4, -12
 1954              		.cfi_offset 5, -8
 1955              		.cfi_offset 14, -4
 1956 0002 83B0     		sub	sp, sp, #12
 1957              	.LCFI45:
ARM GAS  /tmp/ccT3btxY.s 			page 48


 1958              		.cfi_def_cfa_offset 24
 1959 0004 0400     		movs	r4, r0
 1960 0006 0D00     		movs	r5, r1
 682:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg2_t ctrl_reg2;
 1961              		.loc 1 682 3 is_stmt 1 view .LVU455
 683:Inc/lis3dh_reg.c ****   int32_t ret;
 1962              		.loc 1 683 3 view .LVU456
 684:Inc/lis3dh_reg.c **** 
 685:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1963              		.loc 1 685 3 view .LVU457
 1964              		.loc 1 685 9 is_stmt 0 view .LVU458
 1965 0008 0123     		movs	r3, #1
 1966 000a 01AA     		add	r2, sp, #4
 1967 000c 2121     		movs	r1, #33
 1968              	.LVL146:
 1969              		.loc 1 685 9 view .LVU459
 1970 000e FFF7FEFF 		bl	lis3dh_read_reg
 1971              	.LVL147:
 686:Inc/lis3dh_reg.c **** 
 687:Inc/lis3dh_reg.c ****   if (ret == 0)
 1972              		.loc 1 687 3 is_stmt 1 view .LVU460
 1973              		.loc 1 687 6 is_stmt 0 view .LVU461
 1974 0012 0028     		cmp	r0, #0
 1975 0014 01D0     		beq	.L93
 1976              	.L91:
 688:Inc/lis3dh_reg.c ****   {
 689:Inc/lis3dh_reg.c ****     ctrl_reg2.hpm = (uint8_t)val;
 690:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 691:Inc/lis3dh_reg.c ****   }
 692:Inc/lis3dh_reg.c **** 
 693:Inc/lis3dh_reg.c ****   return ret;
 694:Inc/lis3dh_reg.c **** }
 1977              		.loc 1 694 1 view .LVU462
 1978 0016 03B0     		add	sp, sp, #12
 1979              		@ sp needed
 1980              	.LVL148:
 1981              		.loc 1 694 1 view .LVU463
 1982 0018 30BD     		pop	{r4, r5, pc}
 1983              	.LVL149:
 1984              	.L93:
 689:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1985              		.loc 1 689 5 is_stmt 1 view .LVU464
 689:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1986              		.loc 1 689 21 is_stmt 0 view .LVU465
 1987 001a 0322     		movs	r2, #3
 1988 001c 2A40     		ands	r2, r5
 689:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 1989              		.loc 1 689 19 view .LVU466
 1990 001e 9201     		lsls	r2, r2, #6
 1991 0020 6B46     		mov	r3, sp
 1992 0022 1979     		ldrb	r1, [r3, #4]
 1993 0024 3F23     		movs	r3, #63
 1994 0026 0B40     		ands	r3, r1
 1995 0028 1343     		orrs	r3, r2
 1996 002a 6A46     		mov	r2, sp
 1997 002c 1371     		strb	r3, [r2, #4]
 690:Inc/lis3dh_reg.c ****   }
ARM GAS  /tmp/ccT3btxY.s 			page 49


 1998              		.loc 1 690 5 is_stmt 1 view .LVU467
 690:Inc/lis3dh_reg.c ****   }
 1999              		.loc 1 690 11 is_stmt 0 view .LVU468
 2000 002e 0123     		movs	r3, #1
 2001 0030 01AA     		add	r2, sp, #4
 2002 0032 2121     		movs	r1, #33
 2003 0034 2000     		movs	r0, r4
 2004              	.LVL150:
 690:Inc/lis3dh_reg.c ****   }
 2005              		.loc 1 690 11 view .LVU469
 2006 0036 FFF7FEFF 		bl	lis3dh_write_reg
 2007              	.LVL151:
 693:Inc/lis3dh_reg.c **** }
 2008              		.loc 1 693 3 is_stmt 1 view .LVU470
 693:Inc/lis3dh_reg.c **** }
 2009              		.loc 1 693 10 is_stmt 0 view .LVU471
 2010 003a ECE7     		b	.L91
 2011              		.cfi_endproc
 2012              	.LFE32:
 2014              		.section	.text.lis3dh_high_pass_mode_get,"ax",%progbits
 2015              		.align	1
 2016              		.global	lis3dh_high_pass_mode_get
 2017              		.syntax unified
 2018              		.code	16
 2019              		.thumb_func
 2020              		.fpu softvfp
 2022              	lis3dh_high_pass_mode_get:
 2023              	.LVL152:
 2024              	.LFB33:
 695:Inc/lis3dh_reg.c **** 
 696:Inc/lis3dh_reg.c **** /**
 697:Inc/lis3dh_reg.c ****   * @brief  High-pass filter mode selection.[get]
 698:Inc/lis3dh_reg.c ****   *
 699:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 700:Inc/lis3dh_reg.c ****   * @param  val      get the values of hpm in reg CTRL_REG2
 701:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 702:Inc/lis3dh_reg.c ****   *
 703:Inc/lis3dh_reg.c ****   */
 704:Inc/lis3dh_reg.c **** int32_t lis3dh_high_pass_mode_get(stmdev_ctx_t *ctx,
 705:Inc/lis3dh_reg.c ****                                   lis3dh_hpm_t *val)
 706:Inc/lis3dh_reg.c **** {
 2025              		.loc 1 706 1 is_stmt 1 view -0
 2026              		.cfi_startproc
 2027              		@ args = 0, pretend = 0, frame = 8
 2028              		@ frame_needed = 0, uses_anonymous_args = 0
 2029              		.loc 1 706 1 is_stmt 0 view .LVU473
 2030 0000 30B5     		push	{r4, r5, lr}
 2031              	.LCFI46:
 2032              		.cfi_def_cfa_offset 12
 2033              		.cfi_offset 4, -12
 2034              		.cfi_offset 5, -8
 2035              		.cfi_offset 14, -4
 2036 0002 83B0     		sub	sp, sp, #12
 2037              	.LCFI47:
 2038              		.cfi_def_cfa_offset 24
 2039 0004 0C00     		movs	r4, r1
 707:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg2_t ctrl_reg2;
ARM GAS  /tmp/ccT3btxY.s 			page 50


 2040              		.loc 1 707 3 is_stmt 1 view .LVU474
 708:Inc/lis3dh_reg.c ****   int32_t ret;
 2041              		.loc 1 708 3 view .LVU475
 709:Inc/lis3dh_reg.c **** 
 710:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 2042              		.loc 1 710 3 view .LVU476
 2043              		.loc 1 710 9 is_stmt 0 view .LVU477
 2044 0006 01AD     		add	r5, sp, #4
 2045 0008 0123     		movs	r3, #1
 2046 000a 2A00     		movs	r2, r5
 2047 000c 2121     		movs	r1, #33
 2048              	.LVL153:
 2049              		.loc 1 710 9 view .LVU478
 2050 000e FFF7FEFF 		bl	lis3dh_read_reg
 2051              	.LVL154:
 711:Inc/lis3dh_reg.c **** 
 712:Inc/lis3dh_reg.c ****   switch (ctrl_reg2.hpm)
 2052              		.loc 1 712 3 is_stmt 1 view .LVU479
 2053              		.loc 1 712 20 is_stmt 0 view .LVU480
 2054 0012 2B78     		ldrb	r3, [r5]
 2055 0014 9B09     		lsrs	r3, r3, #6
 2056              		.loc 1 712 3 view .LVU481
 2057 0016 022B     		cmp	r3, #2
 2058 0018 10D0     		beq	.L95
 2059 001a 06D8     		bhi	.L96
 2060 001c 002B     		cmp	r3, #0
 2061 001e 09D0     		beq	.L97
 2062 0020 012B     		cmp	r3, #1
 2063 0022 0ED1     		bne	.L99
 713:Inc/lis3dh_reg.c ****   {
 714:Inc/lis3dh_reg.c ****     case LIS3DH_NORMAL_WITH_RST:
 715:Inc/lis3dh_reg.c ****       *val = LIS3DH_NORMAL_WITH_RST;
 716:Inc/lis3dh_reg.c ****       break;
 717:Inc/lis3dh_reg.c **** 
 718:Inc/lis3dh_reg.c ****     case LIS3DH_REFERENCE_MODE:
 719:Inc/lis3dh_reg.c ****       *val = LIS3DH_REFERENCE_MODE;
 2064              		.loc 1 719 7 is_stmt 1 view .LVU482
 2065              		.loc 1 719 12 is_stmt 0 view .LVU483
 2066 0024 0123     		movs	r3, #1
 2067 0026 2370     		strb	r3, [r4]
 720:Inc/lis3dh_reg.c ****       break;
 2068              		.loc 1 720 7 is_stmt 1 view .LVU484
 2069 0028 06E0     		b	.L94
 2070              	.L96:
 712:Inc/lis3dh_reg.c ****   {
 2071              		.loc 1 712 3 is_stmt 0 view .LVU485
 2072 002a 032B     		cmp	r3, #3
 2073 002c 09D1     		bne	.L99
 721:Inc/lis3dh_reg.c **** 
 722:Inc/lis3dh_reg.c ****     case LIS3DH_NORMAL:
 723:Inc/lis3dh_reg.c ****       *val = LIS3DH_NORMAL;
 724:Inc/lis3dh_reg.c ****       break;
 725:Inc/lis3dh_reg.c **** 
 726:Inc/lis3dh_reg.c ****     case LIS3DH_AUTORST_ON_INT:
 727:Inc/lis3dh_reg.c ****       *val = LIS3DH_AUTORST_ON_INT;
 2074              		.loc 1 727 7 is_stmt 1 view .LVU486
 2075              		.loc 1 727 12 is_stmt 0 view .LVU487
ARM GAS  /tmp/ccT3btxY.s 			page 51


 2076 002e 0323     		movs	r3, #3
 2077 0030 2370     		strb	r3, [r4]
 728:Inc/lis3dh_reg.c ****       break;
 2078              		.loc 1 728 7 is_stmt 1 view .LVU488
 2079 0032 01E0     		b	.L94
 2080              	.L97:
 715:Inc/lis3dh_reg.c ****       break;
 2081              		.loc 1 715 7 view .LVU489
 715:Inc/lis3dh_reg.c ****       break;
 2082              		.loc 1 715 12 is_stmt 0 view .LVU490
 2083 0034 0023     		movs	r3, #0
 2084 0036 2370     		strb	r3, [r4]
 716:Inc/lis3dh_reg.c **** 
 2085              		.loc 1 716 7 is_stmt 1 view .LVU491
 2086              	.L94:
 729:Inc/lis3dh_reg.c **** 
 730:Inc/lis3dh_reg.c ****     default:
 731:Inc/lis3dh_reg.c ****       *val = LIS3DH_NORMAL_WITH_RST;
 732:Inc/lis3dh_reg.c ****       break;
 733:Inc/lis3dh_reg.c ****   }
 734:Inc/lis3dh_reg.c **** 
 735:Inc/lis3dh_reg.c ****   return ret;
 736:Inc/lis3dh_reg.c **** }
 2087              		.loc 1 736 1 is_stmt 0 view .LVU492
 2088 0038 03B0     		add	sp, sp, #12
 2089              		@ sp needed
 2090              	.LVL155:
 2091              		.loc 1 736 1 view .LVU493
 2092 003a 30BD     		pop	{r4, r5, pc}
 2093              	.LVL156:
 2094              	.L95:
 723:Inc/lis3dh_reg.c ****       break;
 2095              		.loc 1 723 7 is_stmt 1 view .LVU494
 723:Inc/lis3dh_reg.c ****       break;
 2096              		.loc 1 723 12 is_stmt 0 view .LVU495
 2097 003c 0223     		movs	r3, #2
 2098 003e 2370     		strb	r3, [r4]
 724:Inc/lis3dh_reg.c **** 
 2099              		.loc 1 724 7 is_stmt 1 view .LVU496
 2100 0040 FAE7     		b	.L94
 2101              	.L99:
 731:Inc/lis3dh_reg.c ****       break;
 2102              		.loc 1 731 7 view .LVU497
 731:Inc/lis3dh_reg.c ****       break;
 2103              		.loc 1 731 12 is_stmt 0 view .LVU498
 2104 0042 0023     		movs	r3, #0
 2105 0044 2370     		strb	r3, [r4]
 732:Inc/lis3dh_reg.c ****   }
 2106              		.loc 1 732 7 is_stmt 1 view .LVU499
 735:Inc/lis3dh_reg.c **** }
 2107              		.loc 1 735 3 view .LVU500
 735:Inc/lis3dh_reg.c **** }
 2108              		.loc 1 735 10 is_stmt 0 view .LVU501
 2109 0046 F7E7     		b	.L94
 2110              		.cfi_endproc
 2111              	.LFE33:
 2113              		.section	.text.lis3dh_full_scale_set,"ax",%progbits
ARM GAS  /tmp/ccT3btxY.s 			page 52


 2114              		.align	1
 2115              		.global	lis3dh_full_scale_set
 2116              		.syntax unified
 2117              		.code	16
 2118              		.thumb_func
 2119              		.fpu softvfp
 2121              	lis3dh_full_scale_set:
 2122              	.LVL157:
 2123              	.LFB34:
 737:Inc/lis3dh_reg.c **** 
 738:Inc/lis3dh_reg.c **** /**
 739:Inc/lis3dh_reg.c ****   * @brief  Full-scale configuration.[set]
 740:Inc/lis3dh_reg.c ****   *
 741:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 742:Inc/lis3dh_reg.c ****   * @param  val      change the values of fs in reg CTRL_REG4
 743:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 744:Inc/lis3dh_reg.c ****   *
 745:Inc/lis3dh_reg.c ****   */
 746:Inc/lis3dh_reg.c **** int32_t lis3dh_full_scale_set(stmdev_ctx_t *ctx, lis3dh_fs_t val)
 747:Inc/lis3dh_reg.c **** {
 2124              		.loc 1 747 1 is_stmt 1 view -0
 2125              		.cfi_startproc
 2126              		@ args = 0, pretend = 0, frame = 8
 2127              		@ frame_needed = 0, uses_anonymous_args = 0
 2128              		.loc 1 747 1 is_stmt 0 view .LVU503
 2129 0000 30B5     		push	{r4, r5, lr}
 2130              	.LCFI48:
 2131              		.cfi_def_cfa_offset 12
 2132              		.cfi_offset 4, -12
 2133              		.cfi_offset 5, -8
 2134              		.cfi_offset 14, -4
 2135 0002 83B0     		sub	sp, sp, #12
 2136              	.LCFI49:
 2137              		.cfi_def_cfa_offset 24
 2138 0004 0400     		movs	r4, r0
 2139 0006 0D00     		movs	r5, r1
 748:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 2140              		.loc 1 748 3 is_stmt 1 view .LVU504
 749:Inc/lis3dh_reg.c ****   int32_t ret;
 2141              		.loc 1 749 3 view .LVU505
 750:Inc/lis3dh_reg.c **** 
 751:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2142              		.loc 1 751 3 view .LVU506
 2143              		.loc 1 751 9 is_stmt 0 view .LVU507
 2144 0008 0123     		movs	r3, #1
 2145 000a 01AA     		add	r2, sp, #4
 2146 000c 2321     		movs	r1, #35
 2147              	.LVL158:
 2148              		.loc 1 751 9 view .LVU508
 2149 000e FFF7FEFF 		bl	lis3dh_read_reg
 2150              	.LVL159:
 752:Inc/lis3dh_reg.c **** 
 753:Inc/lis3dh_reg.c ****   if (ret == 0)
 2151              		.loc 1 753 3 is_stmt 1 view .LVU509
 2152              		.loc 1 753 6 is_stmt 0 view .LVU510
 2153 0012 0028     		cmp	r0, #0
 2154 0014 01D0     		beq	.L104
ARM GAS  /tmp/ccT3btxY.s 			page 53


 2155              	.L102:
 754:Inc/lis3dh_reg.c ****   {
 755:Inc/lis3dh_reg.c ****     ctrl_reg4.fs = (uint8_t)val;
 756:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 757:Inc/lis3dh_reg.c ****   }
 758:Inc/lis3dh_reg.c **** 
 759:Inc/lis3dh_reg.c ****   return ret;
 760:Inc/lis3dh_reg.c **** }
 2156              		.loc 1 760 1 view .LVU511
 2157 0016 03B0     		add	sp, sp, #12
 2158              		@ sp needed
 2159              	.LVL160:
 2160              		.loc 1 760 1 view .LVU512
 2161 0018 30BD     		pop	{r4, r5, pc}
 2162              	.LVL161:
 2163              	.L104:
 755:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2164              		.loc 1 755 5 is_stmt 1 view .LVU513
 755:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2165              		.loc 1 755 18 is_stmt 0 view .LVU514
 2166 001a 0322     		movs	r2, #3
 2167 001c 2A40     		ands	r2, r5
 2168 001e 1201     		lsls	r2, r2, #4
 2169 0020 6B46     		mov	r3, sp
 2170 0022 1B79     		ldrb	r3, [r3, #4]
 2171 0024 3021     		movs	r1, #48
 2172 0026 8B43     		bics	r3, r1
 2173 0028 1343     		orrs	r3, r2
 2174 002a 6A46     		mov	r2, sp
 2175 002c 1371     		strb	r3, [r2, #4]
 756:Inc/lis3dh_reg.c ****   }
 2176              		.loc 1 756 5 is_stmt 1 view .LVU515
 756:Inc/lis3dh_reg.c ****   }
 2177              		.loc 1 756 11 is_stmt 0 view .LVU516
 2178 002e 0123     		movs	r3, #1
 2179 0030 01AA     		add	r2, sp, #4
 2180 0032 0D39     		subs	r1, r1, #13
 2181 0034 2000     		movs	r0, r4
 2182              	.LVL162:
 756:Inc/lis3dh_reg.c ****   }
 2183              		.loc 1 756 11 view .LVU517
 2184 0036 FFF7FEFF 		bl	lis3dh_write_reg
 2185              	.LVL163:
 759:Inc/lis3dh_reg.c **** }
 2186              		.loc 1 759 3 is_stmt 1 view .LVU518
 759:Inc/lis3dh_reg.c **** }
 2187              		.loc 1 759 10 is_stmt 0 view .LVU519
 2188 003a ECE7     		b	.L102
 2189              		.cfi_endproc
 2190              	.LFE34:
 2192              		.section	.text.lis3dh_full_scale_get,"ax",%progbits
 2193              		.align	1
 2194              		.global	lis3dh_full_scale_get
 2195              		.syntax unified
 2196              		.code	16
 2197              		.thumb_func
 2198              		.fpu softvfp
ARM GAS  /tmp/ccT3btxY.s 			page 54


 2200              	lis3dh_full_scale_get:
 2201              	.LVL164:
 2202              	.LFB35:
 761:Inc/lis3dh_reg.c **** 
 762:Inc/lis3dh_reg.c **** /**
 763:Inc/lis3dh_reg.c ****   * @brief  Full-scale configuration.[get]
 764:Inc/lis3dh_reg.c ****   *
 765:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 766:Inc/lis3dh_reg.c ****   * @param  val      get the values of fs in reg CTRL_REG4
 767:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 768:Inc/lis3dh_reg.c ****   *
 769:Inc/lis3dh_reg.c ****   */
 770:Inc/lis3dh_reg.c **** int32_t lis3dh_full_scale_get(stmdev_ctx_t *ctx, lis3dh_fs_t *val)
 771:Inc/lis3dh_reg.c **** {
 2203              		.loc 1 771 1 is_stmt 1 view -0
 2204              		.cfi_startproc
 2205              		@ args = 0, pretend = 0, frame = 8
 2206              		@ frame_needed = 0, uses_anonymous_args = 0
 2207              		.loc 1 771 1 is_stmt 0 view .LVU521
 2208 0000 30B5     		push	{r4, r5, lr}
 2209              	.LCFI50:
 2210              		.cfi_def_cfa_offset 12
 2211              		.cfi_offset 4, -12
 2212              		.cfi_offset 5, -8
 2213              		.cfi_offset 14, -4
 2214 0002 83B0     		sub	sp, sp, #12
 2215              	.LCFI51:
 2216              		.cfi_def_cfa_offset 24
 2217 0004 0C00     		movs	r4, r1
 772:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 2218              		.loc 1 772 3 is_stmt 1 view .LVU522
 773:Inc/lis3dh_reg.c ****   int32_t ret;
 2219              		.loc 1 773 3 view .LVU523
 774:Inc/lis3dh_reg.c **** 
 775:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2220              		.loc 1 775 3 view .LVU524
 2221              		.loc 1 775 9 is_stmt 0 view .LVU525
 2222 0006 01AD     		add	r5, sp, #4
 2223 0008 0123     		movs	r3, #1
 2224 000a 2A00     		movs	r2, r5
 2225 000c 2321     		movs	r1, #35
 2226              	.LVL165:
 2227              		.loc 1 775 9 view .LVU526
 2228 000e FFF7FEFF 		bl	lis3dh_read_reg
 2229              	.LVL166:
 776:Inc/lis3dh_reg.c **** 
 777:Inc/lis3dh_reg.c ****   switch (ctrl_reg4.fs)
 2230              		.loc 1 777 3 is_stmt 1 view .LVU527
 2231              		.loc 1 777 20 is_stmt 0 view .LVU528
 2232 0012 2B78     		ldrb	r3, [r5]
 2233 0014 9B06     		lsls	r3, r3, #26
 2234 0016 9B0F     		lsrs	r3, r3, #30
 2235              		.loc 1 777 3 view .LVU529
 2236 0018 022B     		cmp	r3, #2
 2237 001a 10D0     		beq	.L106
 2238 001c 06D8     		bhi	.L107
 2239 001e 002B     		cmp	r3, #0
ARM GAS  /tmp/ccT3btxY.s 			page 55


 2240 0020 09D0     		beq	.L108
 2241 0022 012B     		cmp	r3, #1
 2242 0024 0ED1     		bne	.L110
 778:Inc/lis3dh_reg.c ****   {
 779:Inc/lis3dh_reg.c ****     case LIS3DH_2g:
 780:Inc/lis3dh_reg.c ****       *val = LIS3DH_2g;
 781:Inc/lis3dh_reg.c ****       break;
 782:Inc/lis3dh_reg.c **** 
 783:Inc/lis3dh_reg.c ****     case LIS3DH_4g:
 784:Inc/lis3dh_reg.c ****       *val = LIS3DH_4g;
 2243              		.loc 1 784 7 is_stmt 1 view .LVU530
 2244              		.loc 1 784 12 is_stmt 0 view .LVU531
 2245 0026 0123     		movs	r3, #1
 2246 0028 2370     		strb	r3, [r4]
 785:Inc/lis3dh_reg.c ****       break;
 2247              		.loc 1 785 7 is_stmt 1 view .LVU532
 2248 002a 06E0     		b	.L105
 2249              	.L107:
 777:Inc/lis3dh_reg.c ****   {
 2250              		.loc 1 777 3 is_stmt 0 view .LVU533
 2251 002c 032B     		cmp	r3, #3
 2252 002e 09D1     		bne	.L110
 786:Inc/lis3dh_reg.c **** 
 787:Inc/lis3dh_reg.c ****     case LIS3DH_8g:
 788:Inc/lis3dh_reg.c ****       *val = LIS3DH_8g;
 789:Inc/lis3dh_reg.c ****       break;
 790:Inc/lis3dh_reg.c **** 
 791:Inc/lis3dh_reg.c ****     case LIS3DH_16g:
 792:Inc/lis3dh_reg.c ****       *val = LIS3DH_16g;
 2253              		.loc 1 792 7 is_stmt 1 view .LVU534
 2254              		.loc 1 792 12 is_stmt 0 view .LVU535
 2255 0030 0323     		movs	r3, #3
 2256 0032 2370     		strb	r3, [r4]
 793:Inc/lis3dh_reg.c ****       break;
 2257              		.loc 1 793 7 is_stmt 1 view .LVU536
 2258 0034 01E0     		b	.L105
 2259              	.L108:
 780:Inc/lis3dh_reg.c ****       break;
 2260              		.loc 1 780 7 view .LVU537
 780:Inc/lis3dh_reg.c ****       break;
 2261              		.loc 1 780 12 is_stmt 0 view .LVU538
 2262 0036 0023     		movs	r3, #0
 2263 0038 2370     		strb	r3, [r4]
 781:Inc/lis3dh_reg.c **** 
 2264              		.loc 1 781 7 is_stmt 1 view .LVU539
 2265              	.L105:
 794:Inc/lis3dh_reg.c **** 
 795:Inc/lis3dh_reg.c ****     default:
 796:Inc/lis3dh_reg.c ****       *val = LIS3DH_2g;
 797:Inc/lis3dh_reg.c ****       break;
 798:Inc/lis3dh_reg.c ****   }
 799:Inc/lis3dh_reg.c **** 
 800:Inc/lis3dh_reg.c ****   return ret;
 801:Inc/lis3dh_reg.c **** }
 2266              		.loc 1 801 1 is_stmt 0 view .LVU540
 2267 003a 03B0     		add	sp, sp, #12
 2268              		@ sp needed
ARM GAS  /tmp/ccT3btxY.s 			page 56


 2269              	.LVL167:
 2270              		.loc 1 801 1 view .LVU541
 2271 003c 30BD     		pop	{r4, r5, pc}
 2272              	.LVL168:
 2273              	.L106:
 788:Inc/lis3dh_reg.c ****       break;
 2274              		.loc 1 788 7 is_stmt 1 view .LVU542
 788:Inc/lis3dh_reg.c ****       break;
 2275              		.loc 1 788 12 is_stmt 0 view .LVU543
 2276 003e 0223     		movs	r3, #2
 2277 0040 2370     		strb	r3, [r4]
 789:Inc/lis3dh_reg.c **** 
 2278              		.loc 1 789 7 is_stmt 1 view .LVU544
 2279 0042 FAE7     		b	.L105
 2280              	.L110:
 796:Inc/lis3dh_reg.c ****       break;
 2281              		.loc 1 796 7 view .LVU545
 796:Inc/lis3dh_reg.c ****       break;
 2282              		.loc 1 796 12 is_stmt 0 view .LVU546
 2283 0044 0023     		movs	r3, #0
 2284 0046 2370     		strb	r3, [r4]
 797:Inc/lis3dh_reg.c ****   }
 2285              		.loc 1 797 7 is_stmt 1 view .LVU547
 800:Inc/lis3dh_reg.c **** }
 2286              		.loc 1 800 3 view .LVU548
 800:Inc/lis3dh_reg.c **** }
 2287              		.loc 1 800 10 is_stmt 0 view .LVU549
 2288 0048 F7E7     		b	.L105
 2289              		.cfi_endproc
 2290              	.LFE35:
 2292              		.section	.text.lis3dh_block_data_update_set,"ax",%progbits
 2293              		.align	1
 2294              		.global	lis3dh_block_data_update_set
 2295              		.syntax unified
 2296              		.code	16
 2297              		.thumb_func
 2298              		.fpu softvfp
 2300              	lis3dh_block_data_update_set:
 2301              	.LVL169:
 2302              	.LFB36:
 802:Inc/lis3dh_reg.c **** 
 803:Inc/lis3dh_reg.c **** /**
 804:Inc/lis3dh_reg.c ****   * @brief  Block Data Update.[set]
 805:Inc/lis3dh_reg.c ****   *
 806:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 807:Inc/lis3dh_reg.c ****   * @param  val      change the values of bdu in reg CTRL_REG4
 808:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 809:Inc/lis3dh_reg.c ****   *
 810:Inc/lis3dh_reg.c ****   */
 811:Inc/lis3dh_reg.c **** int32_t lis3dh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
 812:Inc/lis3dh_reg.c **** {
 2303              		.loc 1 812 1 is_stmt 1 view -0
 2304              		.cfi_startproc
 2305              		@ args = 0, pretend = 0, frame = 8
 2306              		@ frame_needed = 0, uses_anonymous_args = 0
 2307              		.loc 1 812 1 is_stmt 0 view .LVU551
 2308 0000 30B5     		push	{r4, r5, lr}
ARM GAS  /tmp/ccT3btxY.s 			page 57


 2309              	.LCFI52:
 2310              		.cfi_def_cfa_offset 12
 2311              		.cfi_offset 4, -12
 2312              		.cfi_offset 5, -8
 2313              		.cfi_offset 14, -4
 2314 0002 83B0     		sub	sp, sp, #12
 2315              	.LCFI53:
 2316              		.cfi_def_cfa_offset 24
 2317 0004 0400     		movs	r4, r0
 2318 0006 0D00     		movs	r5, r1
 813:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 2319              		.loc 1 813 3 is_stmt 1 view .LVU552
 814:Inc/lis3dh_reg.c ****   int32_t ret;
 2320              		.loc 1 814 3 view .LVU553
 815:Inc/lis3dh_reg.c **** 
 816:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2321              		.loc 1 816 3 view .LVU554
 2322              		.loc 1 816 9 is_stmt 0 view .LVU555
 2323 0008 0123     		movs	r3, #1
 2324 000a 01AA     		add	r2, sp, #4
 2325 000c 2321     		movs	r1, #35
 2326              	.LVL170:
 2327              		.loc 1 816 9 view .LVU556
 2328 000e FFF7FEFF 		bl	lis3dh_read_reg
 2329              	.LVL171:
 817:Inc/lis3dh_reg.c **** 
 818:Inc/lis3dh_reg.c ****   if (ret == 0)
 2330              		.loc 1 818 3 is_stmt 1 view .LVU557
 2331              		.loc 1 818 6 is_stmt 0 view .LVU558
 2332 0012 0028     		cmp	r0, #0
 2333 0014 01D0     		beq	.L115
 2334              	.L113:
 819:Inc/lis3dh_reg.c ****   {
 820:Inc/lis3dh_reg.c ****     ctrl_reg4.bdu = val;
 821:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 822:Inc/lis3dh_reg.c ****   }
 823:Inc/lis3dh_reg.c **** 
 824:Inc/lis3dh_reg.c ****   return ret;
 825:Inc/lis3dh_reg.c **** }
 2335              		.loc 1 825 1 view .LVU559
 2336 0016 03B0     		add	sp, sp, #12
 2337              		@ sp needed
 2338              	.LVL172:
 2339              		.loc 1 825 1 view .LVU560
 2340 0018 30BD     		pop	{r4, r5, pc}
 2341              	.LVL173:
 2342              	.L115:
 820:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2343              		.loc 1 820 5 is_stmt 1 view .LVU561
 820:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2344              		.loc 1 820 19 is_stmt 0 view .LVU562
 2345 001a ED01     		lsls	r5, r5, #7
 2346 001c 6B46     		mov	r3, sp
 2347 001e 1A79     		ldrb	r2, [r3, #4]
 2348 0020 7F23     		movs	r3, #127
 2349 0022 1340     		ands	r3, r2
 2350 0024 2B43     		orrs	r3, r5
ARM GAS  /tmp/ccT3btxY.s 			page 58


 2351 0026 6A46     		mov	r2, sp
 2352 0028 1371     		strb	r3, [r2, #4]
 821:Inc/lis3dh_reg.c ****   }
 2353              		.loc 1 821 5 is_stmt 1 view .LVU563
 821:Inc/lis3dh_reg.c ****   }
 2354              		.loc 1 821 11 is_stmt 0 view .LVU564
 2355 002a 0123     		movs	r3, #1
 2356 002c 01AA     		add	r2, sp, #4
 2357 002e 2321     		movs	r1, #35
 2358 0030 2000     		movs	r0, r4
 2359              	.LVL174:
 821:Inc/lis3dh_reg.c ****   }
 2360              		.loc 1 821 11 view .LVU565
 2361 0032 FFF7FEFF 		bl	lis3dh_write_reg
 2362              	.LVL175:
 824:Inc/lis3dh_reg.c **** }
 2363              		.loc 1 824 3 is_stmt 1 view .LVU566
 824:Inc/lis3dh_reg.c **** }
 2364              		.loc 1 824 10 is_stmt 0 view .LVU567
 2365 0036 EEE7     		b	.L113
 2366              		.cfi_endproc
 2367              	.LFE36:
 2369              		.section	.text.lis3dh_aux_adc_set,"ax",%progbits
 2370              		.align	1
 2371              		.global	lis3dh_aux_adc_set
 2372              		.syntax unified
 2373              		.code	16
 2374              		.thumb_func
 2375              		.fpu softvfp
 2377              	lis3dh_aux_adc_set:
 2378              	.LVL176:
 2379              	.LFB22:
 298:Inc/lis3dh_reg.c ****   lis3dh_temp_cfg_reg_t temp_cfg_reg;
 2380              		.loc 1 298 1 is_stmt 1 view -0
 2381              		.cfi_startproc
 2382              		@ args = 0, pretend = 0, frame = 8
 2383              		@ frame_needed = 0, uses_anonymous_args = 0
 298:Inc/lis3dh_reg.c ****   lis3dh_temp_cfg_reg_t temp_cfg_reg;
 2384              		.loc 1 298 1 is_stmt 0 view .LVU569
 2385 0000 70B5     		push	{r4, r5, r6, lr}
 2386              	.LCFI54:
 2387              		.cfi_def_cfa_offset 16
 2388              		.cfi_offset 4, -16
 2389              		.cfi_offset 5, -12
 2390              		.cfi_offset 6, -8
 2391              		.cfi_offset 14, -4
 2392 0002 82B0     		sub	sp, sp, #8
 2393              	.LCFI55:
 2394              		.cfi_def_cfa_offset 24
 2395 0004 0400     		movs	r4, r0
 2396 0006 0D00     		movs	r5, r1
 299:Inc/lis3dh_reg.c ****   int32_t ret;
 2397              		.loc 1 299 3 is_stmt 1 view .LVU570
 300:Inc/lis3dh_reg.c **** 
 2398              		.loc 1 300 3 view .LVU571
 302:Inc/lis3dh_reg.c ****                         (uint8_t *)&temp_cfg_reg, 1);
 2399              		.loc 1 302 3 view .LVU572
ARM GAS  /tmp/ccT3btxY.s 			page 59


 302:Inc/lis3dh_reg.c ****                         (uint8_t *)&temp_cfg_reg, 1);
 2400              		.loc 1 302 9 is_stmt 0 view .LVU573
 2401 0008 0123     		movs	r3, #1
 2402 000a 01AA     		add	r2, sp, #4
 2403 000c 1F21     		movs	r1, #31
 2404              	.LVL177:
 302:Inc/lis3dh_reg.c ****                         (uint8_t *)&temp_cfg_reg, 1);
 2405              		.loc 1 302 9 view .LVU574
 2406 000e FFF7FEFF 		bl	lis3dh_read_reg
 2407              	.LVL178:
 305:Inc/lis3dh_reg.c ****   {
 2408              		.loc 1 305 3 is_stmt 1 view .LVU575
 305:Inc/lis3dh_reg.c ****   {
 2409              		.loc 1 305 6 is_stmt 0 view .LVU576
 2410 0012 0028     		cmp	r0, #0
 2411 0014 01D1     		bne	.L117
 307:Inc/lis3dh_reg.c ****     {
 2412              		.loc 1 307 5 is_stmt 1 view .LVU577
 307:Inc/lis3dh_reg.c ****     {
 2413              		.loc 1 307 8 is_stmt 0 view .LVU578
 2414 0016 002D     		cmp	r5, #0
 2415 0018 03D1     		bne	.L119
 2416              	.L117:
 314:Inc/lis3dh_reg.c ****   {
 2417              		.loc 1 314 3 is_stmt 1 view .LVU579
 314:Inc/lis3dh_reg.c ****   {
 2418              		.loc 1 314 6 is_stmt 0 view .LVU580
 2419 001a 0028     		cmp	r0, #0
 2420 001c 06D0     		beq	.L120
 2421              	.L116:
 323:Inc/lis3dh_reg.c **** 
 2422              		.loc 1 323 1 view .LVU581
 2423 001e 02B0     		add	sp, sp, #8
 2424              		@ sp needed
 2425              	.LVL179:
 323:Inc/lis3dh_reg.c **** 
 2426              		.loc 1 323 1 view .LVU582
 2427 0020 70BD     		pop	{r4, r5, r6, pc}
 2428              	.LVL180:
 2429              	.L119:
 310:Inc/lis3dh_reg.c ****     }
 2430              		.loc 1 310 7 is_stmt 1 view .LVU583
 310:Inc/lis3dh_reg.c ****     }
 2431              		.loc 1 310 13 is_stmt 0 view .LVU584
 2432 0022 0121     		movs	r1, #1
 2433 0024 2000     		movs	r0, r4
 2434              	.LVL181:
 310:Inc/lis3dh_reg.c ****     }
 2435              		.loc 1 310 13 view .LVU585
 2436 0026 FFF7FEFF 		bl	lis3dh_block_data_update_set
 2437              	.LVL182:
 310:Inc/lis3dh_reg.c ****     }
 2438              		.loc 1 310 13 view .LVU586
 2439 002a F6E7     		b	.L117
 2440              	.L120:
 316:Inc/lis3dh_reg.c ****     temp_cfg_reg.adc_pd  = (uint8_t) val &  0x01U;
 2441              		.loc 1 316 5 is_stmt 1 view .LVU587
ARM GAS  /tmp/ccT3btxY.s 			page 60


 316:Inc/lis3dh_reg.c ****     temp_cfg_reg.adc_pd  = (uint8_t) val &  0x01U;
 2442              		.loc 1 316 52 is_stmt 0 view .LVU588
 2443 002c 6808     		lsrs	r0, r5, #1
 2444              	.LVL183:
 316:Inc/lis3dh_reg.c ****     temp_cfg_reg.adc_pd  = (uint8_t) val &  0x01U;
 2445              		.loc 1 316 52 view .LVU589
 2446 002e 0123     		movs	r3, #1
 2447 0030 1840     		ands	r0, r3
 316:Inc/lis3dh_reg.c ****     temp_cfg_reg.adc_pd  = (uint8_t) val &  0x01U;
 2448              		.loc 1 316 26 view .LVU590
 2449 0032 01AA     		add	r2, sp, #4
 2450 0034 C001     		lsls	r0, r0, #7
 2451 0036 1678     		ldrb	r6, [r2]
 2452 0038 7F21     		movs	r1, #127
 2453 003a 3140     		ands	r1, r6
 2454 003c 0143     		orrs	r1, r0
 2455 003e 1170     		strb	r1, [r2]
 317:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TEMP_CFG_REG,
 2456              		.loc 1 317 5 is_stmt 1 view .LVU591
 317:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TEMP_CFG_REG,
 2457              		.loc 1 317 26 is_stmt 0 view .LVU592
 2458 0040 2B40     		ands	r3, r5
 2459 0042 9B01     		lsls	r3, r3, #6
 2460 0044 C9B2     		uxtb	r1, r1
 2461 0046 4020     		movs	r0, #64
 2462 0048 8143     		bics	r1, r0
 2463 004a 0B43     		orrs	r3, r1
 2464 004c 1370     		strb	r3, [r2]
 318:Inc/lis3dh_reg.c ****                            (uint8_t *)&temp_cfg_reg, 1);
 2465              		.loc 1 318 5 is_stmt 1 view .LVU593
 318:Inc/lis3dh_reg.c ****                            (uint8_t *)&temp_cfg_reg, 1);
 2466              		.loc 1 318 11 is_stmt 0 view .LVU594
 2467 004e 0123     		movs	r3, #1
 2468 0050 1F21     		movs	r1, #31
 2469 0052 2000     		movs	r0, r4
 2470 0054 FFF7FEFF 		bl	lis3dh_write_reg
 2471              	.LVL184:
 322:Inc/lis3dh_reg.c **** }
 2472              		.loc 1 322 3 is_stmt 1 view .LVU595
 322:Inc/lis3dh_reg.c **** }
 2473              		.loc 1 322 10 is_stmt 0 view .LVU596
 2474 0058 E1E7     		b	.L116
 2475              		.cfi_endproc
 2476              	.LFE22:
 2478              		.section	.text.lis3dh_block_data_update_get,"ax",%progbits
 2479              		.align	1
 2480              		.global	lis3dh_block_data_update_get
 2481              		.syntax unified
 2482              		.code	16
 2483              		.thumb_func
 2484              		.fpu softvfp
 2486              	lis3dh_block_data_update_get:
 2487              	.LVL185:
 2488              	.LFB37:
 826:Inc/lis3dh_reg.c **** 
 827:Inc/lis3dh_reg.c **** /**
 828:Inc/lis3dh_reg.c ****   * @brief  Block Data Update.[get]
ARM GAS  /tmp/ccT3btxY.s 			page 61


 829:Inc/lis3dh_reg.c ****   *
 830:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 831:Inc/lis3dh_reg.c ****   * @param  val      change the values of bdu in reg CTRL_REG4
 832:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 833:Inc/lis3dh_reg.c ****   *
 834:Inc/lis3dh_reg.c ****   */
 835:Inc/lis3dh_reg.c **** int32_t lis3dh_block_data_update_get(stmdev_ctx_t *ctx, uint8_t *val)
 836:Inc/lis3dh_reg.c **** {
 2489              		.loc 1 836 1 is_stmt 1 view -0
 2490              		.cfi_startproc
 2491              		@ args = 0, pretend = 0, frame = 8
 2492              		@ frame_needed = 0, uses_anonymous_args = 0
 2493              		.loc 1 836 1 is_stmt 0 view .LVU598
 2494 0000 30B5     		push	{r4, r5, lr}
 2495              	.LCFI56:
 2496              		.cfi_def_cfa_offset 12
 2497              		.cfi_offset 4, -12
 2498              		.cfi_offset 5, -8
 2499              		.cfi_offset 14, -4
 2500 0002 83B0     		sub	sp, sp, #12
 2501              	.LCFI57:
 2502              		.cfi_def_cfa_offset 24
 2503 0004 0C00     		movs	r4, r1
 837:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 2504              		.loc 1 837 3 is_stmt 1 view .LVU599
 838:Inc/lis3dh_reg.c ****   int32_t ret;
 2505              		.loc 1 838 3 view .LVU600
 839:Inc/lis3dh_reg.c **** 
 840:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2506              		.loc 1 840 3 view .LVU601
 2507              		.loc 1 840 9 is_stmt 0 view .LVU602
 2508 0006 01AD     		add	r5, sp, #4
 2509 0008 0123     		movs	r3, #1
 2510 000a 2A00     		movs	r2, r5
 2511 000c 2321     		movs	r1, #35
 2512              	.LVL186:
 2513              		.loc 1 840 9 view .LVU603
 2514 000e FFF7FEFF 		bl	lis3dh_read_reg
 2515              	.LVL187:
 841:Inc/lis3dh_reg.c ****   *val = (uint8_t)ctrl_reg4.bdu;
 2516              		.loc 1 841 3 is_stmt 1 view .LVU604
 2517              		.loc 1 841 28 is_stmt 0 view .LVU605
 2518 0012 2B78     		ldrb	r3, [r5]
 2519 0014 DB09     		lsrs	r3, r3, #7
 2520              		.loc 1 841 8 view .LVU606
 2521 0016 2370     		strb	r3, [r4]
 842:Inc/lis3dh_reg.c **** 
 843:Inc/lis3dh_reg.c ****   return ret;
 2522              		.loc 1 843 3 is_stmt 1 view .LVU607
 844:Inc/lis3dh_reg.c **** }
 2523              		.loc 1 844 1 is_stmt 0 view .LVU608
 2524 0018 03B0     		add	sp, sp, #12
 2525              		@ sp needed
 2526              	.LVL188:
 2527              		.loc 1 844 1 view .LVU609
 2528 001a 30BD     		pop	{r4, r5, pc}
 2529              		.cfi_endproc
ARM GAS  /tmp/ccT3btxY.s 			page 62


 2530              	.LFE37:
 2532              		.section	.text.lis3dh_filter_reference_set,"ax",%progbits
 2533              		.align	1
 2534              		.global	lis3dh_filter_reference_set
 2535              		.syntax unified
 2536              		.code	16
 2537              		.thumb_func
 2538              		.fpu softvfp
 2540              	lis3dh_filter_reference_set:
 2541              	.LVL189:
 2542              	.LFB38:
 845:Inc/lis3dh_reg.c **** 
 846:Inc/lis3dh_reg.c **** /**
 847:Inc/lis3dh_reg.c ****   * @brief  Reference value for interrupt generation.[set]
 848:Inc/lis3dh_reg.c ****   *         LSB = ~16@2g / ~31@4g / ~63@8g / ~127@16g
 849:Inc/lis3dh_reg.c ****   *
 850:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 851:Inc/lis3dh_reg.c ****   * @param  buff     buffer that contains data to write
 852:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 853:Inc/lis3dh_reg.c ****   *
 854:Inc/lis3dh_reg.c ****   */
 855:Inc/lis3dh_reg.c **** int32_t lis3dh_filter_reference_set(stmdev_ctx_t *ctx, uint8_t *buff)
 856:Inc/lis3dh_reg.c **** {
 2543              		.loc 1 856 1 is_stmt 1 view -0
 2544              		.cfi_startproc
 2545              		@ args = 0, pretend = 0, frame = 0
 2546              		@ frame_needed = 0, uses_anonymous_args = 0
 2547              		.loc 1 856 1 is_stmt 0 view .LVU611
 2548 0000 10B5     		push	{r4, lr}
 2549              	.LCFI58:
 2550              		.cfi_def_cfa_offset 8
 2551              		.cfi_offset 4, -8
 2552              		.cfi_offset 14, -4
 2553 0002 0A00     		movs	r2, r1
 857:Inc/lis3dh_reg.c ****   int32_t ret;
 2554              		.loc 1 857 3 is_stmt 1 view .LVU612
 858:Inc/lis3dh_reg.c **** 
 859:Inc/lis3dh_reg.c ****   ret = lis3dh_write_reg(ctx, LIS3DH_REFERENCE, buff, 1);
 2555              		.loc 1 859 3 view .LVU613
 2556              		.loc 1 859 9 is_stmt 0 view .LVU614
 2557 0004 0123     		movs	r3, #1
 2558 0006 2621     		movs	r1, #38
 2559              	.LVL190:
 2560              		.loc 1 859 9 view .LVU615
 2561 0008 FFF7FEFF 		bl	lis3dh_write_reg
 2562              	.LVL191:
 860:Inc/lis3dh_reg.c **** 
 861:Inc/lis3dh_reg.c ****   return ret;
 2563              		.loc 1 861 3 is_stmt 1 view .LVU616
 862:Inc/lis3dh_reg.c **** }
 2564              		.loc 1 862 1 is_stmt 0 view .LVU617
 2565              		@ sp needed
 2566 000c 10BD     		pop	{r4, pc}
 2567              		.cfi_endproc
 2568              	.LFE38:
 2570              		.section	.text.lis3dh_filter_reference_get,"ax",%progbits
 2571              		.align	1
ARM GAS  /tmp/ccT3btxY.s 			page 63


 2572              		.global	lis3dh_filter_reference_get
 2573              		.syntax unified
 2574              		.code	16
 2575              		.thumb_func
 2576              		.fpu softvfp
 2578              	lis3dh_filter_reference_get:
 2579              	.LVL192:
 2580              	.LFB39:
 863:Inc/lis3dh_reg.c **** 
 864:Inc/lis3dh_reg.c **** /**
 865:Inc/lis3dh_reg.c ****   * @brief  Reference value for interrupt generation.[get]
 866:Inc/lis3dh_reg.c ****   *         LSB = ~16@2g / ~31@4g / ~63@8g / ~127@16g
 867:Inc/lis3dh_reg.c ****   *
 868:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 869:Inc/lis3dh_reg.c ****   * @param  buff     buffer that stores data read
 870:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 871:Inc/lis3dh_reg.c ****   *
 872:Inc/lis3dh_reg.c ****   */
 873:Inc/lis3dh_reg.c **** int32_t lis3dh_filter_reference_get(stmdev_ctx_t *ctx, uint8_t *buff)
 874:Inc/lis3dh_reg.c **** {
 2581              		.loc 1 874 1 is_stmt 1 view -0
 2582              		.cfi_startproc
 2583              		@ args = 0, pretend = 0, frame = 0
 2584              		@ frame_needed = 0, uses_anonymous_args = 0
 2585              		.loc 1 874 1 is_stmt 0 view .LVU619
 2586 0000 10B5     		push	{r4, lr}
 2587              	.LCFI59:
 2588              		.cfi_def_cfa_offset 8
 2589              		.cfi_offset 4, -8
 2590              		.cfi_offset 14, -4
 2591 0002 0A00     		movs	r2, r1
 875:Inc/lis3dh_reg.c ****   int32_t ret;
 2592              		.loc 1 875 3 is_stmt 1 view .LVU620
 876:Inc/lis3dh_reg.c **** 
 877:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_REFERENCE, buff, 1);
 2593              		.loc 1 877 3 view .LVU621
 2594              		.loc 1 877 9 is_stmt 0 view .LVU622
 2595 0004 0123     		movs	r3, #1
 2596 0006 2621     		movs	r1, #38
 2597              	.LVL193:
 2598              		.loc 1 877 9 view .LVU623
 2599 0008 FFF7FEFF 		bl	lis3dh_read_reg
 2600              	.LVL194:
 878:Inc/lis3dh_reg.c **** 
 879:Inc/lis3dh_reg.c ****   return ret;
 2601              		.loc 1 879 3 is_stmt 1 view .LVU624
 880:Inc/lis3dh_reg.c **** }
 2602              		.loc 1 880 1 is_stmt 0 view .LVU625
 2603              		@ sp needed
 2604 000c 10BD     		pop	{r4, pc}
 2605              		.cfi_endproc
 2606              	.LFE39:
 2608              		.section	.text.lis3dh_xl_data_ready_get,"ax",%progbits
 2609              		.align	1
 2610              		.global	lis3dh_xl_data_ready_get
 2611              		.syntax unified
 2612              		.code	16
ARM GAS  /tmp/ccT3btxY.s 			page 64


 2613              		.thumb_func
 2614              		.fpu softvfp
 2616              	lis3dh_xl_data_ready_get:
 2617              	.LVL195:
 2618              	.LFB40:
 881:Inc/lis3dh_reg.c **** /**
 882:Inc/lis3dh_reg.c ****   * @brief  Acceleration set of data available.[get]
 883:Inc/lis3dh_reg.c ****   *
 884:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 885:Inc/lis3dh_reg.c ****   * @param  val      change the values of zyxda in reg STATUS_REG
 886:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 887:Inc/lis3dh_reg.c ****   *
 888:Inc/lis3dh_reg.c ****   */
 889:Inc/lis3dh_reg.c **** int32_t lis3dh_xl_data_ready_get(stmdev_ctx_t *ctx, uint8_t *val)
 890:Inc/lis3dh_reg.c **** {
 2619              		.loc 1 890 1 is_stmt 1 view -0
 2620              		.cfi_startproc
 2621              		@ args = 0, pretend = 0, frame = 8
 2622              		@ frame_needed = 0, uses_anonymous_args = 0
 2623              		.loc 1 890 1 is_stmt 0 view .LVU627
 2624 0000 30B5     		push	{r4, r5, lr}
 2625              	.LCFI60:
 2626              		.cfi_def_cfa_offset 12
 2627              		.cfi_offset 4, -12
 2628              		.cfi_offset 5, -8
 2629              		.cfi_offset 14, -4
 2630 0002 83B0     		sub	sp, sp, #12
 2631              	.LCFI61:
 2632              		.cfi_def_cfa_offset 24
 2633 0004 0C00     		movs	r4, r1
 891:Inc/lis3dh_reg.c ****   lis3dh_status_reg_t status_reg;
 2634              		.loc 1 891 3 is_stmt 1 view .LVU628
 892:Inc/lis3dh_reg.c ****   int32_t ret;
 2635              		.loc 1 892 3 view .LVU629
 893:Inc/lis3dh_reg.c **** 
 894:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_STATUS_REG, (uint8_t *)&status_reg, 1);
 2636              		.loc 1 894 3 view .LVU630
 2637              		.loc 1 894 9 is_stmt 0 view .LVU631
 2638 0006 01AD     		add	r5, sp, #4
 2639 0008 0123     		movs	r3, #1
 2640 000a 2A00     		movs	r2, r5
 2641 000c 2721     		movs	r1, #39
 2642              	.LVL196:
 2643              		.loc 1 894 9 view .LVU632
 2644 000e FFF7FEFF 		bl	lis3dh_read_reg
 2645              	.LVL197:
 895:Inc/lis3dh_reg.c ****   *val = status_reg.zyxda;
 2646              		.loc 1 895 3 is_stmt 1 view .LVU633
 2647              		.loc 1 895 20 is_stmt 0 view .LVU634
 2648 0012 2B78     		ldrb	r3, [r5]
 2649 0014 1B07     		lsls	r3, r3, #28
 2650 0016 DB0F     		lsrs	r3, r3, #31
 2651              		.loc 1 895 8 view .LVU635
 2652 0018 2370     		strb	r3, [r4]
 896:Inc/lis3dh_reg.c **** 
 897:Inc/lis3dh_reg.c ****   return ret;
 2653              		.loc 1 897 3 is_stmt 1 view .LVU636
ARM GAS  /tmp/ccT3btxY.s 			page 65


 898:Inc/lis3dh_reg.c **** }
 2654              		.loc 1 898 1 is_stmt 0 view .LVU637
 2655 001a 03B0     		add	sp, sp, #12
 2656              		@ sp needed
 2657              	.LVL198:
 2658              		.loc 1 898 1 view .LVU638
 2659 001c 30BD     		pop	{r4, r5, pc}
 2660              		.cfi_endproc
 2661              	.LFE40:
 2663              		.section	.text.lis3dh_xl_data_ovr_get,"ax",%progbits
 2664              		.align	1
 2665              		.global	lis3dh_xl_data_ovr_get
 2666              		.syntax unified
 2667              		.code	16
 2668              		.thumb_func
 2669              		.fpu softvfp
 2671              	lis3dh_xl_data_ovr_get:
 2672              	.LVL199:
 2673              	.LFB41:
 899:Inc/lis3dh_reg.c **** /**
 900:Inc/lis3dh_reg.c ****   * @brief  Acceleration set of data overrun.[get]
 901:Inc/lis3dh_reg.c ****   *
 902:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 903:Inc/lis3dh_reg.c ****   * @param  val      change the values of zyxor in reg STATUS_REG
 904:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 905:Inc/lis3dh_reg.c ****   *
 906:Inc/lis3dh_reg.c ****   */
 907:Inc/lis3dh_reg.c **** int32_t lis3dh_xl_data_ovr_get(stmdev_ctx_t *ctx, uint8_t *val)
 908:Inc/lis3dh_reg.c **** {
 2674              		.loc 1 908 1 is_stmt 1 view -0
 2675              		.cfi_startproc
 2676              		@ args = 0, pretend = 0, frame = 8
 2677              		@ frame_needed = 0, uses_anonymous_args = 0
 2678              		.loc 1 908 1 is_stmt 0 view .LVU640
 2679 0000 30B5     		push	{r4, r5, lr}
 2680              	.LCFI62:
 2681              		.cfi_def_cfa_offset 12
 2682              		.cfi_offset 4, -12
 2683              		.cfi_offset 5, -8
 2684              		.cfi_offset 14, -4
 2685 0002 83B0     		sub	sp, sp, #12
 2686              	.LCFI63:
 2687              		.cfi_def_cfa_offset 24
 2688 0004 0C00     		movs	r4, r1
 909:Inc/lis3dh_reg.c ****   lis3dh_status_reg_t status_reg;
 2689              		.loc 1 909 3 is_stmt 1 view .LVU641
 910:Inc/lis3dh_reg.c ****   int32_t ret;
 2690              		.loc 1 910 3 view .LVU642
 911:Inc/lis3dh_reg.c **** 
 912:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_STATUS_REG, (uint8_t *)&status_reg, 1);
 2691              		.loc 1 912 3 view .LVU643
 2692              		.loc 1 912 9 is_stmt 0 view .LVU644
 2693 0006 01AD     		add	r5, sp, #4
 2694 0008 0123     		movs	r3, #1
 2695 000a 2A00     		movs	r2, r5
 2696 000c 2721     		movs	r1, #39
 2697              	.LVL200:
ARM GAS  /tmp/ccT3btxY.s 			page 66


 2698              		.loc 1 912 9 view .LVU645
 2699 000e FFF7FEFF 		bl	lis3dh_read_reg
 2700              	.LVL201:
 913:Inc/lis3dh_reg.c ****   *val = status_reg.zyxor;
 2701              		.loc 1 913 3 is_stmt 1 view .LVU646
 2702              		.loc 1 913 20 is_stmt 0 view .LVU647
 2703 0012 2B78     		ldrb	r3, [r5]
 2704 0014 DB09     		lsrs	r3, r3, #7
 2705              		.loc 1 913 8 view .LVU648
 2706 0016 2370     		strb	r3, [r4]
 914:Inc/lis3dh_reg.c **** 
 915:Inc/lis3dh_reg.c ****   return ret;
 2707              		.loc 1 915 3 is_stmt 1 view .LVU649
 916:Inc/lis3dh_reg.c **** }
 2708              		.loc 1 916 1 is_stmt 0 view .LVU650
 2709 0018 03B0     		add	sp, sp, #12
 2710              		@ sp needed
 2711              	.LVL202:
 2712              		.loc 1 916 1 view .LVU651
 2713 001a 30BD     		pop	{r4, r5, pc}
 2714              		.cfi_endproc
 2715              	.LFE41:
 2717              		.section	.text.lis3dh_acceleration_raw_get,"ax",%progbits
 2718              		.align	1
 2719              		.global	lis3dh_acceleration_raw_get
 2720              		.syntax unified
 2721              		.code	16
 2722              		.thumb_func
 2723              		.fpu softvfp
 2725              	lis3dh_acceleration_raw_get:
 2726              	.LVL203:
 2727              	.LFB42:
 917:Inc/lis3dh_reg.c **** /**
 918:Inc/lis3dh_reg.c ****   * @brief  Acceleration output value.[get]
 919:Inc/lis3dh_reg.c ****   *
 920:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 921:Inc/lis3dh_reg.c ****   * @param  buff     buffer that stores data read
 922:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 923:Inc/lis3dh_reg.c ****   *
 924:Inc/lis3dh_reg.c ****   */
 925:Inc/lis3dh_reg.c **** int32_t lis3dh_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
 926:Inc/lis3dh_reg.c **** {
 2728              		.loc 1 926 1 is_stmt 1 view -0
 2729              		.cfi_startproc
 2730              		@ args = 0, pretend = 0, frame = 8
 2731              		@ frame_needed = 0, uses_anonymous_args = 0
 2732              		.loc 1 926 1 is_stmt 0 view .LVU653
 2733 0000 10B5     		push	{r4, lr}
 2734              	.LCFI64:
 2735              		.cfi_def_cfa_offset 8
 2736              		.cfi_offset 4, -8
 2737              		.cfi_offset 14, -4
 2738 0002 82B0     		sub	sp, sp, #8
 2739              	.LCFI65:
 2740              		.cfi_def_cfa_offset 16
 2741 0004 0C00     		movs	r4, r1
 927:Inc/lis3dh_reg.c ****   uint8_t buff[6];
ARM GAS  /tmp/ccT3btxY.s 			page 67


 2742              		.loc 1 927 3 is_stmt 1 view .LVU654
 928:Inc/lis3dh_reg.c ****   int32_t ret;
 2743              		.loc 1 928 3 view .LVU655
 929:Inc/lis3dh_reg.c **** 
 930:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_OUT_X_L, buff, 6);
 2744              		.loc 1 930 3 view .LVU656
 2745              		.loc 1 930 9 is_stmt 0 view .LVU657
 2746 0006 0623     		movs	r3, #6
 2747 0008 6A46     		mov	r2, sp
 2748 000a 2821     		movs	r1, #40
 2749              	.LVL204:
 2750              		.loc 1 930 9 view .LVU658
 2751 000c FFF7FEFF 		bl	lis3dh_read_reg
 2752              	.LVL205:
 931:Inc/lis3dh_reg.c ****   val[0] = (int16_t)buff[1];
 2753              		.loc 1 931 3 is_stmt 1 view .LVU659
 2754              		.loc 1 931 12 is_stmt 0 view .LVU660
 2755 0010 6B46     		mov	r3, sp
 2756 0012 5B78     		ldrb	r3, [r3, #1]
 2757              		.loc 1 931 10 view .LVU661
 2758 0014 2380     		strh	r3, [r4]
 932:Inc/lis3dh_reg.c ****   val[0] = (val[0] * 256) + (int16_t)buff[0];
 2759              		.loc 1 932 3 is_stmt 1 view .LVU662
 2760              		.loc 1 932 20 is_stmt 0 view .LVU663
 2761 0016 1B02     		lsls	r3, r3, #8
 2762              		.loc 1 932 42 view .LVU664
 2763 0018 6A46     		mov	r2, sp
 2764 001a 1278     		ldrb	r2, [r2]
 2765              		.loc 1 932 27 view .LVU665
 2766 001c 9B18     		adds	r3, r3, r2
 2767              		.loc 1 932 10 view .LVU666
 2768 001e 2380     		strh	r3, [r4]
 933:Inc/lis3dh_reg.c ****   val[1] = (int16_t)buff[3];
 2769              		.loc 1 933 3 is_stmt 1 view .LVU667
 2770              		.loc 1 933 12 is_stmt 0 view .LVU668
 2771 0020 6B46     		mov	r3, sp
 2772 0022 DB78     		ldrb	r3, [r3, #3]
 2773              		.loc 1 933 10 view .LVU669
 2774 0024 6380     		strh	r3, [r4, #2]
 934:Inc/lis3dh_reg.c ****   val[1] = (val[1] * 256) + (int16_t)buff[2];
 2775              		.loc 1 934 3 is_stmt 1 view .LVU670
 2776              		.loc 1 934 20 is_stmt 0 view .LVU671
 2777 0026 1B02     		lsls	r3, r3, #8
 2778              		.loc 1 934 42 view .LVU672
 2779 0028 6A46     		mov	r2, sp
 2780 002a 9278     		ldrb	r2, [r2, #2]
 2781              		.loc 1 934 27 view .LVU673
 2782 002c 9B18     		adds	r3, r3, r2
 2783              		.loc 1 934 10 view .LVU674
 2784 002e 6380     		strh	r3, [r4, #2]
 935:Inc/lis3dh_reg.c ****   val[2] = (int16_t)buff[5];
 2785              		.loc 1 935 3 is_stmt 1 view .LVU675
 2786              		.loc 1 935 12 is_stmt 0 view .LVU676
 2787 0030 6B46     		mov	r3, sp
 2788 0032 5B79     		ldrb	r3, [r3, #5]
 2789              		.loc 1 935 10 view .LVU677
 2790 0034 A380     		strh	r3, [r4, #4]
ARM GAS  /tmp/ccT3btxY.s 			page 68


 936:Inc/lis3dh_reg.c ****   val[2] = (val[2] * 256) + (int16_t)buff[4];
 2791              		.loc 1 936 3 is_stmt 1 view .LVU678
 2792              		.loc 1 936 20 is_stmt 0 view .LVU679
 2793 0036 1B02     		lsls	r3, r3, #8
 2794              		.loc 1 936 42 view .LVU680
 2795 0038 6A46     		mov	r2, sp
 2796 003a 1279     		ldrb	r2, [r2, #4]
 2797              		.loc 1 936 27 view .LVU681
 2798 003c 9B18     		adds	r3, r3, r2
 2799              		.loc 1 936 10 view .LVU682
 2800 003e A380     		strh	r3, [r4, #4]
 937:Inc/lis3dh_reg.c **** 
 938:Inc/lis3dh_reg.c ****   return ret;
 2801              		.loc 1 938 3 is_stmt 1 view .LVU683
 939:Inc/lis3dh_reg.c **** }
 2802              		.loc 1 939 1 is_stmt 0 view .LVU684
 2803 0040 02B0     		add	sp, sp, #8
 2804              		@ sp needed
 2805              	.LVL206:
 2806              		.loc 1 939 1 view .LVU685
 2807 0042 10BD     		pop	{r4, pc}
 2808              		.cfi_endproc
 2809              	.LFE42:
 2811              		.section	.text.lis3dh_device_id_get,"ax",%progbits
 2812              		.align	1
 2813              		.global	lis3dh_device_id_get
 2814              		.syntax unified
 2815              		.code	16
 2816              		.thumb_func
 2817              		.fpu softvfp
 2819              	lis3dh_device_id_get:
 2820              	.LVL207:
 2821              	.LFB43:
 940:Inc/lis3dh_reg.c **** /**
 941:Inc/lis3dh_reg.c ****   * @}
 942:Inc/lis3dh_reg.c ****   *
 943:Inc/lis3dh_reg.c ****   */
 944:Inc/lis3dh_reg.c **** 
 945:Inc/lis3dh_reg.c **** /**
 946:Inc/lis3dh_reg.c ****   * @defgroup  LIS3DH_Common
 947:Inc/lis3dh_reg.c ****   * @brief     This section group common useful functions
 948:Inc/lis3dh_reg.c ****   * @{
 949:Inc/lis3dh_reg.c ****   *
 950:Inc/lis3dh_reg.c ****   */
 951:Inc/lis3dh_reg.c **** 
 952:Inc/lis3dh_reg.c **** /**
 953:Inc/lis3dh_reg.c ****   * @brief  DeviceWhoamI .[get]
 954:Inc/lis3dh_reg.c ****   *
 955:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 956:Inc/lis3dh_reg.c ****   * @param  buff     buffer that stores data read
 957:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 958:Inc/lis3dh_reg.c ****   *
 959:Inc/lis3dh_reg.c ****   */
 960:Inc/lis3dh_reg.c **** int32_t lis3dh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
 961:Inc/lis3dh_reg.c **** {
 2822              		.loc 1 961 1 is_stmt 1 view -0
 2823              		.cfi_startproc
ARM GAS  /tmp/ccT3btxY.s 			page 69


 2824              		@ args = 0, pretend = 0, frame = 0
 2825              		@ frame_needed = 0, uses_anonymous_args = 0
 2826              		.loc 1 961 1 is_stmt 0 view .LVU687
 2827 0000 10B5     		push	{r4, lr}
 2828              	.LCFI66:
 2829              		.cfi_def_cfa_offset 8
 2830              		.cfi_offset 4, -8
 2831              		.cfi_offset 14, -4
 2832 0002 0A00     		movs	r2, r1
 962:Inc/lis3dh_reg.c ****   int32_t ret;
 2833              		.loc 1 962 3 is_stmt 1 view .LVU688
 963:Inc/lis3dh_reg.c **** 
 964:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_WHO_AM_I, buff, 1);
 2834              		.loc 1 964 3 view .LVU689
 2835              		.loc 1 964 9 is_stmt 0 view .LVU690
 2836 0004 0123     		movs	r3, #1
 2837 0006 0F21     		movs	r1, #15
 2838              	.LVL208:
 2839              		.loc 1 964 9 view .LVU691
 2840 0008 FFF7FEFF 		bl	lis3dh_read_reg
 2841              	.LVL209:
 965:Inc/lis3dh_reg.c **** 
 966:Inc/lis3dh_reg.c ****   return ret;
 2842              		.loc 1 966 3 is_stmt 1 view .LVU692
 967:Inc/lis3dh_reg.c **** }
 2843              		.loc 1 967 1 is_stmt 0 view .LVU693
 2844              		@ sp needed
 2845 000c 10BD     		pop	{r4, pc}
 2846              		.cfi_endproc
 2847              	.LFE43:
 2849              		.section	.text.lis3dh_self_test_set,"ax",%progbits
 2850              		.align	1
 2851              		.global	lis3dh_self_test_set
 2852              		.syntax unified
 2853              		.code	16
 2854              		.thumb_func
 2855              		.fpu softvfp
 2857              	lis3dh_self_test_set:
 2858              	.LVL210:
 2859              	.LFB44:
 968:Inc/lis3dh_reg.c **** /**
 969:Inc/lis3dh_reg.c ****   * @brief  Self Test.[set]
 970:Inc/lis3dh_reg.c ****   *
 971:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 972:Inc/lis3dh_reg.c ****   * @param  val      change the values of st in reg CTRL_REG4
 973:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 974:Inc/lis3dh_reg.c ****   *
 975:Inc/lis3dh_reg.c ****   */
 976:Inc/lis3dh_reg.c **** int32_t lis3dh_self_test_set(stmdev_ctx_t *ctx, lis3dh_st_t val)
 977:Inc/lis3dh_reg.c **** {
 2860              		.loc 1 977 1 is_stmt 1 view -0
 2861              		.cfi_startproc
 2862              		@ args = 0, pretend = 0, frame = 8
 2863              		@ frame_needed = 0, uses_anonymous_args = 0
 2864              		.loc 1 977 1 is_stmt 0 view .LVU695
 2865 0000 30B5     		push	{r4, r5, lr}
 2866              	.LCFI67:
ARM GAS  /tmp/ccT3btxY.s 			page 70


 2867              		.cfi_def_cfa_offset 12
 2868              		.cfi_offset 4, -12
 2869              		.cfi_offset 5, -8
 2870              		.cfi_offset 14, -4
 2871 0002 83B0     		sub	sp, sp, #12
 2872              	.LCFI68:
 2873              		.cfi_def_cfa_offset 24
 2874 0004 0400     		movs	r4, r0
 2875 0006 0D00     		movs	r5, r1
 978:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 2876              		.loc 1 978 3 is_stmt 1 view .LVU696
 979:Inc/lis3dh_reg.c ****   int32_t ret;
 2877              		.loc 1 979 3 view .LVU697
 980:Inc/lis3dh_reg.c **** 
 981:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2878              		.loc 1 981 3 view .LVU698
 2879              		.loc 1 981 9 is_stmt 0 view .LVU699
 2880 0008 0123     		movs	r3, #1
 2881 000a 01AA     		add	r2, sp, #4
 2882 000c 2321     		movs	r1, #35
 2883              	.LVL211:
 2884              		.loc 1 981 9 view .LVU700
 2885 000e FFF7FEFF 		bl	lis3dh_read_reg
 2886              	.LVL212:
 982:Inc/lis3dh_reg.c **** 
 983:Inc/lis3dh_reg.c ****   if (ret == 0)
 2887              		.loc 1 983 3 is_stmt 1 view .LVU701
 2888              		.loc 1 983 6 is_stmt 0 view .LVU702
 2889 0012 0028     		cmp	r0, #0
 2890 0014 01D0     		beq	.L130
 2891              	.L128:
 984:Inc/lis3dh_reg.c ****   {
 985:Inc/lis3dh_reg.c ****     ctrl_reg4.st = (uint8_t)val;
 986:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 987:Inc/lis3dh_reg.c ****   }
 988:Inc/lis3dh_reg.c **** 
 989:Inc/lis3dh_reg.c ****   return ret;
 990:Inc/lis3dh_reg.c **** }
 2892              		.loc 1 990 1 view .LVU703
 2893 0016 03B0     		add	sp, sp, #12
 2894              		@ sp needed
 2895              	.LVL213:
 2896              		.loc 1 990 1 view .LVU704
 2897 0018 30BD     		pop	{r4, r5, pc}
 2898              	.LVL214:
 2899              	.L130:
 985:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2900              		.loc 1 985 5 is_stmt 1 view .LVU705
 985:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2901              		.loc 1 985 18 is_stmt 0 view .LVU706
 2902 001a 0322     		movs	r2, #3
 2903 001c 2A40     		ands	r2, r5
 2904 001e 5200     		lsls	r2, r2, #1
 2905 0020 6B46     		mov	r3, sp
 2906 0022 1B79     		ldrb	r3, [r3, #4]
 2907 0024 0621     		movs	r1, #6
 2908 0026 8B43     		bics	r3, r1
ARM GAS  /tmp/ccT3btxY.s 			page 71


 2909 0028 1343     		orrs	r3, r2
 2910 002a 6A46     		mov	r2, sp
 2911 002c 1371     		strb	r3, [r2, #4]
 986:Inc/lis3dh_reg.c ****   }
 2912              		.loc 1 986 5 is_stmt 1 view .LVU707
 986:Inc/lis3dh_reg.c ****   }
 2913              		.loc 1 986 11 is_stmt 0 view .LVU708
 2914 002e 0123     		movs	r3, #1
 2915 0030 01AA     		add	r2, sp, #4
 2916 0032 1D31     		adds	r1, r1, #29
 2917 0034 2000     		movs	r0, r4
 2918              	.LVL215:
 986:Inc/lis3dh_reg.c ****   }
 2919              		.loc 1 986 11 view .LVU709
 2920 0036 FFF7FEFF 		bl	lis3dh_write_reg
 2921              	.LVL216:
 989:Inc/lis3dh_reg.c **** }
 2922              		.loc 1 989 3 is_stmt 1 view .LVU710
 989:Inc/lis3dh_reg.c **** }
 2923              		.loc 1 989 10 is_stmt 0 view .LVU711
 2924 003a ECE7     		b	.L128
 2925              		.cfi_endproc
 2926              	.LFE44:
 2928              		.section	.text.lis3dh_self_test_get,"ax",%progbits
 2929              		.align	1
 2930              		.global	lis3dh_self_test_get
 2931              		.syntax unified
 2932              		.code	16
 2933              		.thumb_func
 2934              		.fpu softvfp
 2936              	lis3dh_self_test_get:
 2937              	.LVL217:
 2938              	.LFB45:
 991:Inc/lis3dh_reg.c **** 
 992:Inc/lis3dh_reg.c **** /**
 993:Inc/lis3dh_reg.c ****   * @brief  Self Test.[get]
 994:Inc/lis3dh_reg.c ****   *
 995:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
 996:Inc/lis3dh_reg.c ****   * @param  val      Get the values of st in reg CTRL_REG4
 997:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
 998:Inc/lis3dh_reg.c ****   *
 999:Inc/lis3dh_reg.c ****   */
1000:Inc/lis3dh_reg.c **** int32_t lis3dh_self_test_get(stmdev_ctx_t *ctx, lis3dh_st_t *val)
1001:Inc/lis3dh_reg.c **** {
 2939              		.loc 1 1001 1 is_stmt 1 view -0
 2940              		.cfi_startproc
 2941              		@ args = 0, pretend = 0, frame = 8
 2942              		@ frame_needed = 0, uses_anonymous_args = 0
 2943              		.loc 1 1001 1 is_stmt 0 view .LVU713
 2944 0000 30B5     		push	{r4, r5, lr}
 2945              	.LCFI69:
 2946              		.cfi_def_cfa_offset 12
 2947              		.cfi_offset 4, -12
 2948              		.cfi_offset 5, -8
 2949              		.cfi_offset 14, -4
 2950 0002 83B0     		sub	sp, sp, #12
 2951              	.LCFI70:
ARM GAS  /tmp/ccT3btxY.s 			page 72


 2952              		.cfi_def_cfa_offset 24
 2953 0004 0C00     		movs	r4, r1
1002:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 2954              		.loc 1 1002 3 is_stmt 1 view .LVU714
1003:Inc/lis3dh_reg.c ****   int32_t ret;
 2955              		.loc 1 1003 3 view .LVU715
1004:Inc/lis3dh_reg.c **** 
1005:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 2956              		.loc 1 1005 3 view .LVU716
 2957              		.loc 1 1005 9 is_stmt 0 view .LVU717
 2958 0006 01AD     		add	r5, sp, #4
 2959 0008 0123     		movs	r3, #1
 2960 000a 2A00     		movs	r2, r5
 2961 000c 2321     		movs	r1, #35
 2962              	.LVL218:
 2963              		.loc 1 1005 9 view .LVU718
 2964 000e FFF7FEFF 		bl	lis3dh_read_reg
 2965              	.LVL219:
1006:Inc/lis3dh_reg.c **** 
1007:Inc/lis3dh_reg.c ****   switch (ctrl_reg4.st)
 2966              		.loc 1 1007 3 is_stmt 1 view .LVU719
 2967              		.loc 1 1007 20 is_stmt 0 view .LVU720
 2968 0012 2B78     		ldrb	r3, [r5]
 2969 0014 5B07     		lsls	r3, r3, #29
 2970 0016 9B0F     		lsrs	r3, r3, #30
 2971              		.loc 1 1007 3 view .LVU721
 2972 0018 012B     		cmp	r3, #1
 2973 001a 09D0     		beq	.L132
 2974 001c 022B     		cmp	r3, #2
 2975 001e 0AD0     		beq	.L133
 2976 0020 002B     		cmp	r3, #0
 2977 0022 02D0     		beq	.L136
1008:Inc/lis3dh_reg.c ****   {
1009:Inc/lis3dh_reg.c ****     case LIS3DH_ST_DISABLE:
1010:Inc/lis3dh_reg.c ****       *val = LIS3DH_ST_DISABLE;
1011:Inc/lis3dh_reg.c ****       break;
1012:Inc/lis3dh_reg.c **** 
1013:Inc/lis3dh_reg.c ****     case LIS3DH_ST_POSITIVE:
1014:Inc/lis3dh_reg.c ****       *val = LIS3DH_ST_POSITIVE;
1015:Inc/lis3dh_reg.c ****       break;
1016:Inc/lis3dh_reg.c **** 
1017:Inc/lis3dh_reg.c ****     case LIS3DH_ST_NEGATIVE:
1018:Inc/lis3dh_reg.c ****       *val = LIS3DH_ST_NEGATIVE;
1019:Inc/lis3dh_reg.c ****       break;
1020:Inc/lis3dh_reg.c **** 
1021:Inc/lis3dh_reg.c ****     default:
1022:Inc/lis3dh_reg.c ****       *val = LIS3DH_ST_DISABLE;
 2978              		.loc 1 1022 7 is_stmt 1 view .LVU722
 2979              		.loc 1 1022 12 is_stmt 0 view .LVU723
 2980 0024 0023     		movs	r3, #0
 2981 0026 2370     		strb	r3, [r4]
1023:Inc/lis3dh_reg.c ****       break;
 2982              		.loc 1 1023 7 is_stmt 1 view .LVU724
1024:Inc/lis3dh_reg.c ****   }
1025:Inc/lis3dh_reg.c **** 
1026:Inc/lis3dh_reg.c ****   return ret;
 2983              		.loc 1 1026 3 view .LVU725
ARM GAS  /tmp/ccT3btxY.s 			page 73


 2984              		.loc 1 1026 10 is_stmt 0 view .LVU726
 2985 0028 00E0     		b	.L131
 2986              	.L136:
1010:Inc/lis3dh_reg.c ****       break;
 2987              		.loc 1 1010 7 is_stmt 1 view .LVU727
1010:Inc/lis3dh_reg.c ****       break;
 2988              		.loc 1 1010 12 is_stmt 0 view .LVU728
 2989 002a 2370     		strb	r3, [r4]
1011:Inc/lis3dh_reg.c **** 
 2990              		.loc 1 1011 7 is_stmt 1 view .LVU729
 2991              	.L131:
1027:Inc/lis3dh_reg.c **** }
 2992              		.loc 1 1027 1 is_stmt 0 view .LVU730
 2993 002c 03B0     		add	sp, sp, #12
 2994              		@ sp needed
 2995              	.LVL220:
 2996              		.loc 1 1027 1 view .LVU731
 2997 002e 30BD     		pop	{r4, r5, pc}
 2998              	.LVL221:
 2999              	.L132:
1014:Inc/lis3dh_reg.c ****       break;
 3000              		.loc 1 1014 7 is_stmt 1 view .LVU732
1014:Inc/lis3dh_reg.c ****       break;
 3001              		.loc 1 1014 12 is_stmt 0 view .LVU733
 3002 0030 0123     		movs	r3, #1
 3003 0032 2370     		strb	r3, [r4]
1015:Inc/lis3dh_reg.c **** 
 3004              		.loc 1 1015 7 is_stmt 1 view .LVU734
 3005 0034 FAE7     		b	.L131
 3006              	.L133:
1018:Inc/lis3dh_reg.c ****       break;
 3007              		.loc 1 1018 7 view .LVU735
1018:Inc/lis3dh_reg.c ****       break;
 3008              		.loc 1 1018 12 is_stmt 0 view .LVU736
 3009 0036 0223     		movs	r3, #2
 3010 0038 2370     		strb	r3, [r4]
1019:Inc/lis3dh_reg.c **** 
 3011              		.loc 1 1019 7 is_stmt 1 view .LVU737
 3012 003a F7E7     		b	.L131
 3013              		.cfi_endproc
 3014              	.LFE45:
 3016              		.section	.text.lis3dh_data_format_set,"ax",%progbits
 3017              		.align	1
 3018              		.global	lis3dh_data_format_set
 3019              		.syntax unified
 3020              		.code	16
 3021              		.thumb_func
 3022              		.fpu softvfp
 3024              	lis3dh_data_format_set:
 3025              	.LVL222:
 3026              	.LFB46:
1028:Inc/lis3dh_reg.c **** 
1029:Inc/lis3dh_reg.c **** /**
1030:Inc/lis3dh_reg.c ****   * @brief  Big/Little Endian data selection.[set]
1031:Inc/lis3dh_reg.c ****   *
1032:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1033:Inc/lis3dh_reg.c ****   * @param  val      change the values of ble in reg CTRL_REG4
ARM GAS  /tmp/ccT3btxY.s 			page 74


1034:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1035:Inc/lis3dh_reg.c ****   *
1036:Inc/lis3dh_reg.c ****   */
1037:Inc/lis3dh_reg.c **** int32_t lis3dh_data_format_set(stmdev_ctx_t *ctx, lis3dh_ble_t val)
1038:Inc/lis3dh_reg.c **** {
 3027              		.loc 1 1038 1 view -0
 3028              		.cfi_startproc
 3029              		@ args = 0, pretend = 0, frame = 8
 3030              		@ frame_needed = 0, uses_anonymous_args = 0
 3031              		.loc 1 1038 1 is_stmt 0 view .LVU739
 3032 0000 30B5     		push	{r4, r5, lr}
 3033              	.LCFI71:
 3034              		.cfi_def_cfa_offset 12
 3035              		.cfi_offset 4, -12
 3036              		.cfi_offset 5, -8
 3037              		.cfi_offset 14, -4
 3038 0002 83B0     		sub	sp, sp, #12
 3039              	.LCFI72:
 3040              		.cfi_def_cfa_offset 24
 3041 0004 0400     		movs	r4, r0
 3042 0006 0D00     		movs	r5, r1
1039:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 3043              		.loc 1 1039 3 is_stmt 1 view .LVU740
1040:Inc/lis3dh_reg.c ****   int32_t ret;
 3044              		.loc 1 1040 3 view .LVU741
1041:Inc/lis3dh_reg.c **** 
1042:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 3045              		.loc 1 1042 3 view .LVU742
 3046              		.loc 1 1042 9 is_stmt 0 view .LVU743
 3047 0008 0123     		movs	r3, #1
 3048 000a 01AA     		add	r2, sp, #4
 3049 000c 2321     		movs	r1, #35
 3050              	.LVL223:
 3051              		.loc 1 1042 9 view .LVU744
 3052 000e FFF7FEFF 		bl	lis3dh_read_reg
 3053              	.LVL224:
1043:Inc/lis3dh_reg.c **** 
1044:Inc/lis3dh_reg.c ****   if (ret == 0)
 3054              		.loc 1 1044 3 is_stmt 1 view .LVU745
 3055              		.loc 1 1044 6 is_stmt 0 view .LVU746
 3056 0012 0028     		cmp	r0, #0
 3057 0014 01D0     		beq	.L139
 3058              	.L137:
1045:Inc/lis3dh_reg.c ****   {
1046:Inc/lis3dh_reg.c ****     ctrl_reg4.ble = (uint8_t)val;
1047:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
1048:Inc/lis3dh_reg.c ****   }
1049:Inc/lis3dh_reg.c **** 
1050:Inc/lis3dh_reg.c ****   return ret;
1051:Inc/lis3dh_reg.c **** }
 3059              		.loc 1 1051 1 view .LVU747
 3060 0016 03B0     		add	sp, sp, #12
 3061              		@ sp needed
 3062              	.LVL225:
 3063              		.loc 1 1051 1 view .LVU748
 3064 0018 30BD     		pop	{r4, r5, pc}
 3065              	.LVL226:
ARM GAS  /tmp/ccT3btxY.s 			page 75


 3066              	.L139:
1046:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 3067              		.loc 1 1046 5 is_stmt 1 view .LVU749
1046:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 3068              		.loc 1 1046 19 is_stmt 0 view .LVU750
 3069 001a 0122     		movs	r2, #1
 3070 001c 2A40     		ands	r2, r5
 3071 001e 9201     		lsls	r2, r2, #6
 3072 0020 6B46     		mov	r3, sp
 3073 0022 1B79     		ldrb	r3, [r3, #4]
 3074 0024 4021     		movs	r1, #64
 3075 0026 8B43     		bics	r3, r1
 3076 0028 1343     		orrs	r3, r2
 3077 002a 6A46     		mov	r2, sp
 3078 002c 1371     		strb	r3, [r2, #4]
1047:Inc/lis3dh_reg.c ****   }
 3079              		.loc 1 1047 5 is_stmt 1 view .LVU751
1047:Inc/lis3dh_reg.c ****   }
 3080              		.loc 1 1047 11 is_stmt 0 view .LVU752
 3081 002e 0123     		movs	r3, #1
 3082 0030 01AA     		add	r2, sp, #4
 3083 0032 1D39     		subs	r1, r1, #29
 3084 0034 2000     		movs	r0, r4
 3085              	.LVL227:
1047:Inc/lis3dh_reg.c ****   }
 3086              		.loc 1 1047 11 view .LVU753
 3087 0036 FFF7FEFF 		bl	lis3dh_write_reg
 3088              	.LVL228:
1050:Inc/lis3dh_reg.c **** }
 3089              		.loc 1 1050 3 is_stmt 1 view .LVU754
1050:Inc/lis3dh_reg.c **** }
 3090              		.loc 1 1050 10 is_stmt 0 view .LVU755
 3091 003a ECE7     		b	.L137
 3092              		.cfi_endproc
 3093              	.LFE46:
 3095              		.section	.text.lis3dh_data_format_get,"ax",%progbits
 3096              		.align	1
 3097              		.global	lis3dh_data_format_get
 3098              		.syntax unified
 3099              		.code	16
 3100              		.thumb_func
 3101              		.fpu softvfp
 3103              	lis3dh_data_format_get:
 3104              	.LVL229:
 3105              	.LFB47:
1052:Inc/lis3dh_reg.c **** 
1053:Inc/lis3dh_reg.c **** /**
1054:Inc/lis3dh_reg.c ****   * @brief  Big/Little Endian data selection.[get]
1055:Inc/lis3dh_reg.c ****   *
1056:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1057:Inc/lis3dh_reg.c ****   * @param  val      get the values of ble in reg CTRL_REG4
1058:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1059:Inc/lis3dh_reg.c ****   *
1060:Inc/lis3dh_reg.c ****   */
1061:Inc/lis3dh_reg.c **** int32_t lis3dh_data_format_get(stmdev_ctx_t *ctx, lis3dh_ble_t *val)
1062:Inc/lis3dh_reg.c **** {
 3106              		.loc 1 1062 1 is_stmt 1 view -0
ARM GAS  /tmp/ccT3btxY.s 			page 76


 3107              		.cfi_startproc
 3108              		@ args = 0, pretend = 0, frame = 8
 3109              		@ frame_needed = 0, uses_anonymous_args = 0
 3110              		.loc 1 1062 1 is_stmt 0 view .LVU757
 3111 0000 30B5     		push	{r4, r5, lr}
 3112              	.LCFI73:
 3113              		.cfi_def_cfa_offset 12
 3114              		.cfi_offset 4, -12
 3115              		.cfi_offset 5, -8
 3116              		.cfi_offset 14, -4
 3117 0002 83B0     		sub	sp, sp, #12
 3118              	.LCFI74:
 3119              		.cfi_def_cfa_offset 24
 3120 0004 0D00     		movs	r5, r1
1063:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 3121              		.loc 1 1063 3 is_stmt 1 view .LVU758
1064:Inc/lis3dh_reg.c ****   int32_t ret;
 3122              		.loc 1 1064 3 view .LVU759
1065:Inc/lis3dh_reg.c **** 
1066:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 3123              		.loc 1 1066 3 view .LVU760
 3124              		.loc 1 1066 9 is_stmt 0 view .LVU761
 3125 0006 01AC     		add	r4, sp, #4
 3126 0008 0123     		movs	r3, #1
 3127 000a 2200     		movs	r2, r4
 3128 000c 2321     		movs	r1, #35
 3129              	.LVL230:
 3130              		.loc 1 1066 9 view .LVU762
 3131 000e FFF7FEFF 		bl	lis3dh_read_reg
 3132              	.LVL231:
1067:Inc/lis3dh_reg.c **** 
1068:Inc/lis3dh_reg.c ****   switch (ctrl_reg4.ble)
 3133              		.loc 1 1068 3 is_stmt 1 view .LVU763
 3134              		.loc 1 1068 20 is_stmt 0 view .LVU764
 3135 0012 2378     		ldrb	r3, [r4]
 3136 0014 5B06     		lsls	r3, r3, #25
 3137 0016 DA0F     		lsrs	r2, r3, #31
 3138              		.loc 1 1068 3 view .LVU765
 3139 0018 002B     		cmp	r3, #0
 3140 001a 04DA     		bge	.L141
 3141 001c 012A     		cmp	r2, #1
 3142 001e 06D0     		beq	.L142
1069:Inc/lis3dh_reg.c ****   {
1070:Inc/lis3dh_reg.c ****     case LIS3DH_LSB_AT_LOW_ADD:
1071:Inc/lis3dh_reg.c ****       *val = LIS3DH_LSB_AT_LOW_ADD;
1072:Inc/lis3dh_reg.c ****       break;
1073:Inc/lis3dh_reg.c **** 
1074:Inc/lis3dh_reg.c ****     case LIS3DH_MSB_AT_LOW_ADD:
1075:Inc/lis3dh_reg.c ****       *val = LIS3DH_MSB_AT_LOW_ADD;
1076:Inc/lis3dh_reg.c ****       break;
1077:Inc/lis3dh_reg.c **** 
1078:Inc/lis3dh_reg.c ****     default:
1079:Inc/lis3dh_reg.c ****       *val = LIS3DH_LSB_AT_LOW_ADD;
 3143              		.loc 1 1079 7 is_stmt 1 view .LVU766
 3144              		.loc 1 1079 12 is_stmt 0 view .LVU767
 3145 0020 0023     		movs	r3, #0
 3146 0022 2B70     		strb	r3, [r5]
ARM GAS  /tmp/ccT3btxY.s 			page 77


1080:Inc/lis3dh_reg.c ****       break;
 3147              		.loc 1 1080 7 is_stmt 1 view .LVU768
1081:Inc/lis3dh_reg.c ****   }
1082:Inc/lis3dh_reg.c **** 
1083:Inc/lis3dh_reg.c ****   return ret;
 3148              		.loc 1 1083 3 view .LVU769
 3149              		.loc 1 1083 10 is_stmt 0 view .LVU770
 3150 0024 01E0     		b	.L140
 3151              	.L141:
1071:Inc/lis3dh_reg.c ****       break;
 3152              		.loc 1 1071 7 is_stmt 1 view .LVU771
1071:Inc/lis3dh_reg.c ****       break;
 3153              		.loc 1 1071 12 is_stmt 0 view .LVU772
 3154 0026 0023     		movs	r3, #0
 3155 0028 2B70     		strb	r3, [r5]
1072:Inc/lis3dh_reg.c **** 
 3156              		.loc 1 1072 7 is_stmt 1 view .LVU773
 3157              	.L140:
1084:Inc/lis3dh_reg.c **** }
 3158              		.loc 1 1084 1 is_stmt 0 view .LVU774
 3159 002a 03B0     		add	sp, sp, #12
 3160              		@ sp needed
 3161              	.LVL232:
 3162              		.loc 1 1084 1 view .LVU775
 3163 002c 30BD     		pop	{r4, r5, pc}
 3164              	.LVL233:
 3165              	.L142:
1075:Inc/lis3dh_reg.c ****       break;
 3166              		.loc 1 1075 7 is_stmt 1 view .LVU776
1075:Inc/lis3dh_reg.c ****       break;
 3167              		.loc 1 1075 12 is_stmt 0 view .LVU777
 3168 002e 0123     		movs	r3, #1
 3169 0030 2B70     		strb	r3, [r5]
1076:Inc/lis3dh_reg.c **** 
 3170              		.loc 1 1076 7 is_stmt 1 view .LVU778
 3171 0032 FAE7     		b	.L140
 3172              		.cfi_endproc
 3173              	.LFE47:
 3175              		.section	.text.lis3dh_boot_set,"ax",%progbits
 3176              		.align	1
 3177              		.global	lis3dh_boot_set
 3178              		.syntax unified
 3179              		.code	16
 3180              		.thumb_func
 3181              		.fpu softvfp
 3183              	lis3dh_boot_set:
 3184              	.LVL234:
 3185              	.LFB48:
1085:Inc/lis3dh_reg.c **** 
1086:Inc/lis3dh_reg.c **** /**
1087:Inc/lis3dh_reg.c ****   * @brief  Reboot memory content. Reload the calibration parameters.[set]
1088:Inc/lis3dh_reg.c ****   *
1089:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1090:Inc/lis3dh_reg.c ****   * @param  val      change the values of boot in reg CTRL_REG5
1091:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1092:Inc/lis3dh_reg.c ****   *
1093:Inc/lis3dh_reg.c ****   */
ARM GAS  /tmp/ccT3btxY.s 			page 78


1094:Inc/lis3dh_reg.c **** int32_t lis3dh_boot_set(stmdev_ctx_t *ctx, uint8_t val)
1095:Inc/lis3dh_reg.c **** {
 3186              		.loc 1 1095 1 view -0
 3187              		.cfi_startproc
 3188              		@ args = 0, pretend = 0, frame = 8
 3189              		@ frame_needed = 0, uses_anonymous_args = 0
 3190              		.loc 1 1095 1 is_stmt 0 view .LVU780
 3191 0000 30B5     		push	{r4, r5, lr}
 3192              	.LCFI75:
 3193              		.cfi_def_cfa_offset 12
 3194              		.cfi_offset 4, -12
 3195              		.cfi_offset 5, -8
 3196              		.cfi_offset 14, -4
 3197 0002 83B0     		sub	sp, sp, #12
 3198              	.LCFI76:
 3199              		.cfi_def_cfa_offset 24
 3200 0004 0400     		movs	r4, r0
 3201 0006 0D00     		movs	r5, r1
1096:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 3202              		.loc 1 1096 3 is_stmt 1 view .LVU781
1097:Inc/lis3dh_reg.c ****   int32_t ret;
 3203              		.loc 1 1097 3 view .LVU782
1098:Inc/lis3dh_reg.c **** 
1099:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 3204              		.loc 1 1099 3 view .LVU783
 3205              		.loc 1 1099 9 is_stmt 0 view .LVU784
 3206 0008 0123     		movs	r3, #1
 3207 000a 01AA     		add	r2, sp, #4
 3208 000c 2421     		movs	r1, #36
 3209              	.LVL235:
 3210              		.loc 1 1099 9 view .LVU785
 3211 000e FFF7FEFF 		bl	lis3dh_read_reg
 3212              	.LVL236:
1100:Inc/lis3dh_reg.c **** 
1101:Inc/lis3dh_reg.c ****   if (ret == 0)
 3213              		.loc 1 1101 3 is_stmt 1 view .LVU786
 3214              		.loc 1 1101 6 is_stmt 0 view .LVU787
 3215 0012 0028     		cmp	r0, #0
 3216 0014 01D0     		beq	.L148
 3217              	.L146:
1102:Inc/lis3dh_reg.c ****   {
1103:Inc/lis3dh_reg.c ****     ctrl_reg5.boot = val;
1104:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
1105:Inc/lis3dh_reg.c ****   }
1106:Inc/lis3dh_reg.c **** 
1107:Inc/lis3dh_reg.c ****   return ret;
1108:Inc/lis3dh_reg.c **** }
 3218              		.loc 1 1108 1 view .LVU788
 3219 0016 03B0     		add	sp, sp, #12
 3220              		@ sp needed
 3221              	.LVL237:
 3222              		.loc 1 1108 1 view .LVU789
 3223 0018 30BD     		pop	{r4, r5, pc}
 3224              	.LVL238:
 3225              	.L148:
1103:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 3226              		.loc 1 1103 5 is_stmt 1 view .LVU790
ARM GAS  /tmp/ccT3btxY.s 			page 79


1103:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 3227              		.loc 1 1103 20 is_stmt 0 view .LVU791
 3228 001a ED01     		lsls	r5, r5, #7
 3229 001c 6B46     		mov	r3, sp
 3230 001e 1A79     		ldrb	r2, [r3, #4]
 3231 0020 7F23     		movs	r3, #127
 3232 0022 1340     		ands	r3, r2
 3233 0024 2B43     		orrs	r3, r5
 3234 0026 6A46     		mov	r2, sp
 3235 0028 1371     		strb	r3, [r2, #4]
1104:Inc/lis3dh_reg.c ****   }
 3236              		.loc 1 1104 5 is_stmt 1 view .LVU792
1104:Inc/lis3dh_reg.c ****   }
 3237              		.loc 1 1104 11 is_stmt 0 view .LVU793
 3238 002a 0123     		movs	r3, #1
 3239 002c 01AA     		add	r2, sp, #4
 3240 002e 2421     		movs	r1, #36
 3241 0030 2000     		movs	r0, r4
 3242              	.LVL239:
1104:Inc/lis3dh_reg.c ****   }
 3243              		.loc 1 1104 11 view .LVU794
 3244 0032 FFF7FEFF 		bl	lis3dh_write_reg
 3245              	.LVL240:
1107:Inc/lis3dh_reg.c **** }
 3246              		.loc 1 1107 3 is_stmt 1 view .LVU795
1107:Inc/lis3dh_reg.c **** }
 3247              		.loc 1 1107 10 is_stmt 0 view .LVU796
 3248 0036 EEE7     		b	.L146
 3249              		.cfi_endproc
 3250              	.LFE48:
 3252              		.section	.text.lis3dh_boot_get,"ax",%progbits
 3253              		.align	1
 3254              		.global	lis3dh_boot_get
 3255              		.syntax unified
 3256              		.code	16
 3257              		.thumb_func
 3258              		.fpu softvfp
 3260              	lis3dh_boot_get:
 3261              	.LVL241:
 3262              	.LFB49:
1109:Inc/lis3dh_reg.c **** 
1110:Inc/lis3dh_reg.c **** /**
1111:Inc/lis3dh_reg.c ****   * @brief  Reboot memory content. Reload the calibration parameters.[get]
1112:Inc/lis3dh_reg.c ****   *
1113:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1114:Inc/lis3dh_reg.c ****   * @param  val      change the values of boot in reg CTRL_REG5
1115:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1116:Inc/lis3dh_reg.c ****   *
1117:Inc/lis3dh_reg.c ****   */
1118:Inc/lis3dh_reg.c **** int32_t lis3dh_boot_get(stmdev_ctx_t *ctx, uint8_t *val)
1119:Inc/lis3dh_reg.c **** {
 3263              		.loc 1 1119 1 is_stmt 1 view -0
 3264              		.cfi_startproc
 3265              		@ args = 0, pretend = 0, frame = 8
 3266              		@ frame_needed = 0, uses_anonymous_args = 0
 3267              		.loc 1 1119 1 is_stmt 0 view .LVU798
 3268 0000 30B5     		push	{r4, r5, lr}
ARM GAS  /tmp/ccT3btxY.s 			page 80


 3269              	.LCFI77:
 3270              		.cfi_def_cfa_offset 12
 3271              		.cfi_offset 4, -12
 3272              		.cfi_offset 5, -8
 3273              		.cfi_offset 14, -4
 3274 0002 83B0     		sub	sp, sp, #12
 3275              	.LCFI78:
 3276              		.cfi_def_cfa_offset 24
 3277 0004 0C00     		movs	r4, r1
1120:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 3278              		.loc 1 1120 3 is_stmt 1 view .LVU799
1121:Inc/lis3dh_reg.c ****   int32_t ret;
 3279              		.loc 1 1121 3 view .LVU800
1122:Inc/lis3dh_reg.c **** 
1123:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 3280              		.loc 1 1123 3 view .LVU801
 3281              		.loc 1 1123 9 is_stmt 0 view .LVU802
 3282 0006 01AD     		add	r5, sp, #4
 3283 0008 0123     		movs	r3, #1
 3284 000a 2A00     		movs	r2, r5
 3285 000c 2421     		movs	r1, #36
 3286              	.LVL242:
 3287              		.loc 1 1123 9 view .LVU803
 3288 000e FFF7FEFF 		bl	lis3dh_read_reg
 3289              	.LVL243:
1124:Inc/lis3dh_reg.c ****   *val = (uint8_t)ctrl_reg5.boot;
 3290              		.loc 1 1124 3 is_stmt 1 view .LVU804
 3291              		.loc 1 1124 28 is_stmt 0 view .LVU805
 3292 0012 2B78     		ldrb	r3, [r5]
 3293 0014 DB09     		lsrs	r3, r3, #7
 3294              		.loc 1 1124 8 view .LVU806
 3295 0016 2370     		strb	r3, [r4]
1125:Inc/lis3dh_reg.c **** 
1126:Inc/lis3dh_reg.c ****   return ret;
 3296              		.loc 1 1126 3 is_stmt 1 view .LVU807
1127:Inc/lis3dh_reg.c **** }
 3297              		.loc 1 1127 1 is_stmt 0 view .LVU808
 3298 0018 03B0     		add	sp, sp, #12
 3299              		@ sp needed
 3300              	.LVL244:
 3301              		.loc 1 1127 1 view .LVU809
 3302 001a 30BD     		pop	{r4, r5, pc}
 3303              		.cfi_endproc
 3304              	.LFE49:
 3306              		.section	.text.lis3dh_status_get,"ax",%progbits
 3307              		.align	1
 3308              		.global	lis3dh_status_get
 3309              		.syntax unified
 3310              		.code	16
 3311              		.thumb_func
 3312              		.fpu softvfp
 3314              	lis3dh_status_get:
 3315              	.LVL245:
 3316              	.LFB50:
1128:Inc/lis3dh_reg.c **** 
1129:Inc/lis3dh_reg.c **** /**
1130:Inc/lis3dh_reg.c ****   * @brief  Info about device status.[get]
ARM GAS  /tmp/ccT3btxY.s 			page 81


1131:Inc/lis3dh_reg.c ****   *
1132:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1133:Inc/lis3dh_reg.c ****   * @param  val      register STATUS_REG
1134:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1135:Inc/lis3dh_reg.c ****   *
1136:Inc/lis3dh_reg.c ****   */
1137:Inc/lis3dh_reg.c **** int32_t lis3dh_status_get(stmdev_ctx_t *ctx, lis3dh_status_reg_t *val)
1138:Inc/lis3dh_reg.c **** {
 3317              		.loc 1 1138 1 is_stmt 1 view -0
 3318              		.cfi_startproc
 3319              		@ args = 0, pretend = 0, frame = 0
 3320              		@ frame_needed = 0, uses_anonymous_args = 0
 3321              		.loc 1 1138 1 is_stmt 0 view .LVU811
 3322 0000 10B5     		push	{r4, lr}
 3323              	.LCFI79:
 3324              		.cfi_def_cfa_offset 8
 3325              		.cfi_offset 4, -8
 3326              		.cfi_offset 14, -4
 3327 0002 0A00     		movs	r2, r1
1139:Inc/lis3dh_reg.c ****   int32_t ret;
 3328              		.loc 1 1139 3 is_stmt 1 view .LVU812
1140:Inc/lis3dh_reg.c **** 
1141:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_STATUS_REG, (uint8_t *) val, 1);
 3329              		.loc 1 1141 3 view .LVU813
 3330              		.loc 1 1141 9 is_stmt 0 view .LVU814
 3331 0004 0123     		movs	r3, #1
 3332 0006 2721     		movs	r1, #39
 3333              	.LVL246:
 3334              		.loc 1 1141 9 view .LVU815
 3335 0008 FFF7FEFF 		bl	lis3dh_read_reg
 3336              	.LVL247:
1142:Inc/lis3dh_reg.c **** 
1143:Inc/lis3dh_reg.c ****   return ret;
 3337              		.loc 1 1143 3 is_stmt 1 view .LVU816
1144:Inc/lis3dh_reg.c **** }
 3338              		.loc 1 1144 1 is_stmt 0 view .LVU817
 3339              		@ sp needed
 3340 000c 10BD     		pop	{r4, pc}
 3341              		.cfi_endproc
 3342              	.LFE50:
 3344              		.section	.text.lis3dh_int1_gen_conf_set,"ax",%progbits
 3345              		.align	1
 3346              		.global	lis3dh_int1_gen_conf_set
 3347              		.syntax unified
 3348              		.code	16
 3349              		.thumb_func
 3350              		.fpu softvfp
 3352              	lis3dh_int1_gen_conf_set:
 3353              	.LVL248:
 3354              	.LFB51:
1145:Inc/lis3dh_reg.c **** /**
1146:Inc/lis3dh_reg.c ****   * @}
1147:Inc/lis3dh_reg.c ****   *
1148:Inc/lis3dh_reg.c ****   */
1149:Inc/lis3dh_reg.c **** 
1150:Inc/lis3dh_reg.c **** /**
1151:Inc/lis3dh_reg.c ****   * @defgroup   LIS3DH_Interrupts_generator_1
ARM GAS  /tmp/ccT3btxY.s 			page 82


1152:Inc/lis3dh_reg.c ****   * @brief      This section group all the functions that manage the first
1153:Inc/lis3dh_reg.c ****   *             interrupts generator
1154:Inc/lis3dh_reg.c ****   * @{
1155:Inc/lis3dh_reg.c ****   *
1156:Inc/lis3dh_reg.c ****   */
1157:Inc/lis3dh_reg.c **** 
1158:Inc/lis3dh_reg.c **** /**
1159:Inc/lis3dh_reg.c ****   * @brief  Interrupt generator 1 configuration register.[set]
1160:Inc/lis3dh_reg.c ****   *
1161:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1162:Inc/lis3dh_reg.c ****   * @param  val      register INT1_CFG
1163:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1164:Inc/lis3dh_reg.c ****   *
1165:Inc/lis3dh_reg.c ****   */
1166:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_gen_conf_set(stmdev_ctx_t *ctx,
1167:Inc/lis3dh_reg.c ****                                  lis3dh_int1_cfg_t *val)
1168:Inc/lis3dh_reg.c **** {
 3355              		.loc 1 1168 1 is_stmt 1 view -0
 3356              		.cfi_startproc
 3357              		@ args = 0, pretend = 0, frame = 0
 3358              		@ frame_needed = 0, uses_anonymous_args = 0
 3359              		.loc 1 1168 1 is_stmt 0 view .LVU819
 3360 0000 10B5     		push	{r4, lr}
 3361              	.LCFI80:
 3362              		.cfi_def_cfa_offset 8
 3363              		.cfi_offset 4, -8
 3364              		.cfi_offset 14, -4
 3365 0002 0A00     		movs	r2, r1
1169:Inc/lis3dh_reg.c ****   int32_t ret;
 3366              		.loc 1 1169 3 is_stmt 1 view .LVU820
1170:Inc/lis3dh_reg.c **** 
1171:Inc/lis3dh_reg.c ****   ret = lis3dh_write_reg(ctx, LIS3DH_INT1_CFG, (uint8_t *) val, 1);
 3367              		.loc 1 1171 3 view .LVU821
 3368              		.loc 1 1171 9 is_stmt 0 view .LVU822
 3369 0004 0123     		movs	r3, #1
 3370 0006 3021     		movs	r1, #48
 3371              	.LVL249:
 3372              		.loc 1 1171 9 view .LVU823
 3373 0008 FFF7FEFF 		bl	lis3dh_write_reg
 3374              	.LVL250:
1172:Inc/lis3dh_reg.c **** 
1173:Inc/lis3dh_reg.c ****   return ret;
 3375              		.loc 1 1173 3 is_stmt 1 view .LVU824
1174:Inc/lis3dh_reg.c **** }
 3376              		.loc 1 1174 1 is_stmt 0 view .LVU825
 3377              		@ sp needed
 3378 000c 10BD     		pop	{r4, pc}
 3379              		.cfi_endproc
 3380              	.LFE51:
 3382              		.section	.text.lis3dh_int1_gen_conf_get,"ax",%progbits
 3383              		.align	1
 3384              		.global	lis3dh_int1_gen_conf_get
 3385              		.syntax unified
 3386              		.code	16
 3387              		.thumb_func
 3388              		.fpu softvfp
 3390              	lis3dh_int1_gen_conf_get:
ARM GAS  /tmp/ccT3btxY.s 			page 83


 3391              	.LVL251:
 3392              	.LFB52:
1175:Inc/lis3dh_reg.c **** 
1176:Inc/lis3dh_reg.c **** /**
1177:Inc/lis3dh_reg.c ****   * @brief  Interrupt generator 1 configuration register.[get]
1178:Inc/lis3dh_reg.c ****   *
1179:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1180:Inc/lis3dh_reg.c ****   * @param  val      register INT1_CFG
1181:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1182:Inc/lis3dh_reg.c ****   *
1183:Inc/lis3dh_reg.c ****   */
1184:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_gen_conf_get(stmdev_ctx_t *ctx,
1185:Inc/lis3dh_reg.c ****                                  lis3dh_int1_cfg_t *val)
1186:Inc/lis3dh_reg.c **** {
 3393              		.loc 1 1186 1 is_stmt 1 view -0
 3394              		.cfi_startproc
 3395              		@ args = 0, pretend = 0, frame = 0
 3396              		@ frame_needed = 0, uses_anonymous_args = 0
 3397              		.loc 1 1186 1 is_stmt 0 view .LVU827
 3398 0000 10B5     		push	{r4, lr}
 3399              	.LCFI81:
 3400              		.cfi_def_cfa_offset 8
 3401              		.cfi_offset 4, -8
 3402              		.cfi_offset 14, -4
 3403 0002 0A00     		movs	r2, r1
1187:Inc/lis3dh_reg.c ****   int32_t ret;
 3404              		.loc 1 1187 3 is_stmt 1 view .LVU828
1188:Inc/lis3dh_reg.c **** 
1189:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT1_CFG, (uint8_t *) val, 1);
 3405              		.loc 1 1189 3 view .LVU829
 3406              		.loc 1 1189 9 is_stmt 0 view .LVU830
 3407 0004 0123     		movs	r3, #1
 3408 0006 3021     		movs	r1, #48
 3409              	.LVL252:
 3410              		.loc 1 1189 9 view .LVU831
 3411 0008 FFF7FEFF 		bl	lis3dh_read_reg
 3412              	.LVL253:
1190:Inc/lis3dh_reg.c **** 
1191:Inc/lis3dh_reg.c ****   return ret;
 3413              		.loc 1 1191 3 is_stmt 1 view .LVU832
1192:Inc/lis3dh_reg.c **** }
 3414              		.loc 1 1192 1 is_stmt 0 view .LVU833
 3415              		@ sp needed
 3416 000c 10BD     		pop	{r4, pc}
 3417              		.cfi_endproc
 3418              	.LFE52:
 3420              		.section	.text.lis3dh_int1_gen_source_get,"ax",%progbits
 3421              		.align	1
 3422              		.global	lis3dh_int1_gen_source_get
 3423              		.syntax unified
 3424              		.code	16
 3425              		.thumb_func
 3426              		.fpu softvfp
 3428              	lis3dh_int1_gen_source_get:
 3429              	.LVL254:
 3430              	.LFB53:
1193:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 84


1194:Inc/lis3dh_reg.c **** /**
1195:Inc/lis3dh_reg.c ****   * @brief  Interrupt generator 1 source register.[get]
1196:Inc/lis3dh_reg.c ****   *
1197:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1198:Inc/lis3dh_reg.c ****   * @param  val      Registers INT1_SRC
1199:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1200:Inc/lis3dh_reg.c ****   *
1201:Inc/lis3dh_reg.c ****   */
1202:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_gen_source_get(stmdev_ctx_t *ctx,
1203:Inc/lis3dh_reg.c ****                                    lis3dh_int1_src_t *val)
1204:Inc/lis3dh_reg.c **** {
 3431              		.loc 1 1204 1 is_stmt 1 view -0
 3432              		.cfi_startproc
 3433              		@ args = 0, pretend = 0, frame = 0
 3434              		@ frame_needed = 0, uses_anonymous_args = 0
 3435              		.loc 1 1204 1 is_stmt 0 view .LVU835
 3436 0000 10B5     		push	{r4, lr}
 3437              	.LCFI82:
 3438              		.cfi_def_cfa_offset 8
 3439              		.cfi_offset 4, -8
 3440              		.cfi_offset 14, -4
 3441 0002 0A00     		movs	r2, r1
1205:Inc/lis3dh_reg.c ****   int32_t ret;
 3442              		.loc 1 1205 3 is_stmt 1 view .LVU836
1206:Inc/lis3dh_reg.c **** 
1207:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT1_SRC, (uint8_t *) val, 1);
 3443              		.loc 1 1207 3 view .LVU837
 3444              		.loc 1 1207 9 is_stmt 0 view .LVU838
 3445 0004 0123     		movs	r3, #1
 3446 0006 3121     		movs	r1, #49
 3447              	.LVL255:
 3448              		.loc 1 1207 9 view .LVU839
 3449 0008 FFF7FEFF 		bl	lis3dh_read_reg
 3450              	.LVL256:
1208:Inc/lis3dh_reg.c **** 
1209:Inc/lis3dh_reg.c ****   return ret;
 3451              		.loc 1 1209 3 is_stmt 1 view .LVU840
1210:Inc/lis3dh_reg.c **** }
 3452              		.loc 1 1210 1 is_stmt 0 view .LVU841
 3453              		@ sp needed
 3454 000c 10BD     		pop	{r4, pc}
 3455              		.cfi_endproc
 3456              	.LFE53:
 3458              		.section	.text.lis3dh_int1_gen_threshold_set,"ax",%progbits
 3459              		.align	1
 3460              		.global	lis3dh_int1_gen_threshold_set
 3461              		.syntax unified
 3462              		.code	16
 3463              		.thumb_func
 3464              		.fpu softvfp
 3466              	lis3dh_int1_gen_threshold_set:
 3467              	.LVL257:
 3468              	.LFB54:
1211:Inc/lis3dh_reg.c **** /**
1212:Inc/lis3dh_reg.c ****   * @brief  User-defined threshold value for xl interrupt event on
1213:Inc/lis3dh_reg.c ****   *         generator 1.[set]
1214:Inc/lis3dh_reg.c ****   *         LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g
ARM GAS  /tmp/ccT3btxY.s 			page 85


1215:Inc/lis3dh_reg.c ****   *
1216:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1217:Inc/lis3dh_reg.c ****   * @param  val      change the values of ths in reg INT1_THS
1218:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1219:Inc/lis3dh_reg.c ****   *
1220:Inc/lis3dh_reg.c ****   */
1221:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_gen_threshold_set(stmdev_ctx_t *ctx, uint8_t val)
1222:Inc/lis3dh_reg.c **** {
 3469              		.loc 1 1222 1 is_stmt 1 view -0
 3470              		.cfi_startproc
 3471              		@ args = 0, pretend = 0, frame = 8
 3472              		@ frame_needed = 0, uses_anonymous_args = 0
 3473              		.loc 1 1222 1 is_stmt 0 view .LVU843
 3474 0000 30B5     		push	{r4, r5, lr}
 3475              	.LCFI83:
 3476              		.cfi_def_cfa_offset 12
 3477              		.cfi_offset 4, -12
 3478              		.cfi_offset 5, -8
 3479              		.cfi_offset 14, -4
 3480 0002 83B0     		sub	sp, sp, #12
 3481              	.LCFI84:
 3482              		.cfi_def_cfa_offset 24
 3483 0004 0400     		movs	r4, r0
 3484 0006 0D00     		movs	r5, r1
1223:Inc/lis3dh_reg.c ****   lis3dh_int1_ths_t int1_ths;
 3485              		.loc 1 1223 3 is_stmt 1 view .LVU844
1224:Inc/lis3dh_reg.c ****   int32_t ret;
 3486              		.loc 1 1224 3 view .LVU845
1225:Inc/lis3dh_reg.c **** 
1226:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT1_THS, (uint8_t *)&int1_ths, 1);
 3487              		.loc 1 1226 3 view .LVU846
 3488              		.loc 1 1226 9 is_stmt 0 view .LVU847
 3489 0008 0123     		movs	r3, #1
 3490 000a 01AA     		add	r2, sp, #4
 3491 000c 3221     		movs	r1, #50
 3492              	.LVL258:
 3493              		.loc 1 1226 9 view .LVU848
 3494 000e FFF7FEFF 		bl	lis3dh_read_reg
 3495              	.LVL259:
1227:Inc/lis3dh_reg.c **** 
1228:Inc/lis3dh_reg.c ****   if (ret == 0)
 3496              		.loc 1 1228 3 is_stmt 1 view .LVU849
 3497              		.loc 1 1228 6 is_stmt 0 view .LVU850
 3498 0012 0028     		cmp	r0, #0
 3499 0014 01D0     		beq	.L156
 3500              	.L154:
1229:Inc/lis3dh_reg.c ****   {
1230:Inc/lis3dh_reg.c ****     int1_ths.ths = val;
1231:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT1_THS, (uint8_t *)&int1_ths, 1);
1232:Inc/lis3dh_reg.c ****   }
1233:Inc/lis3dh_reg.c **** 
1234:Inc/lis3dh_reg.c ****   return ret;
1235:Inc/lis3dh_reg.c **** }
 3501              		.loc 1 1235 1 view .LVU851
 3502 0016 03B0     		add	sp, sp, #12
 3503              		@ sp needed
 3504              	.LVL260:
ARM GAS  /tmp/ccT3btxY.s 			page 86


 3505              		.loc 1 1235 1 view .LVU852
 3506 0018 30BD     		pop	{r4, r5, pc}
 3507              	.LVL261:
 3508              	.L156:
1230:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT1_THS, (uint8_t *)&int1_ths, 1);
 3509              		.loc 1 1230 5 is_stmt 1 view .LVU853
1230:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT1_THS, (uint8_t *)&int1_ths, 1);
 3510              		.loc 1 1230 18 is_stmt 0 view .LVU854
 3511 001a 7F22     		movs	r2, #127
 3512 001c 2A40     		ands	r2, r5
 3513 001e 6B46     		mov	r3, sp
 3514 0020 1B79     		ldrb	r3, [r3, #4]
 3515 0022 7F21     		movs	r1, #127
 3516 0024 8B43     		bics	r3, r1
 3517 0026 1343     		orrs	r3, r2
 3518 0028 6A46     		mov	r2, sp
 3519 002a 1371     		strb	r3, [r2, #4]
1231:Inc/lis3dh_reg.c ****   }
 3520              		.loc 1 1231 5 is_stmt 1 view .LVU855
1231:Inc/lis3dh_reg.c ****   }
 3521              		.loc 1 1231 11 is_stmt 0 view .LVU856
 3522 002c 0123     		movs	r3, #1
 3523 002e 01AA     		add	r2, sp, #4
 3524 0030 4D39     		subs	r1, r1, #77
 3525 0032 2000     		movs	r0, r4
 3526              	.LVL262:
1231:Inc/lis3dh_reg.c ****   }
 3527              		.loc 1 1231 11 view .LVU857
 3528 0034 FFF7FEFF 		bl	lis3dh_write_reg
 3529              	.LVL263:
1234:Inc/lis3dh_reg.c **** }
 3530              		.loc 1 1234 3 is_stmt 1 view .LVU858
1234:Inc/lis3dh_reg.c **** }
 3531              		.loc 1 1234 10 is_stmt 0 view .LVU859
 3532 0038 EDE7     		b	.L154
 3533              		.cfi_endproc
 3534              	.LFE54:
 3536              		.section	.text.lis3dh_int1_gen_threshold_get,"ax",%progbits
 3537              		.align	1
 3538              		.global	lis3dh_int1_gen_threshold_get
 3539              		.syntax unified
 3540              		.code	16
 3541              		.thumb_func
 3542              		.fpu softvfp
 3544              	lis3dh_int1_gen_threshold_get:
 3545              	.LVL264:
 3546              	.LFB55:
1236:Inc/lis3dh_reg.c **** 
1237:Inc/lis3dh_reg.c **** /**
1238:Inc/lis3dh_reg.c ****   * @brief  User-defined threshold value for xl interrupt event on
1239:Inc/lis3dh_reg.c ****   *         generator 1.[get]
1240:Inc/lis3dh_reg.c ****   *         LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g
1241:Inc/lis3dh_reg.c ****   *
1242:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1243:Inc/lis3dh_reg.c ****   * @param  val      change the values of ths in reg INT1_THS
1244:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1245:Inc/lis3dh_reg.c ****   *
ARM GAS  /tmp/ccT3btxY.s 			page 87


1246:Inc/lis3dh_reg.c ****   */
1247:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_gen_threshold_get(stmdev_ctx_t *ctx, uint8_t *val)
1248:Inc/lis3dh_reg.c **** {
 3547              		.loc 1 1248 1 is_stmt 1 view -0
 3548              		.cfi_startproc
 3549              		@ args = 0, pretend = 0, frame = 8
 3550              		@ frame_needed = 0, uses_anonymous_args = 0
 3551              		.loc 1 1248 1 is_stmt 0 view .LVU861
 3552 0000 30B5     		push	{r4, r5, lr}
 3553              	.LCFI85:
 3554              		.cfi_def_cfa_offset 12
 3555              		.cfi_offset 4, -12
 3556              		.cfi_offset 5, -8
 3557              		.cfi_offset 14, -4
 3558 0002 83B0     		sub	sp, sp, #12
 3559              	.LCFI86:
 3560              		.cfi_def_cfa_offset 24
 3561 0004 0C00     		movs	r4, r1
1249:Inc/lis3dh_reg.c ****   lis3dh_int1_ths_t int1_ths;
 3562              		.loc 1 1249 3 is_stmt 1 view .LVU862
1250:Inc/lis3dh_reg.c ****   int32_t ret;
 3563              		.loc 1 1250 3 view .LVU863
1251:Inc/lis3dh_reg.c **** 
1252:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT1_THS, (uint8_t *)&int1_ths, 1);
 3564              		.loc 1 1252 3 view .LVU864
 3565              		.loc 1 1252 9 is_stmt 0 view .LVU865
 3566 0006 01AD     		add	r5, sp, #4
 3567 0008 0123     		movs	r3, #1
 3568 000a 2A00     		movs	r2, r5
 3569 000c 3221     		movs	r1, #50
 3570              	.LVL265:
 3571              		.loc 1 1252 9 view .LVU866
 3572 000e FFF7FEFF 		bl	lis3dh_read_reg
 3573              	.LVL266:
1253:Inc/lis3dh_reg.c ****   *val = (uint8_t)int1_ths.ths;
 3574              		.loc 1 1253 3 is_stmt 1 view .LVU867
 3575              		.loc 1 1253 27 is_stmt 0 view .LVU868
 3576 0012 2B78     		ldrb	r3, [r5]
 3577 0014 5B06     		lsls	r3, r3, #25
 3578 0016 5B0E     		lsrs	r3, r3, #25
 3579              		.loc 1 1253 8 view .LVU869
 3580 0018 2370     		strb	r3, [r4]
1254:Inc/lis3dh_reg.c **** 
1255:Inc/lis3dh_reg.c ****   return ret;
 3581              		.loc 1 1255 3 is_stmt 1 view .LVU870
1256:Inc/lis3dh_reg.c **** }
 3582              		.loc 1 1256 1 is_stmt 0 view .LVU871
 3583 001a 03B0     		add	sp, sp, #12
 3584              		@ sp needed
 3585              	.LVL267:
 3586              		.loc 1 1256 1 view .LVU872
 3587 001c 30BD     		pop	{r4, r5, pc}
 3588              		.cfi_endproc
 3589              	.LFE55:
 3591              		.section	.text.lis3dh_int1_gen_duration_set,"ax",%progbits
 3592              		.align	1
 3593              		.global	lis3dh_int1_gen_duration_set
ARM GAS  /tmp/ccT3btxY.s 			page 88


 3594              		.syntax unified
 3595              		.code	16
 3596              		.thumb_func
 3597              		.fpu softvfp
 3599              	lis3dh_int1_gen_duration_set:
 3600              	.LVL268:
 3601              	.LFB56:
1257:Inc/lis3dh_reg.c **** 
1258:Inc/lis3dh_reg.c **** /**
1259:Inc/lis3dh_reg.c ****   * @brief  The minimum duration (LSb = 1/ODR) of the Interrupt 1 event to be
1260:Inc/lis3dh_reg.c ****   *         recognized.[set]
1261:Inc/lis3dh_reg.c ****   *
1262:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1263:Inc/lis3dh_reg.c ****   * @param  val      change the values of d in reg INT1_DURATION
1264:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1265:Inc/lis3dh_reg.c ****   *
1266:Inc/lis3dh_reg.c ****   */
1267:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_gen_duration_set(stmdev_ctx_t *ctx, uint8_t val)
1268:Inc/lis3dh_reg.c **** {
 3602              		.loc 1 1268 1 is_stmt 1 view -0
 3603              		.cfi_startproc
 3604              		@ args = 0, pretend = 0, frame = 8
 3605              		@ frame_needed = 0, uses_anonymous_args = 0
 3606              		.loc 1 1268 1 is_stmt 0 view .LVU874
 3607 0000 30B5     		push	{r4, r5, lr}
 3608              	.LCFI87:
 3609              		.cfi_def_cfa_offset 12
 3610              		.cfi_offset 4, -12
 3611              		.cfi_offset 5, -8
 3612              		.cfi_offset 14, -4
 3613 0002 83B0     		sub	sp, sp, #12
 3614              	.LCFI88:
 3615              		.cfi_def_cfa_offset 24
 3616 0004 0400     		movs	r4, r0
 3617 0006 0D00     		movs	r5, r1
1269:Inc/lis3dh_reg.c ****   lis3dh_int1_duration_t int1_duration;
 3618              		.loc 1 1269 3 is_stmt 1 view .LVU875
1270:Inc/lis3dh_reg.c ****   int32_t ret;
 3619              		.loc 1 1270 3 view .LVU876
1271:Inc/lis3dh_reg.c **** 
1272:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT1_DURATION,
 3620              		.loc 1 1272 3 view .LVU877
 3621              		.loc 1 1272 9 is_stmt 0 view .LVU878
 3622 0008 0123     		movs	r3, #1
 3623 000a 01AA     		add	r2, sp, #4
 3624 000c 3321     		movs	r1, #51
 3625              	.LVL269:
 3626              		.loc 1 1272 9 view .LVU879
 3627 000e FFF7FEFF 		bl	lis3dh_read_reg
 3628              	.LVL270:
1273:Inc/lis3dh_reg.c ****                         (uint8_t *)&int1_duration, 1);
1274:Inc/lis3dh_reg.c **** 
1275:Inc/lis3dh_reg.c ****   if (ret == 0)
 3629              		.loc 1 1275 3 is_stmt 1 view .LVU880
 3630              		.loc 1 1275 6 is_stmt 0 view .LVU881
 3631 0012 0028     		cmp	r0, #0
 3632 0014 01D0     		beq	.L160
ARM GAS  /tmp/ccT3btxY.s 			page 89


 3633              	.L158:
1276:Inc/lis3dh_reg.c ****   {
1277:Inc/lis3dh_reg.c ****     int1_duration.d = val;
1278:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT1_DURATION,
1279:Inc/lis3dh_reg.c ****                            (uint8_t *)&int1_duration, 1);
1280:Inc/lis3dh_reg.c ****   }
1281:Inc/lis3dh_reg.c **** 
1282:Inc/lis3dh_reg.c ****   return ret;
1283:Inc/lis3dh_reg.c **** }
 3634              		.loc 1 1283 1 view .LVU882
 3635 0016 03B0     		add	sp, sp, #12
 3636              		@ sp needed
 3637              	.LVL271:
 3638              		.loc 1 1283 1 view .LVU883
 3639 0018 30BD     		pop	{r4, r5, pc}
 3640              	.LVL272:
 3641              	.L160:
1277:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT1_DURATION,
 3642              		.loc 1 1277 5 is_stmt 1 view .LVU884
1277:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT1_DURATION,
 3643              		.loc 1 1277 21 is_stmt 0 view .LVU885
 3644 001a 7F22     		movs	r2, #127
 3645 001c 2A40     		ands	r2, r5
 3646 001e 6B46     		mov	r3, sp
 3647 0020 1B79     		ldrb	r3, [r3, #4]
 3648 0022 7F21     		movs	r1, #127
 3649 0024 8B43     		bics	r3, r1
 3650 0026 1343     		orrs	r3, r2
 3651 0028 6A46     		mov	r2, sp
 3652 002a 1371     		strb	r3, [r2, #4]
1278:Inc/lis3dh_reg.c ****                            (uint8_t *)&int1_duration, 1);
 3653              		.loc 1 1278 5 is_stmt 1 view .LVU886
1278:Inc/lis3dh_reg.c ****                            (uint8_t *)&int1_duration, 1);
 3654              		.loc 1 1278 11 is_stmt 0 view .LVU887
 3655 002c 0123     		movs	r3, #1
 3656 002e 01AA     		add	r2, sp, #4
 3657 0030 4C39     		subs	r1, r1, #76
 3658 0032 2000     		movs	r0, r4
 3659              	.LVL273:
1278:Inc/lis3dh_reg.c ****                            (uint8_t *)&int1_duration, 1);
 3660              		.loc 1 1278 11 view .LVU888
 3661 0034 FFF7FEFF 		bl	lis3dh_write_reg
 3662              	.LVL274:
1282:Inc/lis3dh_reg.c **** }
 3663              		.loc 1 1282 3 is_stmt 1 view .LVU889
1282:Inc/lis3dh_reg.c **** }
 3664              		.loc 1 1282 10 is_stmt 0 view .LVU890
 3665 0038 EDE7     		b	.L158
 3666              		.cfi_endproc
 3667              	.LFE56:
 3669              		.section	.text.lis3dh_int1_gen_duration_get,"ax",%progbits
 3670              		.align	1
 3671              		.global	lis3dh_int1_gen_duration_get
 3672              		.syntax unified
 3673              		.code	16
 3674              		.thumb_func
 3675              		.fpu softvfp
ARM GAS  /tmp/ccT3btxY.s 			page 90


 3677              	lis3dh_int1_gen_duration_get:
 3678              	.LVL275:
 3679              	.LFB57:
1284:Inc/lis3dh_reg.c **** 
1285:Inc/lis3dh_reg.c **** /**
1286:Inc/lis3dh_reg.c ****   * @brief  The minimum duration (LSb = 1/ODR) of the Interrupt 1 event to be
1287:Inc/lis3dh_reg.c ****   *         recognized.[get]
1288:Inc/lis3dh_reg.c ****   *
1289:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1290:Inc/lis3dh_reg.c ****   * @param  val      change the values of d in reg INT1_DURATION
1291:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1292:Inc/lis3dh_reg.c ****   *
1293:Inc/lis3dh_reg.c ****   */
1294:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_gen_duration_get(stmdev_ctx_t *ctx, uint8_t *val)
1295:Inc/lis3dh_reg.c **** {
 3680              		.loc 1 1295 1 is_stmt 1 view -0
 3681              		.cfi_startproc
 3682              		@ args = 0, pretend = 0, frame = 8
 3683              		@ frame_needed = 0, uses_anonymous_args = 0
 3684              		.loc 1 1295 1 is_stmt 0 view .LVU892
 3685 0000 30B5     		push	{r4, r5, lr}
 3686              	.LCFI89:
 3687              		.cfi_def_cfa_offset 12
 3688              		.cfi_offset 4, -12
 3689              		.cfi_offset 5, -8
 3690              		.cfi_offset 14, -4
 3691 0002 83B0     		sub	sp, sp, #12
 3692              	.LCFI90:
 3693              		.cfi_def_cfa_offset 24
 3694 0004 0C00     		movs	r4, r1
1296:Inc/lis3dh_reg.c ****   lis3dh_int1_duration_t int1_duration;
 3695              		.loc 1 1296 3 is_stmt 1 view .LVU893
1297:Inc/lis3dh_reg.c ****   int32_t ret;
 3696              		.loc 1 1297 3 view .LVU894
1298:Inc/lis3dh_reg.c **** 
1299:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT1_DURATION,
 3697              		.loc 1 1299 3 view .LVU895
 3698              		.loc 1 1299 9 is_stmt 0 view .LVU896
 3699 0006 01AD     		add	r5, sp, #4
 3700 0008 0123     		movs	r3, #1
 3701 000a 2A00     		movs	r2, r5
 3702 000c 3321     		movs	r1, #51
 3703              	.LVL276:
 3704              		.loc 1 1299 9 view .LVU897
 3705 000e FFF7FEFF 		bl	lis3dh_read_reg
 3706              	.LVL277:
1300:Inc/lis3dh_reg.c ****                         (uint8_t *)&int1_duration, 1);
1301:Inc/lis3dh_reg.c ****   *val = (uint8_t)int1_duration.d;
 3707              		.loc 1 1301 3 is_stmt 1 view .LVU898
 3708              		.loc 1 1301 32 is_stmt 0 view .LVU899
 3709 0012 2B78     		ldrb	r3, [r5]
 3710 0014 5B06     		lsls	r3, r3, #25
 3711 0016 5B0E     		lsrs	r3, r3, #25
 3712              		.loc 1 1301 8 view .LVU900
 3713 0018 2370     		strb	r3, [r4]
1302:Inc/lis3dh_reg.c **** 
1303:Inc/lis3dh_reg.c ****   return ret;
ARM GAS  /tmp/ccT3btxY.s 			page 91


 3714              		.loc 1 1303 3 is_stmt 1 view .LVU901
1304:Inc/lis3dh_reg.c **** }
 3715              		.loc 1 1304 1 is_stmt 0 view .LVU902
 3716 001a 03B0     		add	sp, sp, #12
 3717              		@ sp needed
 3718              	.LVL278:
 3719              		.loc 1 1304 1 view .LVU903
 3720 001c 30BD     		pop	{r4, r5, pc}
 3721              		.cfi_endproc
 3722              	.LFE57:
 3724              		.section	.text.lis3dh_int2_gen_conf_set,"ax",%progbits
 3725              		.align	1
 3726              		.global	lis3dh_int2_gen_conf_set
 3727              		.syntax unified
 3728              		.code	16
 3729              		.thumb_func
 3730              		.fpu softvfp
 3732              	lis3dh_int2_gen_conf_set:
 3733              	.LVL279:
 3734              	.LFB58:
1305:Inc/lis3dh_reg.c **** 
1306:Inc/lis3dh_reg.c **** /**
1307:Inc/lis3dh_reg.c ****   * @}
1308:Inc/lis3dh_reg.c ****   *
1309:Inc/lis3dh_reg.c ****   */
1310:Inc/lis3dh_reg.c **** 
1311:Inc/lis3dh_reg.c **** /**
1312:Inc/lis3dh_reg.c ****   * @defgroup   LIS3DH_Interrupts_generator_2
1313:Inc/lis3dh_reg.c ****   * @brief      This section group all the functions that manage the second
1314:Inc/lis3dh_reg.c ****   *             interrupts generator
1315:Inc/lis3dh_reg.c ****   * @{
1316:Inc/lis3dh_reg.c ****   *
1317:Inc/lis3dh_reg.c ****   */
1318:Inc/lis3dh_reg.c **** 
1319:Inc/lis3dh_reg.c **** /**
1320:Inc/lis3dh_reg.c ****   * @brief  Interrupt generator 2 configuration register.[set]
1321:Inc/lis3dh_reg.c ****   *
1322:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1323:Inc/lis3dh_reg.c ****   * @param  val      registers INT2_CFG
1324:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1325:Inc/lis3dh_reg.c ****   *
1326:Inc/lis3dh_reg.c ****   */
1327:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_gen_conf_set(stmdev_ctx_t *ctx,
1328:Inc/lis3dh_reg.c ****                                  lis3dh_int2_cfg_t *val)
1329:Inc/lis3dh_reg.c **** {
 3735              		.loc 1 1329 1 is_stmt 1 view -0
 3736              		.cfi_startproc
 3737              		@ args = 0, pretend = 0, frame = 0
 3738              		@ frame_needed = 0, uses_anonymous_args = 0
 3739              		.loc 1 1329 1 is_stmt 0 view .LVU905
 3740 0000 10B5     		push	{r4, lr}
 3741              	.LCFI91:
 3742              		.cfi_def_cfa_offset 8
 3743              		.cfi_offset 4, -8
 3744              		.cfi_offset 14, -4
 3745 0002 0A00     		movs	r2, r1
1330:Inc/lis3dh_reg.c ****   int32_t ret;
ARM GAS  /tmp/ccT3btxY.s 			page 92


 3746              		.loc 1 1330 3 is_stmt 1 view .LVU906
1331:Inc/lis3dh_reg.c **** 
1332:Inc/lis3dh_reg.c ****   ret = lis3dh_write_reg(ctx, LIS3DH_INT2_CFG, (uint8_t *) val, 1);
 3747              		.loc 1 1332 3 view .LVU907
 3748              		.loc 1 1332 9 is_stmt 0 view .LVU908
 3749 0004 0123     		movs	r3, #1
 3750 0006 3421     		movs	r1, #52
 3751              	.LVL280:
 3752              		.loc 1 1332 9 view .LVU909
 3753 0008 FFF7FEFF 		bl	lis3dh_write_reg
 3754              	.LVL281:
1333:Inc/lis3dh_reg.c **** 
1334:Inc/lis3dh_reg.c ****   return ret;
 3755              		.loc 1 1334 3 is_stmt 1 view .LVU910
1335:Inc/lis3dh_reg.c **** }
 3756              		.loc 1 1335 1 is_stmt 0 view .LVU911
 3757              		@ sp needed
 3758 000c 10BD     		pop	{r4, pc}
 3759              		.cfi_endproc
 3760              	.LFE58:
 3762              		.section	.text.lis3dh_int2_gen_conf_get,"ax",%progbits
 3763              		.align	1
 3764              		.global	lis3dh_int2_gen_conf_get
 3765              		.syntax unified
 3766              		.code	16
 3767              		.thumb_func
 3768              		.fpu softvfp
 3770              	lis3dh_int2_gen_conf_get:
 3771              	.LVL282:
 3772              	.LFB59:
1336:Inc/lis3dh_reg.c **** 
1337:Inc/lis3dh_reg.c **** /**
1338:Inc/lis3dh_reg.c ****   * @brief  Interrupt generator 2 configuration register.[get]
1339:Inc/lis3dh_reg.c ****   *
1340:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1341:Inc/lis3dh_reg.c ****   * @param  val      registers INT2_CFG
1342:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1343:Inc/lis3dh_reg.c ****   *
1344:Inc/lis3dh_reg.c ****   */
1345:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_gen_conf_get(stmdev_ctx_t *ctx,
1346:Inc/lis3dh_reg.c ****                                  lis3dh_int2_cfg_t *val)
1347:Inc/lis3dh_reg.c **** {
 3773              		.loc 1 1347 1 is_stmt 1 view -0
 3774              		.cfi_startproc
 3775              		@ args = 0, pretend = 0, frame = 0
 3776              		@ frame_needed = 0, uses_anonymous_args = 0
 3777              		.loc 1 1347 1 is_stmt 0 view .LVU913
 3778 0000 10B5     		push	{r4, lr}
 3779              	.LCFI92:
 3780              		.cfi_def_cfa_offset 8
 3781              		.cfi_offset 4, -8
 3782              		.cfi_offset 14, -4
 3783 0002 0A00     		movs	r2, r1
1348:Inc/lis3dh_reg.c ****   int32_t ret;
 3784              		.loc 1 1348 3 is_stmt 1 view .LVU914
1349:Inc/lis3dh_reg.c **** 
1350:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT2_CFG, (uint8_t *) val, 1);
ARM GAS  /tmp/ccT3btxY.s 			page 93


 3785              		.loc 1 1350 3 view .LVU915
 3786              		.loc 1 1350 9 is_stmt 0 view .LVU916
 3787 0004 0123     		movs	r3, #1
 3788 0006 3421     		movs	r1, #52
 3789              	.LVL283:
 3790              		.loc 1 1350 9 view .LVU917
 3791 0008 FFF7FEFF 		bl	lis3dh_read_reg
 3792              	.LVL284:
1351:Inc/lis3dh_reg.c **** 
1352:Inc/lis3dh_reg.c ****   return ret;
 3793              		.loc 1 1352 3 is_stmt 1 view .LVU918
1353:Inc/lis3dh_reg.c **** }
 3794              		.loc 1 1353 1 is_stmt 0 view .LVU919
 3795              		@ sp needed
 3796 000c 10BD     		pop	{r4, pc}
 3797              		.cfi_endproc
 3798              	.LFE59:
 3800              		.section	.text.lis3dh_int2_gen_source_get,"ax",%progbits
 3801              		.align	1
 3802              		.global	lis3dh_int2_gen_source_get
 3803              		.syntax unified
 3804              		.code	16
 3805              		.thumb_func
 3806              		.fpu softvfp
 3808              	lis3dh_int2_gen_source_get:
 3809              	.LVL285:
 3810              	.LFB60:
1354:Inc/lis3dh_reg.c **** /**
1355:Inc/lis3dh_reg.c ****   * @brief  Interrupt generator 2 source register.[get]
1356:Inc/lis3dh_reg.c ****   *
1357:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1358:Inc/lis3dh_reg.c ****   * @param  val      registers INT2_SRC
1359:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1360:Inc/lis3dh_reg.c ****   *
1361:Inc/lis3dh_reg.c ****   */
1362:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_gen_source_get(stmdev_ctx_t *ctx,
1363:Inc/lis3dh_reg.c ****                                    lis3dh_int2_src_t *val)
1364:Inc/lis3dh_reg.c **** {
 3811              		.loc 1 1364 1 is_stmt 1 view -0
 3812              		.cfi_startproc
 3813              		@ args = 0, pretend = 0, frame = 0
 3814              		@ frame_needed = 0, uses_anonymous_args = 0
 3815              		.loc 1 1364 1 is_stmt 0 view .LVU921
 3816 0000 10B5     		push	{r4, lr}
 3817              	.LCFI93:
 3818              		.cfi_def_cfa_offset 8
 3819              		.cfi_offset 4, -8
 3820              		.cfi_offset 14, -4
 3821 0002 0A00     		movs	r2, r1
1365:Inc/lis3dh_reg.c ****   int32_t ret;
 3822              		.loc 1 1365 3 is_stmt 1 view .LVU922
1366:Inc/lis3dh_reg.c **** 
1367:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT2_SRC, (uint8_t *) val, 1);
 3823              		.loc 1 1367 3 view .LVU923
 3824              		.loc 1 1367 9 is_stmt 0 view .LVU924
 3825 0004 0123     		movs	r3, #1
 3826 0006 3521     		movs	r1, #53
ARM GAS  /tmp/ccT3btxY.s 			page 94


 3827              	.LVL286:
 3828              		.loc 1 1367 9 view .LVU925
 3829 0008 FFF7FEFF 		bl	lis3dh_read_reg
 3830              	.LVL287:
1368:Inc/lis3dh_reg.c **** 
1369:Inc/lis3dh_reg.c ****   return ret;
 3831              		.loc 1 1369 3 is_stmt 1 view .LVU926
1370:Inc/lis3dh_reg.c **** }
 3832              		.loc 1 1370 1 is_stmt 0 view .LVU927
 3833              		@ sp needed
 3834 000c 10BD     		pop	{r4, pc}
 3835              		.cfi_endproc
 3836              	.LFE60:
 3838              		.section	.text.lis3dh_int2_gen_threshold_set,"ax",%progbits
 3839              		.align	1
 3840              		.global	lis3dh_int2_gen_threshold_set
 3841              		.syntax unified
 3842              		.code	16
 3843              		.thumb_func
 3844              		.fpu softvfp
 3846              	lis3dh_int2_gen_threshold_set:
 3847              	.LVL288:
 3848              	.LFB61:
1371:Inc/lis3dh_reg.c **** /**
1372:Inc/lis3dh_reg.c ****   * @brief   User-defined threshold value for xl interrupt event on
1373:Inc/lis3dh_reg.c ****   *          generator 2.[set]
1374:Inc/lis3dh_reg.c ****   *          LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g
1375:Inc/lis3dh_reg.c ****   *
1376:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1377:Inc/lis3dh_reg.c ****   * @param  val      change the values of ths in reg INT2_THS
1378:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1379:Inc/lis3dh_reg.c ****   *
1380:Inc/lis3dh_reg.c ****   */
1381:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_gen_threshold_set(stmdev_ctx_t *ctx, uint8_t val)
1382:Inc/lis3dh_reg.c **** {
 3849              		.loc 1 1382 1 is_stmt 1 view -0
 3850              		.cfi_startproc
 3851              		@ args = 0, pretend = 0, frame = 8
 3852              		@ frame_needed = 0, uses_anonymous_args = 0
 3853              		.loc 1 1382 1 is_stmt 0 view .LVU929
 3854 0000 30B5     		push	{r4, r5, lr}
 3855              	.LCFI94:
 3856              		.cfi_def_cfa_offset 12
 3857              		.cfi_offset 4, -12
 3858              		.cfi_offset 5, -8
 3859              		.cfi_offset 14, -4
 3860 0002 83B0     		sub	sp, sp, #12
 3861              	.LCFI95:
 3862              		.cfi_def_cfa_offset 24
 3863 0004 0400     		movs	r4, r0
 3864 0006 0D00     		movs	r5, r1
1383:Inc/lis3dh_reg.c ****   lis3dh_int2_ths_t int2_ths;
 3865              		.loc 1 1383 3 is_stmt 1 view .LVU930
1384:Inc/lis3dh_reg.c ****   int32_t ret;
 3866              		.loc 1 1384 3 view .LVU931
1385:Inc/lis3dh_reg.c **** 
1386:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT2_THS, (uint8_t *)&int2_ths, 1);
ARM GAS  /tmp/ccT3btxY.s 			page 95


 3867              		.loc 1 1386 3 view .LVU932
 3868              		.loc 1 1386 9 is_stmt 0 view .LVU933
 3869 0008 0123     		movs	r3, #1
 3870 000a 01AA     		add	r2, sp, #4
 3871 000c 3621     		movs	r1, #54
 3872              	.LVL289:
 3873              		.loc 1 1386 9 view .LVU934
 3874 000e FFF7FEFF 		bl	lis3dh_read_reg
 3875              	.LVL290:
1387:Inc/lis3dh_reg.c **** 
1388:Inc/lis3dh_reg.c ****   if (ret == 0)
 3876              		.loc 1 1388 3 is_stmt 1 view .LVU935
 3877              		.loc 1 1388 6 is_stmt 0 view .LVU936
 3878 0012 0028     		cmp	r0, #0
 3879 0014 01D0     		beq	.L167
 3880              	.L165:
1389:Inc/lis3dh_reg.c ****   {
1390:Inc/lis3dh_reg.c ****     int2_ths.ths = val;
1391:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT2_THS, (uint8_t *)&int2_ths, 1);
1392:Inc/lis3dh_reg.c ****   }
1393:Inc/lis3dh_reg.c **** 
1394:Inc/lis3dh_reg.c ****   return ret;
1395:Inc/lis3dh_reg.c **** }
 3881              		.loc 1 1395 1 view .LVU937
 3882 0016 03B0     		add	sp, sp, #12
 3883              		@ sp needed
 3884              	.LVL291:
 3885              		.loc 1 1395 1 view .LVU938
 3886 0018 30BD     		pop	{r4, r5, pc}
 3887              	.LVL292:
 3888              	.L167:
1390:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT2_THS, (uint8_t *)&int2_ths, 1);
 3889              		.loc 1 1390 5 is_stmt 1 view .LVU939
1390:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT2_THS, (uint8_t *)&int2_ths, 1);
 3890              		.loc 1 1390 18 is_stmt 0 view .LVU940
 3891 001a 7F22     		movs	r2, #127
 3892 001c 2A40     		ands	r2, r5
 3893 001e 6B46     		mov	r3, sp
 3894 0020 1B79     		ldrb	r3, [r3, #4]
 3895 0022 7F21     		movs	r1, #127
 3896 0024 8B43     		bics	r3, r1
 3897 0026 1343     		orrs	r3, r2
 3898 0028 6A46     		mov	r2, sp
 3899 002a 1371     		strb	r3, [r2, #4]
1391:Inc/lis3dh_reg.c ****   }
 3900              		.loc 1 1391 5 is_stmt 1 view .LVU941
1391:Inc/lis3dh_reg.c ****   }
 3901              		.loc 1 1391 11 is_stmt 0 view .LVU942
 3902 002c 0123     		movs	r3, #1
 3903 002e 01AA     		add	r2, sp, #4
 3904 0030 4939     		subs	r1, r1, #73
 3905 0032 2000     		movs	r0, r4
 3906              	.LVL293:
1391:Inc/lis3dh_reg.c ****   }
 3907              		.loc 1 1391 11 view .LVU943
 3908 0034 FFF7FEFF 		bl	lis3dh_write_reg
 3909              	.LVL294:
ARM GAS  /tmp/ccT3btxY.s 			page 96


1394:Inc/lis3dh_reg.c **** }
 3910              		.loc 1 1394 3 is_stmt 1 view .LVU944
1394:Inc/lis3dh_reg.c **** }
 3911              		.loc 1 1394 10 is_stmt 0 view .LVU945
 3912 0038 EDE7     		b	.L165
 3913              		.cfi_endproc
 3914              	.LFE61:
 3916              		.section	.text.lis3dh_int2_gen_threshold_get,"ax",%progbits
 3917              		.align	1
 3918              		.global	lis3dh_int2_gen_threshold_get
 3919              		.syntax unified
 3920              		.code	16
 3921              		.thumb_func
 3922              		.fpu softvfp
 3924              	lis3dh_int2_gen_threshold_get:
 3925              	.LVL295:
 3926              	.LFB62:
1396:Inc/lis3dh_reg.c **** 
1397:Inc/lis3dh_reg.c **** /**
1398:Inc/lis3dh_reg.c ****   * @brief  User-defined threshold value for xl interrupt event on
1399:Inc/lis3dh_reg.c ****   *         generator 2.[get]
1400:Inc/lis3dh_reg.c ****   *         LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g
1401:Inc/lis3dh_reg.c ****   *
1402:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1403:Inc/lis3dh_reg.c ****   * @param  val      change the values of ths in reg INT2_THS
1404:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1405:Inc/lis3dh_reg.c ****   *
1406:Inc/lis3dh_reg.c ****   */
1407:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_gen_threshold_get(stmdev_ctx_t *ctx, uint8_t *val)
1408:Inc/lis3dh_reg.c **** {
 3927              		.loc 1 1408 1 is_stmt 1 view -0
 3928              		.cfi_startproc
 3929              		@ args = 0, pretend = 0, frame = 8
 3930              		@ frame_needed = 0, uses_anonymous_args = 0
 3931              		.loc 1 1408 1 is_stmt 0 view .LVU947
 3932 0000 30B5     		push	{r4, r5, lr}
 3933              	.LCFI96:
 3934              		.cfi_def_cfa_offset 12
 3935              		.cfi_offset 4, -12
 3936              		.cfi_offset 5, -8
 3937              		.cfi_offset 14, -4
 3938 0002 83B0     		sub	sp, sp, #12
 3939              	.LCFI97:
 3940              		.cfi_def_cfa_offset 24
 3941 0004 0C00     		movs	r4, r1
1409:Inc/lis3dh_reg.c ****   lis3dh_int2_ths_t int2_ths;
 3942              		.loc 1 1409 3 is_stmt 1 view .LVU948
1410:Inc/lis3dh_reg.c ****   int32_t ret;
 3943              		.loc 1 1410 3 view .LVU949
1411:Inc/lis3dh_reg.c **** 
1412:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT2_THS, (uint8_t *)&int2_ths, 1);
 3944              		.loc 1 1412 3 view .LVU950
 3945              		.loc 1 1412 9 is_stmt 0 view .LVU951
 3946 0006 01AD     		add	r5, sp, #4
 3947 0008 0123     		movs	r3, #1
 3948 000a 2A00     		movs	r2, r5
 3949 000c 3621     		movs	r1, #54
ARM GAS  /tmp/ccT3btxY.s 			page 97


 3950              	.LVL296:
 3951              		.loc 1 1412 9 view .LVU952
 3952 000e FFF7FEFF 		bl	lis3dh_read_reg
 3953              	.LVL297:
1413:Inc/lis3dh_reg.c ****   *val = (uint8_t)int2_ths.ths;
 3954              		.loc 1 1413 3 is_stmt 1 view .LVU953
 3955              		.loc 1 1413 27 is_stmt 0 view .LVU954
 3956 0012 2B78     		ldrb	r3, [r5]
 3957 0014 5B06     		lsls	r3, r3, #25
 3958 0016 5B0E     		lsrs	r3, r3, #25
 3959              		.loc 1 1413 8 view .LVU955
 3960 0018 2370     		strb	r3, [r4]
1414:Inc/lis3dh_reg.c **** 
1415:Inc/lis3dh_reg.c ****   return ret;
 3961              		.loc 1 1415 3 is_stmt 1 view .LVU956
1416:Inc/lis3dh_reg.c **** }
 3962              		.loc 1 1416 1 is_stmt 0 view .LVU957
 3963 001a 03B0     		add	sp, sp, #12
 3964              		@ sp needed
 3965              	.LVL298:
 3966              		.loc 1 1416 1 view .LVU958
 3967 001c 30BD     		pop	{r4, r5, pc}
 3968              		.cfi_endproc
 3969              	.LFE62:
 3971              		.section	.text.lis3dh_int2_gen_duration_set,"ax",%progbits
 3972              		.align	1
 3973              		.global	lis3dh_int2_gen_duration_set
 3974              		.syntax unified
 3975              		.code	16
 3976              		.thumb_func
 3977              		.fpu softvfp
 3979              	lis3dh_int2_gen_duration_set:
 3980              	.LVL299:
 3981              	.LFB63:
1417:Inc/lis3dh_reg.c **** 
1418:Inc/lis3dh_reg.c **** /**
1419:Inc/lis3dh_reg.c ****   * @brief  The minimum duration (LSb = 1/ODR) of the Interrupt 1 event to be
1420:Inc/lis3dh_reg.c ****   *         recognized .[set]
1421:Inc/lis3dh_reg.c ****   *
1422:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1423:Inc/lis3dh_reg.c ****   * @param  val      change the values of d in reg INT2_DURATION
1424:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1425:Inc/lis3dh_reg.c ****   *
1426:Inc/lis3dh_reg.c ****   */
1427:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_gen_duration_set(stmdev_ctx_t *ctx, uint8_t val)
1428:Inc/lis3dh_reg.c **** {
 3982              		.loc 1 1428 1 is_stmt 1 view -0
 3983              		.cfi_startproc
 3984              		@ args = 0, pretend = 0, frame = 8
 3985              		@ frame_needed = 0, uses_anonymous_args = 0
 3986              		.loc 1 1428 1 is_stmt 0 view .LVU960
 3987 0000 30B5     		push	{r4, r5, lr}
 3988              	.LCFI98:
 3989              		.cfi_def_cfa_offset 12
 3990              		.cfi_offset 4, -12
 3991              		.cfi_offset 5, -8
 3992              		.cfi_offset 14, -4
ARM GAS  /tmp/ccT3btxY.s 			page 98


 3993 0002 83B0     		sub	sp, sp, #12
 3994              	.LCFI99:
 3995              		.cfi_def_cfa_offset 24
 3996 0004 0400     		movs	r4, r0
 3997 0006 0D00     		movs	r5, r1
1429:Inc/lis3dh_reg.c ****   lis3dh_int2_duration_t int2_duration;
 3998              		.loc 1 1429 3 is_stmt 1 view .LVU961
1430:Inc/lis3dh_reg.c ****   int32_t ret;
 3999              		.loc 1 1430 3 view .LVU962
1431:Inc/lis3dh_reg.c **** 
1432:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT2_DURATION,
 4000              		.loc 1 1432 3 view .LVU963
 4001              		.loc 1 1432 9 is_stmt 0 view .LVU964
 4002 0008 0123     		movs	r3, #1
 4003 000a 01AA     		add	r2, sp, #4
 4004 000c 3721     		movs	r1, #55
 4005              	.LVL300:
 4006              		.loc 1 1432 9 view .LVU965
 4007 000e FFF7FEFF 		bl	lis3dh_read_reg
 4008              	.LVL301:
1433:Inc/lis3dh_reg.c ****                         (uint8_t *)&int2_duration, 1);
1434:Inc/lis3dh_reg.c **** 
1435:Inc/lis3dh_reg.c ****   if (ret == 0)
 4009              		.loc 1 1435 3 is_stmt 1 view .LVU966
 4010              		.loc 1 1435 6 is_stmt 0 view .LVU967
 4011 0012 0028     		cmp	r0, #0
 4012 0014 01D0     		beq	.L171
 4013              	.L169:
1436:Inc/lis3dh_reg.c ****   {
1437:Inc/lis3dh_reg.c ****     int2_duration.d = val;
1438:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT2_DURATION,
1439:Inc/lis3dh_reg.c ****                            (uint8_t *)&int2_duration, 1);
1440:Inc/lis3dh_reg.c ****   }
1441:Inc/lis3dh_reg.c **** 
1442:Inc/lis3dh_reg.c ****   return ret;
1443:Inc/lis3dh_reg.c **** }
 4014              		.loc 1 1443 1 view .LVU968
 4015 0016 03B0     		add	sp, sp, #12
 4016              		@ sp needed
 4017              	.LVL302:
 4018              		.loc 1 1443 1 view .LVU969
 4019 0018 30BD     		pop	{r4, r5, pc}
 4020              	.LVL303:
 4021              	.L171:
1437:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT2_DURATION,
 4022              		.loc 1 1437 5 is_stmt 1 view .LVU970
1437:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_INT2_DURATION,
 4023              		.loc 1 1437 21 is_stmt 0 view .LVU971
 4024 001a 7F22     		movs	r2, #127
 4025 001c 2A40     		ands	r2, r5
 4026 001e 6B46     		mov	r3, sp
 4027 0020 1B79     		ldrb	r3, [r3, #4]
 4028 0022 7F21     		movs	r1, #127
 4029 0024 8B43     		bics	r3, r1
 4030 0026 1343     		orrs	r3, r2
 4031 0028 6A46     		mov	r2, sp
 4032 002a 1371     		strb	r3, [r2, #4]
ARM GAS  /tmp/ccT3btxY.s 			page 99


1438:Inc/lis3dh_reg.c ****                            (uint8_t *)&int2_duration, 1);
 4033              		.loc 1 1438 5 is_stmt 1 view .LVU972
1438:Inc/lis3dh_reg.c ****                            (uint8_t *)&int2_duration, 1);
 4034              		.loc 1 1438 11 is_stmt 0 view .LVU973
 4035 002c 0123     		movs	r3, #1
 4036 002e 01AA     		add	r2, sp, #4
 4037 0030 4839     		subs	r1, r1, #72
 4038 0032 2000     		movs	r0, r4
 4039              	.LVL304:
1438:Inc/lis3dh_reg.c ****                            (uint8_t *)&int2_duration, 1);
 4040              		.loc 1 1438 11 view .LVU974
 4041 0034 FFF7FEFF 		bl	lis3dh_write_reg
 4042              	.LVL305:
1442:Inc/lis3dh_reg.c **** }
 4043              		.loc 1 1442 3 is_stmt 1 view .LVU975
1442:Inc/lis3dh_reg.c **** }
 4044              		.loc 1 1442 10 is_stmt 0 view .LVU976
 4045 0038 EDE7     		b	.L169
 4046              		.cfi_endproc
 4047              	.LFE63:
 4049              		.section	.text.lis3dh_int2_gen_duration_get,"ax",%progbits
 4050              		.align	1
 4051              		.global	lis3dh_int2_gen_duration_get
 4052              		.syntax unified
 4053              		.code	16
 4054              		.thumb_func
 4055              		.fpu softvfp
 4057              	lis3dh_int2_gen_duration_get:
 4058              	.LVL306:
 4059              	.LFB64:
1444:Inc/lis3dh_reg.c **** 
1445:Inc/lis3dh_reg.c **** /**
1446:Inc/lis3dh_reg.c ****   * @brief  The minimum duration (LSb = 1/ODR) of the Interrupt 1 event to be
1447:Inc/lis3dh_reg.c ****   *         recognized.[get]
1448:Inc/lis3dh_reg.c ****   *
1449:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1450:Inc/lis3dh_reg.c ****   * @param  val      change the values of d in reg INT2_DURATION
1451:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1452:Inc/lis3dh_reg.c ****   *
1453:Inc/lis3dh_reg.c ****   */
1454:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_gen_duration_get(stmdev_ctx_t *ctx, uint8_t *val)
1455:Inc/lis3dh_reg.c **** {
 4060              		.loc 1 1455 1 is_stmt 1 view -0
 4061              		.cfi_startproc
 4062              		@ args = 0, pretend = 0, frame = 8
 4063              		@ frame_needed = 0, uses_anonymous_args = 0
 4064              		.loc 1 1455 1 is_stmt 0 view .LVU978
 4065 0000 30B5     		push	{r4, r5, lr}
 4066              	.LCFI100:
 4067              		.cfi_def_cfa_offset 12
 4068              		.cfi_offset 4, -12
 4069              		.cfi_offset 5, -8
 4070              		.cfi_offset 14, -4
 4071 0002 83B0     		sub	sp, sp, #12
 4072              	.LCFI101:
 4073              		.cfi_def_cfa_offset 24
 4074 0004 0C00     		movs	r4, r1
ARM GAS  /tmp/ccT3btxY.s 			page 100


1456:Inc/lis3dh_reg.c ****   lis3dh_int2_duration_t int2_duration;
 4075              		.loc 1 1456 3 is_stmt 1 view .LVU979
1457:Inc/lis3dh_reg.c ****   int32_t ret;
 4076              		.loc 1 1457 3 view .LVU980
1458:Inc/lis3dh_reg.c **** 
1459:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_INT2_DURATION,
 4077              		.loc 1 1459 3 view .LVU981
 4078              		.loc 1 1459 9 is_stmt 0 view .LVU982
 4079 0006 01AD     		add	r5, sp, #4
 4080 0008 0123     		movs	r3, #1
 4081 000a 2A00     		movs	r2, r5
 4082 000c 3721     		movs	r1, #55
 4083              	.LVL307:
 4084              		.loc 1 1459 9 view .LVU983
 4085 000e FFF7FEFF 		bl	lis3dh_read_reg
 4086              	.LVL308:
1460:Inc/lis3dh_reg.c ****                         (uint8_t *)&int2_duration, 1);
1461:Inc/lis3dh_reg.c ****   *val = (uint8_t)int2_duration.d;
 4087              		.loc 1 1461 3 is_stmt 1 view .LVU984
 4088              		.loc 1 1461 32 is_stmt 0 view .LVU985
 4089 0012 2B78     		ldrb	r3, [r5]
 4090 0014 5B06     		lsls	r3, r3, #25
 4091 0016 5B0E     		lsrs	r3, r3, #25
 4092              		.loc 1 1461 8 view .LVU986
 4093 0018 2370     		strb	r3, [r4]
1462:Inc/lis3dh_reg.c **** 
1463:Inc/lis3dh_reg.c ****   return ret;
 4094              		.loc 1 1463 3 is_stmt 1 view .LVU987
1464:Inc/lis3dh_reg.c **** }
 4095              		.loc 1 1464 1 is_stmt 0 view .LVU988
 4096 001a 03B0     		add	sp, sp, #12
 4097              		@ sp needed
 4098              	.LVL309:
 4099              		.loc 1 1464 1 view .LVU989
 4100 001c 30BD     		pop	{r4, r5, pc}
 4101              		.cfi_endproc
 4102              	.LFE64:
 4104              		.section	.text.lis3dh_high_pass_int_conf_set,"ax",%progbits
 4105              		.align	1
 4106              		.global	lis3dh_high_pass_int_conf_set
 4107              		.syntax unified
 4108              		.code	16
 4109              		.thumb_func
 4110              		.fpu softvfp
 4112              	lis3dh_high_pass_int_conf_set:
 4113              	.LVL310:
 4114              	.LFB65:
1465:Inc/lis3dh_reg.c **** 
1466:Inc/lis3dh_reg.c **** /**
1467:Inc/lis3dh_reg.c ****   * @}
1468:Inc/lis3dh_reg.c ****   *
1469:Inc/lis3dh_reg.c ****   */
1470:Inc/lis3dh_reg.c **** 
1471:Inc/lis3dh_reg.c **** /**
1472:Inc/lis3dh_reg.c ****   * @defgroup  LIS3DH_Interrupt_pins
1473:Inc/lis3dh_reg.c ****   * @brief     This section group all the functions that manage interrupt pins
1474:Inc/lis3dh_reg.c ****   * @{
ARM GAS  /tmp/ccT3btxY.s 			page 101


1475:Inc/lis3dh_reg.c ****   *
1476:Inc/lis3dh_reg.c ****   */
1477:Inc/lis3dh_reg.c **** 
1478:Inc/lis3dh_reg.c **** /**
1479:Inc/lis3dh_reg.c ****   * @brief  High-pass filter on interrupts/tap generator.[set]
1480:Inc/lis3dh_reg.c ****   *
1481:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1482:Inc/lis3dh_reg.c ****   * @param  val      change the values of hp in reg CTRL_REG2
1483:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1484:Inc/lis3dh_reg.c ****   *
1485:Inc/lis3dh_reg.c ****   */
1486:Inc/lis3dh_reg.c **** int32_t lis3dh_high_pass_int_conf_set(stmdev_ctx_t *ctx,
1487:Inc/lis3dh_reg.c ****                                       lis3dh_hp_t val)
1488:Inc/lis3dh_reg.c **** {
 4115              		.loc 1 1488 1 is_stmt 1 view -0
 4116              		.cfi_startproc
 4117              		@ args = 0, pretend = 0, frame = 8
 4118              		@ frame_needed = 0, uses_anonymous_args = 0
 4119              		.loc 1 1488 1 is_stmt 0 view .LVU991
 4120 0000 30B5     		push	{r4, r5, lr}
 4121              	.LCFI102:
 4122              		.cfi_def_cfa_offset 12
 4123              		.cfi_offset 4, -12
 4124              		.cfi_offset 5, -8
 4125              		.cfi_offset 14, -4
 4126 0002 83B0     		sub	sp, sp, #12
 4127              	.LCFI103:
 4128              		.cfi_def_cfa_offset 24
 4129 0004 0400     		movs	r4, r0
 4130 0006 0D00     		movs	r5, r1
1489:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg2_t ctrl_reg2;
 4131              		.loc 1 1489 3 is_stmt 1 view .LVU992
1490:Inc/lis3dh_reg.c ****   int32_t ret;
 4132              		.loc 1 1490 3 view .LVU993
1491:Inc/lis3dh_reg.c **** 
1492:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 4133              		.loc 1 1492 3 view .LVU994
 4134              		.loc 1 1492 9 is_stmt 0 view .LVU995
 4135 0008 0123     		movs	r3, #1
 4136 000a 01AA     		add	r2, sp, #4
 4137 000c 2121     		movs	r1, #33
 4138              	.LVL311:
 4139              		.loc 1 1492 9 view .LVU996
 4140 000e FFF7FEFF 		bl	lis3dh_read_reg
 4141              	.LVL312:
1493:Inc/lis3dh_reg.c **** 
1494:Inc/lis3dh_reg.c ****   if (ret == 0)
 4142              		.loc 1 1494 3 is_stmt 1 view .LVU997
 4143              		.loc 1 1494 6 is_stmt 0 view .LVU998
 4144 0012 0028     		cmp	r0, #0
 4145 0014 01D0     		beq	.L175
 4146              	.L173:
1495:Inc/lis3dh_reg.c ****   {
1496:Inc/lis3dh_reg.c ****     ctrl_reg2.hp = (uint8_t)val;
1497:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
1498:Inc/lis3dh_reg.c ****   }
1499:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 102


1500:Inc/lis3dh_reg.c ****   return ret;
1501:Inc/lis3dh_reg.c **** }
 4147              		.loc 1 1501 1 view .LVU999
 4148 0016 03B0     		add	sp, sp, #12
 4149              		@ sp needed
 4150              	.LVL313:
 4151              		.loc 1 1501 1 view .LVU1000
 4152 0018 30BD     		pop	{r4, r5, pc}
 4153              	.LVL314:
 4154              	.L175:
1496:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 4155              		.loc 1 1496 5 is_stmt 1 view .LVU1001
1496:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 4156              		.loc 1 1496 18 is_stmt 0 view .LVU1002
 4157 001a 0722     		movs	r2, #7
 4158 001c 2A40     		ands	r2, r5
 4159 001e 6B46     		mov	r3, sp
 4160 0020 1B79     		ldrb	r3, [r3, #4]
 4161 0022 0721     		movs	r1, #7
 4162 0024 8B43     		bics	r3, r1
 4163 0026 1343     		orrs	r3, r2
 4164 0028 6A46     		mov	r2, sp
 4165 002a 1371     		strb	r3, [r2, #4]
1497:Inc/lis3dh_reg.c ****   }
 4166              		.loc 1 1497 5 is_stmt 1 view .LVU1003
1497:Inc/lis3dh_reg.c ****   }
 4167              		.loc 1 1497 11 is_stmt 0 view .LVU1004
 4168 002c 0123     		movs	r3, #1
 4169 002e 01AA     		add	r2, sp, #4
 4170 0030 1A31     		adds	r1, r1, #26
 4171 0032 2000     		movs	r0, r4
 4172              	.LVL315:
1497:Inc/lis3dh_reg.c ****   }
 4173              		.loc 1 1497 11 view .LVU1005
 4174 0034 FFF7FEFF 		bl	lis3dh_write_reg
 4175              	.LVL316:
1500:Inc/lis3dh_reg.c **** }
 4176              		.loc 1 1500 3 is_stmt 1 view .LVU1006
1500:Inc/lis3dh_reg.c **** }
 4177              		.loc 1 1500 10 is_stmt 0 view .LVU1007
 4178 0038 EDE7     		b	.L173
 4179              		.cfi_endproc
 4180              	.LFE65:
 4182              		.section	.text.lis3dh_high_pass_int_conf_get,"ax",%progbits
 4183              		.align	1
 4184              		.global	lis3dh_high_pass_int_conf_get
 4185              		.syntax unified
 4186              		.code	16
 4187              		.thumb_func
 4188              		.fpu softvfp
 4190              	lis3dh_high_pass_int_conf_get:
 4191              	.LVL317:
 4192              	.LFB66:
1502:Inc/lis3dh_reg.c **** 
1503:Inc/lis3dh_reg.c **** /**
1504:Inc/lis3dh_reg.c ****   * @brief  High-pass filter on interrupts/tap generator.[get]
1505:Inc/lis3dh_reg.c ****   *
ARM GAS  /tmp/ccT3btxY.s 			page 103


1506:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1507:Inc/lis3dh_reg.c ****   * @param  val      Get the values of hp in reg CTRL_REG2
1508:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1509:Inc/lis3dh_reg.c ****   *
1510:Inc/lis3dh_reg.c ****   */
1511:Inc/lis3dh_reg.c **** int32_t lis3dh_high_pass_int_conf_get(stmdev_ctx_t *ctx,
1512:Inc/lis3dh_reg.c ****                                       lis3dh_hp_t *val)
1513:Inc/lis3dh_reg.c **** {
 4193              		.loc 1 1513 1 is_stmt 1 view -0
 4194              		.cfi_startproc
 4195              		@ args = 0, pretend = 0, frame = 8
 4196              		@ frame_needed = 0, uses_anonymous_args = 0
 4197              		.loc 1 1513 1 is_stmt 0 view .LVU1009
 4198 0000 30B5     		push	{r4, r5, lr}
 4199              	.LCFI104:
 4200              		.cfi_def_cfa_offset 12
 4201              		.cfi_offset 4, -12
 4202              		.cfi_offset 5, -8
 4203              		.cfi_offset 14, -4
 4204 0002 83B0     		sub	sp, sp, #12
 4205              	.LCFI105:
 4206              		.cfi_def_cfa_offset 24
 4207 0004 0C00     		movs	r4, r1
1514:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg2_t ctrl_reg2;
 4208              		.loc 1 1514 3 is_stmt 1 view .LVU1010
1515:Inc/lis3dh_reg.c ****   int32_t ret;
 4209              		.loc 1 1515 3 view .LVU1011
1516:Inc/lis3dh_reg.c **** 
1517:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 4210              		.loc 1 1517 3 view .LVU1012
 4211              		.loc 1 1517 9 is_stmt 0 view .LVU1013
 4212 0006 01AD     		add	r5, sp, #4
 4213 0008 0123     		movs	r3, #1
 4214 000a 2A00     		movs	r2, r5
 4215 000c 2121     		movs	r1, #33
 4216              	.LVL318:
 4217              		.loc 1 1517 9 view .LVU1014
 4218 000e FFF7FEFF 		bl	lis3dh_read_reg
 4219              	.LVL319:
1518:Inc/lis3dh_reg.c **** 
1519:Inc/lis3dh_reg.c ****   switch (ctrl_reg2.hp)
 4220              		.loc 1 1519 3 is_stmt 1 view .LVU1015
 4221              		.loc 1 1519 20 is_stmt 0 view .LVU1016
 4222 0012 2B78     		ldrb	r3, [r5]
 4223 0014 5B07     		lsls	r3, r3, #29
 4224 0016 5B0F     		lsrs	r3, r3, #29
 4225              		.loc 1 1519 3 view .LVU1017
 4226 0018 072B     		cmp	r3, #7
 4227 001a 1CD8     		bhi	.L177
 4228 001c 9B00     		lsls	r3, r3, #2
 4229 001e 0F4A     		ldr	r2, .L188
 4230 0020 D358     		ldr	r3, [r2, r3]
 4231 0022 9F46     		mov	pc, r3
 4232              		.section	.rodata.lis3dh_high_pass_int_conf_get,"a",%progbits
 4233              		.align	2
 4234              	.L179:
 4235 0000 24000000 		.word	.L186
ARM GAS  /tmp/ccT3btxY.s 			page 104


 4236 0004 2C000000 		.word	.L185
 4237 0008 32000000 		.word	.L184
 4238 000c 3E000000 		.word	.L183
 4239 0010 38000000 		.word	.L182
 4240 0014 44000000 		.word	.L181
 4241 0018 4A000000 		.word	.L180
 4242 001c 50000000 		.word	.L178
 4243              		.section	.text.lis3dh_high_pass_int_conf_get
 4244              	.L186:
1520:Inc/lis3dh_reg.c ****   {
1521:Inc/lis3dh_reg.c ****     case LIS3DH_DISC_FROM_INT_GENERATOR:
1522:Inc/lis3dh_reg.c ****       *val = LIS3DH_DISC_FROM_INT_GENERATOR;
 4245              		.loc 1 1522 7 is_stmt 1 view .LVU1018
 4246              		.loc 1 1522 12 is_stmt 0 view .LVU1019
 4247 0024 0023     		movs	r3, #0
 4248 0026 2370     		strb	r3, [r4]
1523:Inc/lis3dh_reg.c ****       break;
 4249              		.loc 1 1523 7 is_stmt 1 view .LVU1020
 4250              	.L176:
1524:Inc/lis3dh_reg.c **** 
1525:Inc/lis3dh_reg.c ****     case LIS3DH_ON_INT1_GEN:
1526:Inc/lis3dh_reg.c ****       *val = LIS3DH_ON_INT1_GEN;
1527:Inc/lis3dh_reg.c ****       break;
1528:Inc/lis3dh_reg.c **** 
1529:Inc/lis3dh_reg.c ****     case LIS3DH_ON_INT2_GEN:
1530:Inc/lis3dh_reg.c ****       *val = LIS3DH_ON_INT2_GEN;
1531:Inc/lis3dh_reg.c ****       break;
1532:Inc/lis3dh_reg.c **** 
1533:Inc/lis3dh_reg.c ****     case LIS3DH_ON_TAP_GEN:
1534:Inc/lis3dh_reg.c ****       *val = LIS3DH_ON_TAP_GEN;
1535:Inc/lis3dh_reg.c ****       break;
1536:Inc/lis3dh_reg.c **** 
1537:Inc/lis3dh_reg.c ****     case LIS3DH_ON_INT1_INT2_GEN:
1538:Inc/lis3dh_reg.c ****       *val = LIS3DH_ON_INT1_INT2_GEN;
1539:Inc/lis3dh_reg.c ****       break;
1540:Inc/lis3dh_reg.c **** 
1541:Inc/lis3dh_reg.c ****     case LIS3DH_ON_INT1_TAP_GEN:
1542:Inc/lis3dh_reg.c ****       *val = LIS3DH_ON_INT1_TAP_GEN;
1543:Inc/lis3dh_reg.c ****       break;
1544:Inc/lis3dh_reg.c **** 
1545:Inc/lis3dh_reg.c ****     case LIS3DH_ON_INT2_TAP_GEN:
1546:Inc/lis3dh_reg.c ****       *val = LIS3DH_ON_INT2_TAP_GEN;
1547:Inc/lis3dh_reg.c ****       break;
1548:Inc/lis3dh_reg.c **** 
1549:Inc/lis3dh_reg.c ****     case LIS3DH_ON_INT1_INT2_TAP_GEN:
1550:Inc/lis3dh_reg.c ****       *val = LIS3DH_ON_INT1_INT2_TAP_GEN;
1551:Inc/lis3dh_reg.c ****       break;
1552:Inc/lis3dh_reg.c **** 
1553:Inc/lis3dh_reg.c ****     default:
1554:Inc/lis3dh_reg.c ****       *val = LIS3DH_DISC_FROM_INT_GENERATOR;
1555:Inc/lis3dh_reg.c ****       break;
1556:Inc/lis3dh_reg.c ****   }
1557:Inc/lis3dh_reg.c **** 
1558:Inc/lis3dh_reg.c ****   return ret;
1559:Inc/lis3dh_reg.c **** }
 4251              		.loc 1 1559 1 is_stmt 0 view .LVU1021
 4252 0028 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccT3btxY.s 			page 105


 4253              		@ sp needed
 4254              	.LVL320:
 4255              		.loc 1 1559 1 view .LVU1022
 4256 002a 30BD     		pop	{r4, r5, pc}
 4257              	.LVL321:
 4258              	.L185:
1526:Inc/lis3dh_reg.c ****       break;
 4259              		.loc 1 1526 7 is_stmt 1 view .LVU1023
1526:Inc/lis3dh_reg.c ****       break;
 4260              		.loc 1 1526 12 is_stmt 0 view .LVU1024
 4261 002c 0123     		movs	r3, #1
 4262 002e 2370     		strb	r3, [r4]
1527:Inc/lis3dh_reg.c **** 
 4263              		.loc 1 1527 7 is_stmt 1 view .LVU1025
 4264 0030 FAE7     		b	.L176
 4265              	.L184:
1530:Inc/lis3dh_reg.c ****       break;
 4266              		.loc 1 1530 7 view .LVU1026
1530:Inc/lis3dh_reg.c ****       break;
 4267              		.loc 1 1530 12 is_stmt 0 view .LVU1027
 4268 0032 0223     		movs	r3, #2
 4269 0034 2370     		strb	r3, [r4]
1531:Inc/lis3dh_reg.c **** 
 4270              		.loc 1 1531 7 is_stmt 1 view .LVU1028
 4271 0036 F7E7     		b	.L176
 4272              	.L182:
1534:Inc/lis3dh_reg.c ****       break;
 4273              		.loc 1 1534 7 view .LVU1029
1534:Inc/lis3dh_reg.c ****       break;
 4274              		.loc 1 1534 12 is_stmt 0 view .LVU1030
 4275 0038 0423     		movs	r3, #4
 4276 003a 2370     		strb	r3, [r4]
1535:Inc/lis3dh_reg.c **** 
 4277              		.loc 1 1535 7 is_stmt 1 view .LVU1031
 4278 003c F4E7     		b	.L176
 4279              	.L183:
1538:Inc/lis3dh_reg.c ****       break;
 4280              		.loc 1 1538 7 view .LVU1032
1538:Inc/lis3dh_reg.c ****       break;
 4281              		.loc 1 1538 12 is_stmt 0 view .LVU1033
 4282 003e 0323     		movs	r3, #3
 4283 0040 2370     		strb	r3, [r4]
1539:Inc/lis3dh_reg.c **** 
 4284              		.loc 1 1539 7 is_stmt 1 view .LVU1034
 4285 0042 F1E7     		b	.L176
 4286              	.L181:
1542:Inc/lis3dh_reg.c ****       break;
 4287              		.loc 1 1542 7 view .LVU1035
1542:Inc/lis3dh_reg.c ****       break;
 4288              		.loc 1 1542 12 is_stmt 0 view .LVU1036
 4289 0044 0523     		movs	r3, #5
 4290 0046 2370     		strb	r3, [r4]
1543:Inc/lis3dh_reg.c **** 
 4291              		.loc 1 1543 7 is_stmt 1 view .LVU1037
 4292 0048 EEE7     		b	.L176
 4293              	.L180:
1546:Inc/lis3dh_reg.c ****       break;
ARM GAS  /tmp/ccT3btxY.s 			page 106


 4294              		.loc 1 1546 7 view .LVU1038
1546:Inc/lis3dh_reg.c ****       break;
 4295              		.loc 1 1546 12 is_stmt 0 view .LVU1039
 4296 004a 0623     		movs	r3, #6
 4297 004c 2370     		strb	r3, [r4]
1547:Inc/lis3dh_reg.c **** 
 4298              		.loc 1 1547 7 is_stmt 1 view .LVU1040
 4299 004e EBE7     		b	.L176
 4300              	.L178:
1550:Inc/lis3dh_reg.c ****       break;
 4301              		.loc 1 1550 7 view .LVU1041
1550:Inc/lis3dh_reg.c ****       break;
 4302              		.loc 1 1550 12 is_stmt 0 view .LVU1042
 4303 0050 0723     		movs	r3, #7
 4304 0052 2370     		strb	r3, [r4]
1551:Inc/lis3dh_reg.c **** 
 4305              		.loc 1 1551 7 is_stmt 1 view .LVU1043
 4306 0054 E8E7     		b	.L176
 4307              	.L177:
1554:Inc/lis3dh_reg.c ****       break;
 4308              		.loc 1 1554 7 view .LVU1044
1554:Inc/lis3dh_reg.c ****       break;
 4309              		.loc 1 1554 12 is_stmt 0 view .LVU1045
 4310 0056 0023     		movs	r3, #0
 4311 0058 2370     		strb	r3, [r4]
1555:Inc/lis3dh_reg.c ****   }
 4312              		.loc 1 1555 7 is_stmt 1 view .LVU1046
1558:Inc/lis3dh_reg.c **** }
 4313              		.loc 1 1558 3 view .LVU1047
1558:Inc/lis3dh_reg.c **** }
 4314              		.loc 1 1558 10 is_stmt 0 view .LVU1048
 4315 005a E5E7     		b	.L176
 4316              	.L189:
 4317              		.align	2
 4318              	.L188:
 4319 005c 00000000 		.word	.L179
 4320              		.cfi_endproc
 4321              	.LFE66:
 4323              		.section	.text.lis3dh_pin_int1_config_set,"ax",%progbits
 4324              		.align	1
 4325              		.global	lis3dh_pin_int1_config_set
 4326              		.syntax unified
 4327              		.code	16
 4328              		.thumb_func
 4329              		.fpu softvfp
 4331              	lis3dh_pin_int1_config_set:
 4332              	.LVL322:
 4333              	.LFB67:
1560:Inc/lis3dh_reg.c **** 
1561:Inc/lis3dh_reg.c **** /**
1562:Inc/lis3dh_reg.c ****   * @brief  Int1 pin routing configuration register.[set]
1563:Inc/lis3dh_reg.c ****   *
1564:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1565:Inc/lis3dh_reg.c ****   * @param  val      registers CTRL_REG3
1566:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1567:Inc/lis3dh_reg.c ****   *
1568:Inc/lis3dh_reg.c ****   */
ARM GAS  /tmp/ccT3btxY.s 			page 107


1569:Inc/lis3dh_reg.c **** int32_t lis3dh_pin_int1_config_set(stmdev_ctx_t *ctx,
1570:Inc/lis3dh_reg.c ****                                    lis3dh_ctrl_reg3_t *val)
1571:Inc/lis3dh_reg.c **** {
 4334              		.loc 1 1571 1 is_stmt 1 view -0
 4335              		.cfi_startproc
 4336              		@ args = 0, pretend = 0, frame = 0
 4337              		@ frame_needed = 0, uses_anonymous_args = 0
 4338              		.loc 1 1571 1 is_stmt 0 view .LVU1050
 4339 0000 10B5     		push	{r4, lr}
 4340              	.LCFI106:
 4341              		.cfi_def_cfa_offset 8
 4342              		.cfi_offset 4, -8
 4343              		.cfi_offset 14, -4
 4344 0002 0A00     		movs	r2, r1
1572:Inc/lis3dh_reg.c ****   int32_t ret;
 4345              		.loc 1 1572 3 is_stmt 1 view .LVU1051
1573:Inc/lis3dh_reg.c **** 
1574:Inc/lis3dh_reg.c ****   ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG3, (uint8_t *) val, 1);
 4346              		.loc 1 1574 3 view .LVU1052
 4347              		.loc 1 1574 9 is_stmt 0 view .LVU1053
 4348 0004 0123     		movs	r3, #1
 4349 0006 2221     		movs	r1, #34
 4350              	.LVL323:
 4351              		.loc 1 1574 9 view .LVU1054
 4352 0008 FFF7FEFF 		bl	lis3dh_write_reg
 4353              	.LVL324:
1575:Inc/lis3dh_reg.c **** 
1576:Inc/lis3dh_reg.c ****   return ret;
 4354              		.loc 1 1576 3 is_stmt 1 view .LVU1055
1577:Inc/lis3dh_reg.c **** }
 4355              		.loc 1 1577 1 is_stmt 0 view .LVU1056
 4356              		@ sp needed
 4357 000c 10BD     		pop	{r4, pc}
 4358              		.cfi_endproc
 4359              	.LFE67:
 4361              		.section	.text.lis3dh_pin_int1_config_get,"ax",%progbits
 4362              		.align	1
 4363              		.global	lis3dh_pin_int1_config_get
 4364              		.syntax unified
 4365              		.code	16
 4366              		.thumb_func
 4367              		.fpu softvfp
 4369              	lis3dh_pin_int1_config_get:
 4370              	.LVL325:
 4371              	.LFB68:
1578:Inc/lis3dh_reg.c **** 
1579:Inc/lis3dh_reg.c **** /**
1580:Inc/lis3dh_reg.c ****   * @brief  Int1 pin routing configuration register.[get]
1581:Inc/lis3dh_reg.c ****   *
1582:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1583:Inc/lis3dh_reg.c ****   * @param  val      registers CTRL_REG3
1584:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1585:Inc/lis3dh_reg.c ****   *
1586:Inc/lis3dh_reg.c ****   */
1587:Inc/lis3dh_reg.c **** int32_t lis3dh_pin_int1_config_get(stmdev_ctx_t *ctx,
1588:Inc/lis3dh_reg.c ****                                    lis3dh_ctrl_reg3_t *val)
1589:Inc/lis3dh_reg.c **** {
ARM GAS  /tmp/ccT3btxY.s 			page 108


 4372              		.loc 1 1589 1 is_stmt 1 view -0
 4373              		.cfi_startproc
 4374              		@ args = 0, pretend = 0, frame = 0
 4375              		@ frame_needed = 0, uses_anonymous_args = 0
 4376              		.loc 1 1589 1 is_stmt 0 view .LVU1058
 4377 0000 10B5     		push	{r4, lr}
 4378              	.LCFI107:
 4379              		.cfi_def_cfa_offset 8
 4380              		.cfi_offset 4, -8
 4381              		.cfi_offset 14, -4
 4382 0002 0A00     		movs	r2, r1
1590:Inc/lis3dh_reg.c ****   int32_t ret;
 4383              		.loc 1 1590 3 is_stmt 1 view .LVU1059
1591:Inc/lis3dh_reg.c **** 
1592:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG3, (uint8_t *) val, 1);
 4384              		.loc 1 1592 3 view .LVU1060
 4385              		.loc 1 1592 9 is_stmt 0 view .LVU1061
 4386 0004 0123     		movs	r3, #1
 4387 0006 2221     		movs	r1, #34
 4388              	.LVL326:
 4389              		.loc 1 1592 9 view .LVU1062
 4390 0008 FFF7FEFF 		bl	lis3dh_read_reg
 4391              	.LVL327:
1593:Inc/lis3dh_reg.c **** 
1594:Inc/lis3dh_reg.c ****   return ret;
 4392              		.loc 1 1594 3 is_stmt 1 view .LVU1063
1595:Inc/lis3dh_reg.c **** }
 4393              		.loc 1 1595 1 is_stmt 0 view .LVU1064
 4394              		@ sp needed
 4395 000c 10BD     		pop	{r4, pc}
 4396              		.cfi_endproc
 4397              	.LFE68:
 4399              		.section	.text.lis3dh_int2_pin_detect_4d_set,"ax",%progbits
 4400              		.align	1
 4401              		.global	lis3dh_int2_pin_detect_4d_set
 4402              		.syntax unified
 4403              		.code	16
 4404              		.thumb_func
 4405              		.fpu softvfp
 4407              	lis3dh_int2_pin_detect_4d_set:
 4408              	.LVL328:
 4409              	.LFB69:
1596:Inc/lis3dh_reg.c **** /**
1597:Inc/lis3dh_reg.c ****   * @brief  int2_pin_detect_4d: [set]  4D enable: 4D detection is enabled
1598:Inc/lis3dh_reg.c ****   *                                    on INT2 pin when 6D bit on
1599:Inc/lis3dh_reg.c ****   *                                    INT2_CFG (34h) is set to 1.
1600:Inc/lis3dh_reg.c ****   *
1601:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1602:Inc/lis3dh_reg.c ****   * @param  val      change the values of d4d_int2 in reg CTRL_REG5
1603:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1604:Inc/lis3dh_reg.c ****   *
1605:Inc/lis3dh_reg.c ****   */
1606:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_pin_detect_4d_set(stmdev_ctx_t *ctx, uint8_t val)
1607:Inc/lis3dh_reg.c **** {
 4410              		.loc 1 1607 1 is_stmt 1 view -0
 4411              		.cfi_startproc
 4412              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccT3btxY.s 			page 109


 4413              		@ frame_needed = 0, uses_anonymous_args = 0
 4414              		.loc 1 1607 1 is_stmt 0 view .LVU1066
 4415 0000 30B5     		push	{r4, r5, lr}
 4416              	.LCFI108:
 4417              		.cfi_def_cfa_offset 12
 4418              		.cfi_offset 4, -12
 4419              		.cfi_offset 5, -8
 4420              		.cfi_offset 14, -4
 4421 0002 83B0     		sub	sp, sp, #12
 4422              	.LCFI109:
 4423              		.cfi_def_cfa_offset 24
 4424 0004 0400     		movs	r4, r0
 4425 0006 0D00     		movs	r5, r1
1608:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 4426              		.loc 1 1608 3 is_stmt 1 view .LVU1067
1609:Inc/lis3dh_reg.c ****   int32_t ret;
 4427              		.loc 1 1609 3 view .LVU1068
1610:Inc/lis3dh_reg.c **** 
1611:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4428              		.loc 1 1611 3 view .LVU1069
 4429              		.loc 1 1611 9 is_stmt 0 view .LVU1070
 4430 0008 0123     		movs	r3, #1
 4431 000a 01AA     		add	r2, sp, #4
 4432 000c 2421     		movs	r1, #36
 4433              	.LVL329:
 4434              		.loc 1 1611 9 view .LVU1071
 4435 000e FFF7FEFF 		bl	lis3dh_read_reg
 4436              	.LVL330:
1612:Inc/lis3dh_reg.c **** 
1613:Inc/lis3dh_reg.c ****   if (ret == 0)
 4437              		.loc 1 1613 3 is_stmt 1 view .LVU1072
 4438              		.loc 1 1613 6 is_stmt 0 view .LVU1073
 4439 0012 0028     		cmp	r0, #0
 4440 0014 01D0     		beq	.L194
 4441              	.L192:
1614:Inc/lis3dh_reg.c ****   {
1615:Inc/lis3dh_reg.c ****     ctrl_reg5.d4d_int2 = val;
1616:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
1617:Inc/lis3dh_reg.c ****   }
1618:Inc/lis3dh_reg.c **** 
1619:Inc/lis3dh_reg.c ****   return ret;
1620:Inc/lis3dh_reg.c **** }
 4442              		.loc 1 1620 1 view .LVU1074
 4443 0016 03B0     		add	sp, sp, #12
 4444              		@ sp needed
 4445              	.LVL331:
 4446              		.loc 1 1620 1 view .LVU1075
 4447 0018 30BD     		pop	{r4, r5, pc}
 4448              	.LVL332:
 4449              	.L194:
1615:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4450              		.loc 1 1615 5 is_stmt 1 view .LVU1076
1615:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4451              		.loc 1 1615 24 is_stmt 0 view .LVU1077
 4452 001a 0122     		movs	r2, #1
 4453 001c 2A40     		ands	r2, r5
 4454 001e 6B46     		mov	r3, sp
ARM GAS  /tmp/ccT3btxY.s 			page 110


 4455 0020 1B79     		ldrb	r3, [r3, #4]
 4456 0022 0121     		movs	r1, #1
 4457 0024 8B43     		bics	r3, r1
 4458 0026 1343     		orrs	r3, r2
 4459 0028 6A46     		mov	r2, sp
 4460 002a 1371     		strb	r3, [r2, #4]
1616:Inc/lis3dh_reg.c ****   }
 4461              		.loc 1 1616 5 is_stmt 1 view .LVU1078
1616:Inc/lis3dh_reg.c ****   }
 4462              		.loc 1 1616 11 is_stmt 0 view .LVU1079
 4463 002c 0123     		movs	r3, #1
 4464 002e 01AA     		add	r2, sp, #4
 4465 0030 2331     		adds	r1, r1, #35
 4466 0032 2000     		movs	r0, r4
 4467              	.LVL333:
1616:Inc/lis3dh_reg.c ****   }
 4468              		.loc 1 1616 11 view .LVU1080
 4469 0034 FFF7FEFF 		bl	lis3dh_write_reg
 4470              	.LVL334:
1619:Inc/lis3dh_reg.c **** }
 4471              		.loc 1 1619 3 is_stmt 1 view .LVU1081
1619:Inc/lis3dh_reg.c **** }
 4472              		.loc 1 1619 10 is_stmt 0 view .LVU1082
 4473 0038 EDE7     		b	.L192
 4474              		.cfi_endproc
 4475              	.LFE69:
 4477              		.section	.text.lis3dh_int2_pin_detect_4d_get,"ax",%progbits
 4478              		.align	1
 4479              		.global	lis3dh_int2_pin_detect_4d_get
 4480              		.syntax unified
 4481              		.code	16
 4482              		.thumb_func
 4483              		.fpu softvfp
 4485              	lis3dh_int2_pin_detect_4d_get:
 4486              	.LVL335:
 4487              	.LFB70:
1621:Inc/lis3dh_reg.c **** 
1622:Inc/lis3dh_reg.c **** /**
1623:Inc/lis3dh_reg.c ****   * @brief  4D enable: 4D detection is enabled on INT2 pin when 6D bit on
1624:Inc/lis3dh_reg.c ****   *         INT2_CFG (34h) is set to 1.[get]
1625:Inc/lis3dh_reg.c ****   *
1626:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1627:Inc/lis3dh_reg.c ****   * @param  val      change the values of d4d_int2 in reg CTRL_REG5
1628:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1629:Inc/lis3dh_reg.c ****   *
1630:Inc/lis3dh_reg.c ****   */
1631:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_pin_detect_4d_get(stmdev_ctx_t *ctx, uint8_t *val)
1632:Inc/lis3dh_reg.c **** {
 4488              		.loc 1 1632 1 is_stmt 1 view -0
 4489              		.cfi_startproc
 4490              		@ args = 0, pretend = 0, frame = 8
 4491              		@ frame_needed = 0, uses_anonymous_args = 0
 4492              		.loc 1 1632 1 is_stmt 0 view .LVU1084
 4493 0000 30B5     		push	{r4, r5, lr}
 4494              	.LCFI110:
 4495              		.cfi_def_cfa_offset 12
 4496              		.cfi_offset 4, -12
ARM GAS  /tmp/ccT3btxY.s 			page 111


 4497              		.cfi_offset 5, -8
 4498              		.cfi_offset 14, -4
 4499 0002 83B0     		sub	sp, sp, #12
 4500              	.LCFI111:
 4501              		.cfi_def_cfa_offset 24
 4502 0004 0C00     		movs	r4, r1
1633:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 4503              		.loc 1 1633 3 is_stmt 1 view .LVU1085
1634:Inc/lis3dh_reg.c ****   int32_t ret;
 4504              		.loc 1 1634 3 view .LVU1086
1635:Inc/lis3dh_reg.c **** 
1636:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4505              		.loc 1 1636 3 view .LVU1087
 4506              		.loc 1 1636 9 is_stmt 0 view .LVU1088
 4507 0006 01AD     		add	r5, sp, #4
 4508 0008 0123     		movs	r3, #1
 4509 000a 2A00     		movs	r2, r5
 4510 000c 2421     		movs	r1, #36
 4511              	.LVL336:
 4512              		.loc 1 1636 9 view .LVU1089
 4513 000e FFF7FEFF 		bl	lis3dh_read_reg
 4514              	.LVL337:
1637:Inc/lis3dh_reg.c ****   *val = (uint8_t)ctrl_reg5.d4d_int2;
 4515              		.loc 1 1637 3 is_stmt 1 view .LVU1090
 4516              		.loc 1 1637 28 is_stmt 0 view .LVU1091
 4517 0012 2B78     		ldrb	r3, [r5]
 4518 0014 DB07     		lsls	r3, r3, #31
 4519 0016 DB0F     		lsrs	r3, r3, #31
 4520              		.loc 1 1637 8 view .LVU1092
 4521 0018 2370     		strb	r3, [r4]
1638:Inc/lis3dh_reg.c **** 
1639:Inc/lis3dh_reg.c ****   return ret;
 4522              		.loc 1 1639 3 is_stmt 1 view .LVU1093
1640:Inc/lis3dh_reg.c **** }
 4523              		.loc 1 1640 1 is_stmt 0 view .LVU1094
 4524 001a 03B0     		add	sp, sp, #12
 4525              		@ sp needed
 4526              	.LVL338:
 4527              		.loc 1 1640 1 view .LVU1095
 4528 001c 30BD     		pop	{r4, r5, pc}
 4529              		.cfi_endproc
 4530              	.LFE70:
 4532              		.section	.text.lis3dh_int2_pin_notification_mode_set,"ax",%progbits
 4533              		.align	1
 4534              		.global	lis3dh_int2_pin_notification_mode_set
 4535              		.syntax unified
 4536              		.code	16
 4537              		.thumb_func
 4538              		.fpu softvfp
 4540              	lis3dh_int2_pin_notification_mode_set:
 4541              	.LVL339:
 4542              	.LFB71:
1641:Inc/lis3dh_reg.c **** 
1642:Inc/lis3dh_reg.c **** /**
1643:Inc/lis3dh_reg.c ****   * @brief   Latch interrupt request on INT2_SRC (35h) register, with
1644:Inc/lis3dh_reg.c ****   *          INT2_SRC (35h) register cleared by reading INT2_SRC(35h)
1645:Inc/lis3dh_reg.c ****   *          itself.[set]
ARM GAS  /tmp/ccT3btxY.s 			page 112


1646:Inc/lis3dh_reg.c ****   *
1647:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1648:Inc/lis3dh_reg.c ****   * @param  val      change the values of lir_int2 in reg CTRL_REG5
1649:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1650:Inc/lis3dh_reg.c ****   *
1651:Inc/lis3dh_reg.c ****   */
1652:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_pin_notification_mode_set(stmdev_ctx_t *ctx,
1653:Inc/lis3dh_reg.c ****                                               lis3dh_lir_int2_t val)
1654:Inc/lis3dh_reg.c **** {
 4543              		.loc 1 1654 1 is_stmt 1 view -0
 4544              		.cfi_startproc
 4545              		@ args = 0, pretend = 0, frame = 8
 4546              		@ frame_needed = 0, uses_anonymous_args = 0
 4547              		.loc 1 1654 1 is_stmt 0 view .LVU1097
 4548 0000 30B5     		push	{r4, r5, lr}
 4549              	.LCFI112:
 4550              		.cfi_def_cfa_offset 12
 4551              		.cfi_offset 4, -12
 4552              		.cfi_offset 5, -8
 4553              		.cfi_offset 14, -4
 4554 0002 83B0     		sub	sp, sp, #12
 4555              	.LCFI113:
 4556              		.cfi_def_cfa_offset 24
 4557 0004 0400     		movs	r4, r0
 4558 0006 0D00     		movs	r5, r1
1655:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 4559              		.loc 1 1655 3 is_stmt 1 view .LVU1098
1656:Inc/lis3dh_reg.c ****   int32_t ret;
 4560              		.loc 1 1656 3 view .LVU1099
1657:Inc/lis3dh_reg.c **** 
1658:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4561              		.loc 1 1658 3 view .LVU1100
 4562              		.loc 1 1658 9 is_stmt 0 view .LVU1101
 4563 0008 0123     		movs	r3, #1
 4564 000a 01AA     		add	r2, sp, #4
 4565 000c 2421     		movs	r1, #36
 4566              	.LVL340:
 4567              		.loc 1 1658 9 view .LVU1102
 4568 000e FFF7FEFF 		bl	lis3dh_read_reg
 4569              	.LVL341:
1659:Inc/lis3dh_reg.c **** 
1660:Inc/lis3dh_reg.c ****   if (ret == 0)
 4570              		.loc 1 1660 3 is_stmt 1 view .LVU1103
 4571              		.loc 1 1660 6 is_stmt 0 view .LVU1104
 4572 0012 0028     		cmp	r0, #0
 4573 0014 01D0     		beq	.L198
 4574              	.L196:
1661:Inc/lis3dh_reg.c ****   {
1662:Inc/lis3dh_reg.c ****     ctrl_reg5.lir_int2 = (uint8_t)val;
1663:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
1664:Inc/lis3dh_reg.c ****   }
1665:Inc/lis3dh_reg.c **** 
1666:Inc/lis3dh_reg.c ****   return ret;
1667:Inc/lis3dh_reg.c **** }
 4575              		.loc 1 1667 1 view .LVU1105
 4576 0016 03B0     		add	sp, sp, #12
 4577              		@ sp needed
ARM GAS  /tmp/ccT3btxY.s 			page 113


 4578              	.LVL342:
 4579              		.loc 1 1667 1 view .LVU1106
 4580 0018 30BD     		pop	{r4, r5, pc}
 4581              	.LVL343:
 4582              	.L198:
1662:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4583              		.loc 1 1662 5 is_stmt 1 view .LVU1107
1662:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4584              		.loc 1 1662 24 is_stmt 0 view .LVU1108
 4585 001a 0122     		movs	r2, #1
 4586 001c 2A40     		ands	r2, r5
 4587 001e 5200     		lsls	r2, r2, #1
 4588 0020 6B46     		mov	r3, sp
 4589 0022 1B79     		ldrb	r3, [r3, #4]
 4590 0024 0221     		movs	r1, #2
 4591 0026 8B43     		bics	r3, r1
 4592 0028 1343     		orrs	r3, r2
 4593 002a 6A46     		mov	r2, sp
 4594 002c 1371     		strb	r3, [r2, #4]
1663:Inc/lis3dh_reg.c ****   }
 4595              		.loc 1 1663 5 is_stmt 1 view .LVU1109
1663:Inc/lis3dh_reg.c ****   }
 4596              		.loc 1 1663 11 is_stmt 0 view .LVU1110
 4597 002e 0123     		movs	r3, #1
 4598 0030 01AA     		add	r2, sp, #4
 4599 0032 2231     		adds	r1, r1, #34
 4600 0034 2000     		movs	r0, r4
 4601              	.LVL344:
1663:Inc/lis3dh_reg.c ****   }
 4602              		.loc 1 1663 11 view .LVU1111
 4603 0036 FFF7FEFF 		bl	lis3dh_write_reg
 4604              	.LVL345:
1666:Inc/lis3dh_reg.c **** }
 4605              		.loc 1 1666 3 is_stmt 1 view .LVU1112
1666:Inc/lis3dh_reg.c **** }
 4606              		.loc 1 1666 10 is_stmt 0 view .LVU1113
 4607 003a ECE7     		b	.L196
 4608              		.cfi_endproc
 4609              	.LFE71:
 4611              		.section	.text.lis3dh_int2_pin_notification_mode_get,"ax",%progbits
 4612              		.align	1
 4613              		.global	lis3dh_int2_pin_notification_mode_get
 4614              		.syntax unified
 4615              		.code	16
 4616              		.thumb_func
 4617              		.fpu softvfp
 4619              	lis3dh_int2_pin_notification_mode_get:
 4620              	.LVL346:
 4621              	.LFB72:
1668:Inc/lis3dh_reg.c **** 
1669:Inc/lis3dh_reg.c **** /**
1670:Inc/lis3dh_reg.c ****   * @brief   Latch interrupt request on INT2_SRC (35h) register, with
1671:Inc/lis3dh_reg.c ****   *          INT2_SRC (35h) register cleared by reading INT2_SRC(35h)
1672:Inc/lis3dh_reg.c ****   *          itself.[get]
1673:Inc/lis3dh_reg.c ****   *
1674:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1675:Inc/lis3dh_reg.c ****   * @param  val      Get the values of lir_int2 in reg CTRL_REG5
ARM GAS  /tmp/ccT3btxY.s 			page 114


1676:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1677:Inc/lis3dh_reg.c ****   *
1678:Inc/lis3dh_reg.c ****   */
1679:Inc/lis3dh_reg.c **** int32_t lis3dh_int2_pin_notification_mode_get(stmdev_ctx_t *ctx,
1680:Inc/lis3dh_reg.c ****                                               lis3dh_lir_int2_t *val)
1681:Inc/lis3dh_reg.c **** {
 4622              		.loc 1 1681 1 is_stmt 1 view -0
 4623              		.cfi_startproc
 4624              		@ args = 0, pretend = 0, frame = 8
 4625              		@ frame_needed = 0, uses_anonymous_args = 0
 4626              		.loc 1 1681 1 is_stmt 0 view .LVU1115
 4627 0000 30B5     		push	{r4, r5, lr}
 4628              	.LCFI114:
 4629              		.cfi_def_cfa_offset 12
 4630              		.cfi_offset 4, -12
 4631              		.cfi_offset 5, -8
 4632              		.cfi_offset 14, -4
 4633 0002 83B0     		sub	sp, sp, #12
 4634              	.LCFI115:
 4635              		.cfi_def_cfa_offset 24
 4636 0004 0D00     		movs	r5, r1
1682:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 4637              		.loc 1 1682 3 is_stmt 1 view .LVU1116
1683:Inc/lis3dh_reg.c ****   int32_t ret;
 4638              		.loc 1 1683 3 view .LVU1117
1684:Inc/lis3dh_reg.c **** 
1685:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4639              		.loc 1 1685 3 view .LVU1118
 4640              		.loc 1 1685 9 is_stmt 0 view .LVU1119
 4641 0006 01AC     		add	r4, sp, #4
 4642 0008 0123     		movs	r3, #1
 4643 000a 2200     		movs	r2, r4
 4644 000c 2421     		movs	r1, #36
 4645              	.LVL347:
 4646              		.loc 1 1685 9 view .LVU1120
 4647 000e FFF7FEFF 		bl	lis3dh_read_reg
 4648              	.LVL348:
1686:Inc/lis3dh_reg.c **** 
1687:Inc/lis3dh_reg.c ****   switch (ctrl_reg5.lir_int2)
 4649              		.loc 1 1687 3 is_stmt 1 view .LVU1121
 4650              		.loc 1 1687 20 is_stmt 0 view .LVU1122
 4651 0012 2378     		ldrb	r3, [r4]
 4652 0014 9B07     		lsls	r3, r3, #30
 4653 0016 DA0F     		lsrs	r2, r3, #31
 4654              		.loc 1 1687 3 view .LVU1123
 4655 0018 002B     		cmp	r3, #0
 4656 001a 04DA     		bge	.L200
 4657 001c 012A     		cmp	r2, #1
 4658 001e 06D0     		beq	.L201
1688:Inc/lis3dh_reg.c ****   {
1689:Inc/lis3dh_reg.c ****     case LIS3DH_INT2_PULSED:
1690:Inc/lis3dh_reg.c ****       *val = LIS3DH_INT2_PULSED;
1691:Inc/lis3dh_reg.c ****       break;
1692:Inc/lis3dh_reg.c **** 
1693:Inc/lis3dh_reg.c ****     case LIS3DH_INT2_LATCHED:
1694:Inc/lis3dh_reg.c ****       *val = LIS3DH_INT2_LATCHED;
1695:Inc/lis3dh_reg.c ****       break;
ARM GAS  /tmp/ccT3btxY.s 			page 115


1696:Inc/lis3dh_reg.c **** 
1697:Inc/lis3dh_reg.c ****     default:
1698:Inc/lis3dh_reg.c ****       *val = LIS3DH_INT2_PULSED;
 4659              		.loc 1 1698 7 is_stmt 1 view .LVU1124
 4660              		.loc 1 1698 12 is_stmt 0 view .LVU1125
 4661 0020 0023     		movs	r3, #0
 4662 0022 2B70     		strb	r3, [r5]
1699:Inc/lis3dh_reg.c ****       break;
 4663              		.loc 1 1699 7 is_stmt 1 view .LVU1126
1700:Inc/lis3dh_reg.c ****   }
1701:Inc/lis3dh_reg.c **** 
1702:Inc/lis3dh_reg.c ****   return ret;
 4664              		.loc 1 1702 3 view .LVU1127
 4665              		.loc 1 1702 10 is_stmt 0 view .LVU1128
 4666 0024 01E0     		b	.L199
 4667              	.L200:
1690:Inc/lis3dh_reg.c ****       break;
 4668              		.loc 1 1690 7 is_stmt 1 view .LVU1129
1690:Inc/lis3dh_reg.c ****       break;
 4669              		.loc 1 1690 12 is_stmt 0 view .LVU1130
 4670 0026 0023     		movs	r3, #0
 4671 0028 2B70     		strb	r3, [r5]
1691:Inc/lis3dh_reg.c **** 
 4672              		.loc 1 1691 7 is_stmt 1 view .LVU1131
 4673              	.L199:
1703:Inc/lis3dh_reg.c **** }
 4674              		.loc 1 1703 1 is_stmt 0 view .LVU1132
 4675 002a 03B0     		add	sp, sp, #12
 4676              		@ sp needed
 4677              	.LVL349:
 4678              		.loc 1 1703 1 view .LVU1133
 4679 002c 30BD     		pop	{r4, r5, pc}
 4680              	.LVL350:
 4681              	.L201:
1694:Inc/lis3dh_reg.c ****       break;
 4682              		.loc 1 1694 7 is_stmt 1 view .LVU1134
1694:Inc/lis3dh_reg.c ****       break;
 4683              		.loc 1 1694 12 is_stmt 0 view .LVU1135
 4684 002e 0123     		movs	r3, #1
 4685 0030 2B70     		strb	r3, [r5]
1695:Inc/lis3dh_reg.c **** 
 4686              		.loc 1 1695 7 is_stmt 1 view .LVU1136
 4687 0032 FAE7     		b	.L199
 4688              		.cfi_endproc
 4689              	.LFE72:
 4691              		.section	.text.lis3dh_int1_pin_detect_4d_set,"ax",%progbits
 4692              		.align	1
 4693              		.global	lis3dh_int1_pin_detect_4d_set
 4694              		.syntax unified
 4695              		.code	16
 4696              		.thumb_func
 4697              		.fpu softvfp
 4699              	lis3dh_int1_pin_detect_4d_set:
 4700              	.LVL351:
 4701              	.LFB73:
1704:Inc/lis3dh_reg.c **** 
1705:Inc/lis3dh_reg.c **** /**
ARM GAS  /tmp/ccT3btxY.s 			page 116


1706:Inc/lis3dh_reg.c ****   * @brief  4D enable: 4D detection is enabled on INT1 pin when 6D bit
1707:Inc/lis3dh_reg.c ****   *                    on INT1_CFG(30h) is set to 1.[set]
1708:Inc/lis3dh_reg.c ****   *
1709:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1710:Inc/lis3dh_reg.c ****   * @param  val      change the values of d4d_int1 in reg CTRL_REG5
1711:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1712:Inc/lis3dh_reg.c ****   *
1713:Inc/lis3dh_reg.c ****   */
1714:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_pin_detect_4d_set(stmdev_ctx_t *ctx, uint8_t val)
1715:Inc/lis3dh_reg.c **** {
 4702              		.loc 1 1715 1 view -0
 4703              		.cfi_startproc
 4704              		@ args = 0, pretend = 0, frame = 8
 4705              		@ frame_needed = 0, uses_anonymous_args = 0
 4706              		.loc 1 1715 1 is_stmt 0 view .LVU1138
 4707 0000 30B5     		push	{r4, r5, lr}
 4708              	.LCFI116:
 4709              		.cfi_def_cfa_offset 12
 4710              		.cfi_offset 4, -12
 4711              		.cfi_offset 5, -8
 4712              		.cfi_offset 14, -4
 4713 0002 83B0     		sub	sp, sp, #12
 4714              	.LCFI117:
 4715              		.cfi_def_cfa_offset 24
 4716 0004 0400     		movs	r4, r0
 4717 0006 0D00     		movs	r5, r1
1716:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 4718              		.loc 1 1716 3 is_stmt 1 view .LVU1139
1717:Inc/lis3dh_reg.c ****   int32_t ret;
 4719              		.loc 1 1717 3 view .LVU1140
1718:Inc/lis3dh_reg.c **** 
1719:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4720              		.loc 1 1719 3 view .LVU1141
 4721              		.loc 1 1719 9 is_stmt 0 view .LVU1142
 4722 0008 0123     		movs	r3, #1
 4723 000a 01AA     		add	r2, sp, #4
 4724 000c 2421     		movs	r1, #36
 4725              	.LVL352:
 4726              		.loc 1 1719 9 view .LVU1143
 4727 000e FFF7FEFF 		bl	lis3dh_read_reg
 4728              	.LVL353:
1720:Inc/lis3dh_reg.c **** 
1721:Inc/lis3dh_reg.c ****   if (ret == 0)
 4729              		.loc 1 1721 3 is_stmt 1 view .LVU1144
 4730              		.loc 1 1721 6 is_stmt 0 view .LVU1145
 4731 0012 0028     		cmp	r0, #0
 4732 0014 01D0     		beq	.L207
 4733              	.L205:
1722:Inc/lis3dh_reg.c ****   {
1723:Inc/lis3dh_reg.c ****     ctrl_reg5.d4d_int1 = val;
1724:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
1725:Inc/lis3dh_reg.c ****   }
1726:Inc/lis3dh_reg.c **** 
1727:Inc/lis3dh_reg.c ****   return ret;
1728:Inc/lis3dh_reg.c **** }
 4734              		.loc 1 1728 1 view .LVU1146
 4735 0016 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccT3btxY.s 			page 117


 4736              		@ sp needed
 4737              	.LVL354:
 4738              		.loc 1 1728 1 view .LVU1147
 4739 0018 30BD     		pop	{r4, r5, pc}
 4740              	.LVL355:
 4741              	.L207:
1723:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4742              		.loc 1 1723 5 is_stmt 1 view .LVU1148
1723:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4743              		.loc 1 1723 24 is_stmt 0 view .LVU1149
 4744 001a 0122     		movs	r2, #1
 4745 001c 2A40     		ands	r2, r5
 4746 001e 9200     		lsls	r2, r2, #2
 4747 0020 6B46     		mov	r3, sp
 4748 0022 1B79     		ldrb	r3, [r3, #4]
 4749 0024 0421     		movs	r1, #4
 4750 0026 8B43     		bics	r3, r1
 4751 0028 1343     		orrs	r3, r2
 4752 002a 6A46     		mov	r2, sp
 4753 002c 1371     		strb	r3, [r2, #4]
1724:Inc/lis3dh_reg.c ****   }
 4754              		.loc 1 1724 5 is_stmt 1 view .LVU1150
1724:Inc/lis3dh_reg.c ****   }
 4755              		.loc 1 1724 11 is_stmt 0 view .LVU1151
 4756 002e 0123     		movs	r3, #1
 4757 0030 01AA     		add	r2, sp, #4
 4758 0032 2031     		adds	r1, r1, #32
 4759 0034 2000     		movs	r0, r4
 4760              	.LVL356:
1724:Inc/lis3dh_reg.c ****   }
 4761              		.loc 1 1724 11 view .LVU1152
 4762 0036 FFF7FEFF 		bl	lis3dh_write_reg
 4763              	.LVL357:
1727:Inc/lis3dh_reg.c **** }
 4764              		.loc 1 1727 3 is_stmt 1 view .LVU1153
1727:Inc/lis3dh_reg.c **** }
 4765              		.loc 1 1727 10 is_stmt 0 view .LVU1154
 4766 003a ECE7     		b	.L205
 4767              		.cfi_endproc
 4768              	.LFE73:
 4770              		.section	.text.lis3dh_int1_pin_detect_4d_get,"ax",%progbits
 4771              		.align	1
 4772              		.global	lis3dh_int1_pin_detect_4d_get
 4773              		.syntax unified
 4774              		.code	16
 4775              		.thumb_func
 4776              		.fpu softvfp
 4778              	lis3dh_int1_pin_detect_4d_get:
 4779              	.LVL358:
 4780              	.LFB74:
1729:Inc/lis3dh_reg.c **** 
1730:Inc/lis3dh_reg.c **** /**
1731:Inc/lis3dh_reg.c ****   * @brief  4D enable: 4D detection is enabled on INT1 pin when 6D bit on
1732:Inc/lis3dh_reg.c ****   *         INT1_CFG(30h) is set to 1.[get]
1733:Inc/lis3dh_reg.c ****   *
1734:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1735:Inc/lis3dh_reg.c ****   * @param  val      change the values of d4d_int1 in reg CTRL_REG5
ARM GAS  /tmp/ccT3btxY.s 			page 118


1736:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1737:Inc/lis3dh_reg.c ****   *
1738:Inc/lis3dh_reg.c ****   */
1739:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_pin_detect_4d_get(stmdev_ctx_t *ctx, uint8_t *val)
1740:Inc/lis3dh_reg.c **** {
 4781              		.loc 1 1740 1 is_stmt 1 view -0
 4782              		.cfi_startproc
 4783              		@ args = 0, pretend = 0, frame = 8
 4784              		@ frame_needed = 0, uses_anonymous_args = 0
 4785              		.loc 1 1740 1 is_stmt 0 view .LVU1156
 4786 0000 30B5     		push	{r4, r5, lr}
 4787              	.LCFI118:
 4788              		.cfi_def_cfa_offset 12
 4789              		.cfi_offset 4, -12
 4790              		.cfi_offset 5, -8
 4791              		.cfi_offset 14, -4
 4792 0002 83B0     		sub	sp, sp, #12
 4793              	.LCFI119:
 4794              		.cfi_def_cfa_offset 24
 4795 0004 0C00     		movs	r4, r1
1741:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 4796              		.loc 1 1741 3 is_stmt 1 view .LVU1157
1742:Inc/lis3dh_reg.c ****   int32_t ret;
 4797              		.loc 1 1742 3 view .LVU1158
1743:Inc/lis3dh_reg.c **** 
1744:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4798              		.loc 1 1744 3 view .LVU1159
 4799              		.loc 1 1744 9 is_stmt 0 view .LVU1160
 4800 0006 01AD     		add	r5, sp, #4
 4801 0008 0123     		movs	r3, #1
 4802 000a 2A00     		movs	r2, r5
 4803 000c 2421     		movs	r1, #36
 4804              	.LVL359:
 4805              		.loc 1 1744 9 view .LVU1161
 4806 000e FFF7FEFF 		bl	lis3dh_read_reg
 4807              	.LVL360:
1745:Inc/lis3dh_reg.c ****   *val = (uint8_t)ctrl_reg5.d4d_int1;
 4808              		.loc 1 1745 3 is_stmt 1 view .LVU1162
 4809              		.loc 1 1745 28 is_stmt 0 view .LVU1163
 4810 0012 2B78     		ldrb	r3, [r5]
 4811 0014 5B07     		lsls	r3, r3, #29
 4812 0016 DB0F     		lsrs	r3, r3, #31
 4813              		.loc 1 1745 8 view .LVU1164
 4814 0018 2370     		strb	r3, [r4]
1746:Inc/lis3dh_reg.c **** 
1747:Inc/lis3dh_reg.c ****   return ret;
 4815              		.loc 1 1747 3 is_stmt 1 view .LVU1165
1748:Inc/lis3dh_reg.c **** }
 4816              		.loc 1 1748 1 is_stmt 0 view .LVU1166
 4817 001a 03B0     		add	sp, sp, #12
 4818              		@ sp needed
 4819              	.LVL361:
 4820              		.loc 1 1748 1 view .LVU1167
 4821 001c 30BD     		pop	{r4, r5, pc}
 4822              		.cfi_endproc
 4823              	.LFE74:
 4825              		.section	.text.lis3dh_int1_pin_notification_mode_set,"ax",%progbits
ARM GAS  /tmp/ccT3btxY.s 			page 119


 4826              		.align	1
 4827              		.global	lis3dh_int1_pin_notification_mode_set
 4828              		.syntax unified
 4829              		.code	16
 4830              		.thumb_func
 4831              		.fpu softvfp
 4833              	lis3dh_int1_pin_notification_mode_set:
 4834              	.LVL362:
 4835              	.LFB75:
1749:Inc/lis3dh_reg.c **** 
1750:Inc/lis3dh_reg.c **** /**
1751:Inc/lis3dh_reg.c ****   * @brief   Latch interrupt request on INT1_SRC (31h), with INT1_SRC(31h)
1752:Inc/lis3dh_reg.c ****   *          register cleared by reading INT1_SRC (31h) itself.[set]
1753:Inc/lis3dh_reg.c ****   *
1754:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1755:Inc/lis3dh_reg.c ****   * @param  val      change the values of lir_int1 in reg CTRL_REG5
1756:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1757:Inc/lis3dh_reg.c ****   *
1758:Inc/lis3dh_reg.c ****   */
1759:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_pin_notification_mode_set(stmdev_ctx_t *ctx,
1760:Inc/lis3dh_reg.c ****                                               lis3dh_lir_int1_t val)
1761:Inc/lis3dh_reg.c **** {
 4836              		.loc 1 1761 1 is_stmt 1 view -0
 4837              		.cfi_startproc
 4838              		@ args = 0, pretend = 0, frame = 8
 4839              		@ frame_needed = 0, uses_anonymous_args = 0
 4840              		.loc 1 1761 1 is_stmt 0 view .LVU1169
 4841 0000 30B5     		push	{r4, r5, lr}
 4842              	.LCFI120:
 4843              		.cfi_def_cfa_offset 12
 4844              		.cfi_offset 4, -12
 4845              		.cfi_offset 5, -8
 4846              		.cfi_offset 14, -4
 4847 0002 83B0     		sub	sp, sp, #12
 4848              	.LCFI121:
 4849              		.cfi_def_cfa_offset 24
 4850 0004 0400     		movs	r4, r0
 4851 0006 0D00     		movs	r5, r1
1762:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 4852              		.loc 1 1762 3 is_stmt 1 view .LVU1170
1763:Inc/lis3dh_reg.c ****   int32_t ret;
 4853              		.loc 1 1763 3 view .LVU1171
1764:Inc/lis3dh_reg.c **** 
1765:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4854              		.loc 1 1765 3 view .LVU1172
 4855              		.loc 1 1765 9 is_stmt 0 view .LVU1173
 4856 0008 0123     		movs	r3, #1
 4857 000a 01AA     		add	r2, sp, #4
 4858 000c 2421     		movs	r1, #36
 4859              	.LVL363:
 4860              		.loc 1 1765 9 view .LVU1174
 4861 000e FFF7FEFF 		bl	lis3dh_read_reg
 4862              	.LVL364:
1766:Inc/lis3dh_reg.c **** 
1767:Inc/lis3dh_reg.c ****   if (ret == 0)
 4863              		.loc 1 1767 3 is_stmt 1 view .LVU1175
 4864              		.loc 1 1767 6 is_stmt 0 view .LVU1176
ARM GAS  /tmp/ccT3btxY.s 			page 120


 4865 0012 0028     		cmp	r0, #0
 4866 0014 01D0     		beq	.L211
 4867              	.L209:
1768:Inc/lis3dh_reg.c ****   {
1769:Inc/lis3dh_reg.c ****     ctrl_reg5.lir_int1 = (uint8_t)val;
1770:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
1771:Inc/lis3dh_reg.c ****   }
1772:Inc/lis3dh_reg.c **** 
1773:Inc/lis3dh_reg.c ****   return ret;
1774:Inc/lis3dh_reg.c **** }
 4868              		.loc 1 1774 1 view .LVU1177
 4869 0016 03B0     		add	sp, sp, #12
 4870              		@ sp needed
 4871              	.LVL365:
 4872              		.loc 1 1774 1 view .LVU1178
 4873 0018 30BD     		pop	{r4, r5, pc}
 4874              	.LVL366:
 4875              	.L211:
1769:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4876              		.loc 1 1769 5 is_stmt 1 view .LVU1179
1769:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4877              		.loc 1 1769 24 is_stmt 0 view .LVU1180
 4878 001a 0122     		movs	r2, #1
 4879 001c 2A40     		ands	r2, r5
 4880 001e D200     		lsls	r2, r2, #3
 4881 0020 6B46     		mov	r3, sp
 4882 0022 1B79     		ldrb	r3, [r3, #4]
 4883 0024 0821     		movs	r1, #8
 4884 0026 8B43     		bics	r3, r1
 4885 0028 1343     		orrs	r3, r2
 4886 002a 6A46     		mov	r2, sp
 4887 002c 1371     		strb	r3, [r2, #4]
1770:Inc/lis3dh_reg.c ****   }
 4888              		.loc 1 1770 5 is_stmt 1 view .LVU1181
1770:Inc/lis3dh_reg.c ****   }
 4889              		.loc 1 1770 11 is_stmt 0 view .LVU1182
 4890 002e 0123     		movs	r3, #1
 4891 0030 01AA     		add	r2, sp, #4
 4892 0032 1C31     		adds	r1, r1, #28
 4893 0034 2000     		movs	r0, r4
 4894              	.LVL367:
1770:Inc/lis3dh_reg.c ****   }
 4895              		.loc 1 1770 11 view .LVU1183
 4896 0036 FFF7FEFF 		bl	lis3dh_write_reg
 4897              	.LVL368:
1773:Inc/lis3dh_reg.c **** }
 4898              		.loc 1 1773 3 is_stmt 1 view .LVU1184
1773:Inc/lis3dh_reg.c **** }
 4899              		.loc 1 1773 10 is_stmt 0 view .LVU1185
 4900 003a ECE7     		b	.L209
 4901              		.cfi_endproc
 4902              	.LFE75:
 4904              		.section	.text.lis3dh_int1_pin_notification_mode_get,"ax",%progbits
 4905              		.align	1
 4906              		.global	lis3dh_int1_pin_notification_mode_get
 4907              		.syntax unified
 4908              		.code	16
ARM GAS  /tmp/ccT3btxY.s 			page 121


 4909              		.thumb_func
 4910              		.fpu softvfp
 4912              	lis3dh_int1_pin_notification_mode_get:
 4913              	.LVL369:
 4914              	.LFB76:
1775:Inc/lis3dh_reg.c **** 
1776:Inc/lis3dh_reg.c **** /**
1777:Inc/lis3dh_reg.c ****   * @brief   Latch interrupt request on INT1_SRC (31h), with INT1_SRC(31h)
1778:Inc/lis3dh_reg.c ****   *          register cleared by reading INT1_SRC (31h) itself.[get]
1779:Inc/lis3dh_reg.c ****   *
1780:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1781:Inc/lis3dh_reg.c ****   * @param  val      Get the values of lir_int1 in reg CTRL_REG5
1782:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1783:Inc/lis3dh_reg.c ****   *
1784:Inc/lis3dh_reg.c ****   */
1785:Inc/lis3dh_reg.c **** int32_t lis3dh_int1_pin_notification_mode_get(stmdev_ctx_t *ctx,
1786:Inc/lis3dh_reg.c ****                                               lis3dh_lir_int1_t *val)
1787:Inc/lis3dh_reg.c **** {
 4915              		.loc 1 1787 1 is_stmt 1 view -0
 4916              		.cfi_startproc
 4917              		@ args = 0, pretend = 0, frame = 8
 4918              		@ frame_needed = 0, uses_anonymous_args = 0
 4919              		.loc 1 1787 1 is_stmt 0 view .LVU1187
 4920 0000 30B5     		push	{r4, r5, lr}
 4921              	.LCFI122:
 4922              		.cfi_def_cfa_offset 12
 4923              		.cfi_offset 4, -12
 4924              		.cfi_offset 5, -8
 4925              		.cfi_offset 14, -4
 4926 0002 83B0     		sub	sp, sp, #12
 4927              	.LCFI123:
 4928              		.cfi_def_cfa_offset 24
 4929 0004 0D00     		movs	r5, r1
1788:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 4930              		.loc 1 1788 3 is_stmt 1 view .LVU1188
1789:Inc/lis3dh_reg.c ****   int32_t ret;
 4931              		.loc 1 1789 3 view .LVU1189
1790:Inc/lis3dh_reg.c **** 
1791:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 4932              		.loc 1 1791 3 view .LVU1190
 4933              		.loc 1 1791 9 is_stmt 0 view .LVU1191
 4934 0006 01AC     		add	r4, sp, #4
 4935 0008 0123     		movs	r3, #1
 4936 000a 2200     		movs	r2, r4
 4937 000c 2421     		movs	r1, #36
 4938              	.LVL370:
 4939              		.loc 1 1791 9 view .LVU1192
 4940 000e FFF7FEFF 		bl	lis3dh_read_reg
 4941              	.LVL371:
1792:Inc/lis3dh_reg.c **** 
1793:Inc/lis3dh_reg.c ****   switch (ctrl_reg5.lir_int1)
 4942              		.loc 1 1793 3 is_stmt 1 view .LVU1193
 4943              		.loc 1 1793 20 is_stmt 0 view .LVU1194
 4944 0012 2378     		ldrb	r3, [r4]
 4945 0014 1B07     		lsls	r3, r3, #28
 4946 0016 DA0F     		lsrs	r2, r3, #31
 4947              		.loc 1 1793 3 view .LVU1195
ARM GAS  /tmp/ccT3btxY.s 			page 122


 4948 0018 002B     		cmp	r3, #0
 4949 001a 04DA     		bge	.L213
 4950 001c 012A     		cmp	r2, #1
 4951 001e 06D0     		beq	.L214
1794:Inc/lis3dh_reg.c ****   {
1795:Inc/lis3dh_reg.c ****     case LIS3DH_INT1_PULSED:
1796:Inc/lis3dh_reg.c ****       *val = LIS3DH_INT1_PULSED;
1797:Inc/lis3dh_reg.c ****       break;
1798:Inc/lis3dh_reg.c **** 
1799:Inc/lis3dh_reg.c ****     case LIS3DH_INT1_LATCHED:
1800:Inc/lis3dh_reg.c ****       *val = LIS3DH_INT1_LATCHED;
1801:Inc/lis3dh_reg.c ****       break;
1802:Inc/lis3dh_reg.c **** 
1803:Inc/lis3dh_reg.c ****     default:
1804:Inc/lis3dh_reg.c ****       *val = LIS3DH_INT1_PULSED;
 4952              		.loc 1 1804 7 is_stmt 1 view .LVU1196
 4953              		.loc 1 1804 12 is_stmt 0 view .LVU1197
 4954 0020 0023     		movs	r3, #0
 4955 0022 2B70     		strb	r3, [r5]
1805:Inc/lis3dh_reg.c ****       break;
 4956              		.loc 1 1805 7 is_stmt 1 view .LVU1198
1806:Inc/lis3dh_reg.c ****   }
1807:Inc/lis3dh_reg.c **** 
1808:Inc/lis3dh_reg.c ****   return ret;
 4957              		.loc 1 1808 3 view .LVU1199
 4958              		.loc 1 1808 10 is_stmt 0 view .LVU1200
 4959 0024 01E0     		b	.L212
 4960              	.L213:
1796:Inc/lis3dh_reg.c ****       break;
 4961              		.loc 1 1796 7 is_stmt 1 view .LVU1201
1796:Inc/lis3dh_reg.c ****       break;
 4962              		.loc 1 1796 12 is_stmt 0 view .LVU1202
 4963 0026 0023     		movs	r3, #0
 4964 0028 2B70     		strb	r3, [r5]
1797:Inc/lis3dh_reg.c **** 
 4965              		.loc 1 1797 7 is_stmt 1 view .LVU1203
 4966              	.L212:
1809:Inc/lis3dh_reg.c **** }
 4967              		.loc 1 1809 1 is_stmt 0 view .LVU1204
 4968 002a 03B0     		add	sp, sp, #12
 4969              		@ sp needed
 4970              	.LVL372:
 4971              		.loc 1 1809 1 view .LVU1205
 4972 002c 30BD     		pop	{r4, r5, pc}
 4973              	.LVL373:
 4974              	.L214:
1800:Inc/lis3dh_reg.c ****       break;
 4975              		.loc 1 1800 7 is_stmt 1 view .LVU1206
1800:Inc/lis3dh_reg.c ****       break;
 4976              		.loc 1 1800 12 is_stmt 0 view .LVU1207
 4977 002e 0123     		movs	r3, #1
 4978 0030 2B70     		strb	r3, [r5]
1801:Inc/lis3dh_reg.c **** 
 4979              		.loc 1 1801 7 is_stmt 1 view .LVU1208
 4980 0032 FAE7     		b	.L212
 4981              		.cfi_endproc
 4982              	.LFE76:
ARM GAS  /tmp/ccT3btxY.s 			page 123


 4984              		.section	.text.lis3dh_pin_int2_config_set,"ax",%progbits
 4985              		.align	1
 4986              		.global	lis3dh_pin_int2_config_set
 4987              		.syntax unified
 4988              		.code	16
 4989              		.thumb_func
 4990              		.fpu softvfp
 4992              	lis3dh_pin_int2_config_set:
 4993              	.LVL374:
 4994              	.LFB77:
1810:Inc/lis3dh_reg.c **** 
1811:Inc/lis3dh_reg.c **** /**
1812:Inc/lis3dh_reg.c ****   * @brief  Int2 pin routing configuration register.[set]
1813:Inc/lis3dh_reg.c ****   *
1814:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1815:Inc/lis3dh_reg.c ****   * @param  val      registers CTRL_REG6
1816:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1817:Inc/lis3dh_reg.c ****   *
1818:Inc/lis3dh_reg.c ****   */
1819:Inc/lis3dh_reg.c **** int32_t lis3dh_pin_int2_config_set(stmdev_ctx_t *ctx,
1820:Inc/lis3dh_reg.c ****                                    lis3dh_ctrl_reg6_t *val)
1821:Inc/lis3dh_reg.c **** {
 4995              		.loc 1 1821 1 view -0
 4996              		.cfi_startproc
 4997              		@ args = 0, pretend = 0, frame = 0
 4998              		@ frame_needed = 0, uses_anonymous_args = 0
 4999              		.loc 1 1821 1 is_stmt 0 view .LVU1210
 5000 0000 10B5     		push	{r4, lr}
 5001              	.LCFI124:
 5002              		.cfi_def_cfa_offset 8
 5003              		.cfi_offset 4, -8
 5004              		.cfi_offset 14, -4
 5005 0002 0A00     		movs	r2, r1
1822:Inc/lis3dh_reg.c ****   int32_t ret;
 5006              		.loc 1 1822 3 is_stmt 1 view .LVU1211
1823:Inc/lis3dh_reg.c **** 
1824:Inc/lis3dh_reg.c ****   ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG6, (uint8_t *) val, 1);
 5007              		.loc 1 1824 3 view .LVU1212
 5008              		.loc 1 1824 9 is_stmt 0 view .LVU1213
 5009 0004 0123     		movs	r3, #1
 5010 0006 2521     		movs	r1, #37
 5011              	.LVL375:
 5012              		.loc 1 1824 9 view .LVU1214
 5013 0008 FFF7FEFF 		bl	lis3dh_write_reg
 5014              	.LVL376:
1825:Inc/lis3dh_reg.c **** 
1826:Inc/lis3dh_reg.c ****   return ret;
 5015              		.loc 1 1826 3 is_stmt 1 view .LVU1215
1827:Inc/lis3dh_reg.c **** }
 5016              		.loc 1 1827 1 is_stmt 0 view .LVU1216
 5017              		@ sp needed
 5018 000c 10BD     		pop	{r4, pc}
 5019              		.cfi_endproc
 5020              	.LFE77:
 5022              		.section	.text.lis3dh_pin_int2_config_get,"ax",%progbits
 5023              		.align	1
 5024              		.global	lis3dh_pin_int2_config_get
ARM GAS  /tmp/ccT3btxY.s 			page 124


 5025              		.syntax unified
 5026              		.code	16
 5027              		.thumb_func
 5028              		.fpu softvfp
 5030              	lis3dh_pin_int2_config_get:
 5031              	.LVL377:
 5032              	.LFB78:
1828:Inc/lis3dh_reg.c **** 
1829:Inc/lis3dh_reg.c **** /**
1830:Inc/lis3dh_reg.c ****   * @brief  Int2 pin routing configuration register.[get]
1831:Inc/lis3dh_reg.c ****   *
1832:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1833:Inc/lis3dh_reg.c ****   * @param  val      registers CTRL_REG6
1834:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1835:Inc/lis3dh_reg.c ****   *
1836:Inc/lis3dh_reg.c ****   */
1837:Inc/lis3dh_reg.c **** int32_t lis3dh_pin_int2_config_get(stmdev_ctx_t *ctx,
1838:Inc/lis3dh_reg.c ****                                    lis3dh_ctrl_reg6_t *val)
1839:Inc/lis3dh_reg.c **** {
 5033              		.loc 1 1839 1 is_stmt 1 view -0
 5034              		.cfi_startproc
 5035              		@ args = 0, pretend = 0, frame = 0
 5036              		@ frame_needed = 0, uses_anonymous_args = 0
 5037              		.loc 1 1839 1 is_stmt 0 view .LVU1218
 5038 0000 10B5     		push	{r4, lr}
 5039              	.LCFI125:
 5040              		.cfi_def_cfa_offset 8
 5041              		.cfi_offset 4, -8
 5042              		.cfi_offset 14, -4
 5043 0002 0A00     		movs	r2, r1
1840:Inc/lis3dh_reg.c ****   int32_t ret;
 5044              		.loc 1 1840 3 is_stmt 1 view .LVU1219
1841:Inc/lis3dh_reg.c **** 
1842:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG6, (uint8_t *) val, 1);
 5045              		.loc 1 1842 3 view .LVU1220
 5046              		.loc 1 1842 9 is_stmt 0 view .LVU1221
 5047 0004 0123     		movs	r3, #1
 5048 0006 2521     		movs	r1, #37
 5049              	.LVL378:
 5050              		.loc 1 1842 9 view .LVU1222
 5051 0008 FFF7FEFF 		bl	lis3dh_read_reg
 5052              	.LVL379:
1843:Inc/lis3dh_reg.c **** 
1844:Inc/lis3dh_reg.c ****   return ret;
 5053              		.loc 1 1844 3 is_stmt 1 view .LVU1223
1845:Inc/lis3dh_reg.c **** }
 5054              		.loc 1 1845 1 is_stmt 0 view .LVU1224
 5055              		@ sp needed
 5056 000c 10BD     		pop	{r4, pc}
 5057              		.cfi_endproc
 5058              	.LFE78:
 5060              		.section	.text.lis3dh_fifo_set,"ax",%progbits
 5061              		.align	1
 5062              		.global	lis3dh_fifo_set
 5063              		.syntax unified
 5064              		.code	16
 5065              		.thumb_func
ARM GAS  /tmp/ccT3btxY.s 			page 125


 5066              		.fpu softvfp
 5068              	lis3dh_fifo_set:
 5069              	.LVL380:
 5070              	.LFB79:
1846:Inc/lis3dh_reg.c **** /**
1847:Inc/lis3dh_reg.c ****   * @}
1848:Inc/lis3dh_reg.c ****   *
1849:Inc/lis3dh_reg.c ****   */
1850:Inc/lis3dh_reg.c **** 
1851:Inc/lis3dh_reg.c **** /**
1852:Inc/lis3dh_reg.c ****   * @defgroup  LIS3DH_Fifo
1853:Inc/lis3dh_reg.c ****   * @brief     This section group all the functions concerning the fifo usage
1854:Inc/lis3dh_reg.c ****   * @{
1855:Inc/lis3dh_reg.c ****   *
1856:Inc/lis3dh_reg.c ****   */
1857:Inc/lis3dh_reg.c **** 
1858:Inc/lis3dh_reg.c **** /**
1859:Inc/lis3dh_reg.c ****   * @brief  FIFO enable.[set]
1860:Inc/lis3dh_reg.c ****   *
1861:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1862:Inc/lis3dh_reg.c ****   * @param  val      change the values of fifo_en in reg CTRL_REG5
1863:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1864:Inc/lis3dh_reg.c ****   *
1865:Inc/lis3dh_reg.c ****   */
1866:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_set(stmdev_ctx_t *ctx, uint8_t val)
1867:Inc/lis3dh_reg.c **** {
 5071              		.loc 1 1867 1 is_stmt 1 view -0
 5072              		.cfi_startproc
 5073              		@ args = 0, pretend = 0, frame = 8
 5074              		@ frame_needed = 0, uses_anonymous_args = 0
 5075              		.loc 1 1867 1 is_stmt 0 view .LVU1226
 5076 0000 30B5     		push	{r4, r5, lr}
 5077              	.LCFI126:
 5078              		.cfi_def_cfa_offset 12
 5079              		.cfi_offset 4, -12
 5080              		.cfi_offset 5, -8
 5081              		.cfi_offset 14, -4
 5082 0002 83B0     		sub	sp, sp, #12
 5083              	.LCFI127:
 5084              		.cfi_def_cfa_offset 24
 5085 0004 0400     		movs	r4, r0
 5086 0006 0D00     		movs	r5, r1
1868:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 5087              		.loc 1 1868 3 is_stmt 1 view .LVU1227
1869:Inc/lis3dh_reg.c ****   int32_t ret;
 5088              		.loc 1 1869 3 view .LVU1228
1870:Inc/lis3dh_reg.c **** 
1871:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 5089              		.loc 1 1871 3 view .LVU1229
 5090              		.loc 1 1871 9 is_stmt 0 view .LVU1230
 5091 0008 0123     		movs	r3, #1
 5092 000a 01AA     		add	r2, sp, #4
 5093 000c 2421     		movs	r1, #36
 5094              	.LVL381:
 5095              		.loc 1 1871 9 view .LVU1231
 5096 000e FFF7FEFF 		bl	lis3dh_read_reg
 5097              	.LVL382:
ARM GAS  /tmp/ccT3btxY.s 			page 126


1872:Inc/lis3dh_reg.c **** 
1873:Inc/lis3dh_reg.c ****   if (ret == 0)
 5098              		.loc 1 1873 3 is_stmt 1 view .LVU1232
 5099              		.loc 1 1873 6 is_stmt 0 view .LVU1233
 5100 0012 0028     		cmp	r0, #0
 5101 0014 01D0     		beq	.L222
 5102              	.L220:
1874:Inc/lis3dh_reg.c ****   {
1875:Inc/lis3dh_reg.c ****     ctrl_reg5.fifo_en = val;
1876:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
1877:Inc/lis3dh_reg.c ****   }
1878:Inc/lis3dh_reg.c **** 
1879:Inc/lis3dh_reg.c ****   return ret;
1880:Inc/lis3dh_reg.c **** }
 5103              		.loc 1 1880 1 view .LVU1234
 5104 0016 03B0     		add	sp, sp, #12
 5105              		@ sp needed
 5106              	.LVL383:
 5107              		.loc 1 1880 1 view .LVU1235
 5108 0018 30BD     		pop	{r4, r5, pc}
 5109              	.LVL384:
 5110              	.L222:
1875:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 5111              		.loc 1 1875 5 is_stmt 1 view .LVU1236
1875:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 5112              		.loc 1 1875 23 is_stmt 0 view .LVU1237
 5113 001a 0122     		movs	r2, #1
 5114 001c 2A40     		ands	r2, r5
 5115 001e 9201     		lsls	r2, r2, #6
 5116 0020 6B46     		mov	r3, sp
 5117 0022 1B79     		ldrb	r3, [r3, #4]
 5118 0024 4021     		movs	r1, #64
 5119 0026 8B43     		bics	r3, r1
 5120 0028 1343     		orrs	r3, r2
 5121 002a 6A46     		mov	r2, sp
 5122 002c 1371     		strb	r3, [r2, #4]
1876:Inc/lis3dh_reg.c ****   }
 5123              		.loc 1 1876 5 is_stmt 1 view .LVU1238
1876:Inc/lis3dh_reg.c ****   }
 5124              		.loc 1 1876 11 is_stmt 0 view .LVU1239
 5125 002e 0123     		movs	r3, #1
 5126 0030 01AA     		add	r2, sp, #4
 5127 0032 1C39     		subs	r1, r1, #28
 5128 0034 2000     		movs	r0, r4
 5129              	.LVL385:
1876:Inc/lis3dh_reg.c ****   }
 5130              		.loc 1 1876 11 view .LVU1240
 5131 0036 FFF7FEFF 		bl	lis3dh_write_reg
 5132              	.LVL386:
1879:Inc/lis3dh_reg.c **** }
 5133              		.loc 1 1879 3 is_stmt 1 view .LVU1241
1879:Inc/lis3dh_reg.c **** }
 5134              		.loc 1 1879 10 is_stmt 0 view .LVU1242
 5135 003a ECE7     		b	.L220
 5136              		.cfi_endproc
 5137              	.LFE79:
 5139              		.section	.text.lis3dh_fifo_get,"ax",%progbits
ARM GAS  /tmp/ccT3btxY.s 			page 127


 5140              		.align	1
 5141              		.global	lis3dh_fifo_get
 5142              		.syntax unified
 5143              		.code	16
 5144              		.thumb_func
 5145              		.fpu softvfp
 5147              	lis3dh_fifo_get:
 5148              	.LVL387:
 5149              	.LFB80:
1881:Inc/lis3dh_reg.c **** 
1882:Inc/lis3dh_reg.c **** /**
1883:Inc/lis3dh_reg.c ****   * @brief  FIFO enable.[get]
1884:Inc/lis3dh_reg.c ****   *
1885:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1886:Inc/lis3dh_reg.c ****   * @param  val      change the values of fifo_en in reg CTRL_REG5
1887:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1888:Inc/lis3dh_reg.c ****   *
1889:Inc/lis3dh_reg.c ****   */
1890:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_get(stmdev_ctx_t *ctx, uint8_t *val)
1891:Inc/lis3dh_reg.c **** {
 5150              		.loc 1 1891 1 is_stmt 1 view -0
 5151              		.cfi_startproc
 5152              		@ args = 0, pretend = 0, frame = 8
 5153              		@ frame_needed = 0, uses_anonymous_args = 0
 5154              		.loc 1 1891 1 is_stmt 0 view .LVU1244
 5155 0000 30B5     		push	{r4, r5, lr}
 5156              	.LCFI128:
 5157              		.cfi_def_cfa_offset 12
 5158              		.cfi_offset 4, -12
 5159              		.cfi_offset 5, -8
 5160              		.cfi_offset 14, -4
 5161 0002 83B0     		sub	sp, sp, #12
 5162              	.LCFI129:
 5163              		.cfi_def_cfa_offset 24
 5164 0004 0C00     		movs	r4, r1
1892:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg5_t ctrl_reg5;
 5165              		.loc 1 1892 3 is_stmt 1 view .LVU1245
1893:Inc/lis3dh_reg.c ****   int32_t ret;
 5166              		.loc 1 1893 3 view .LVU1246
1894:Inc/lis3dh_reg.c **** 
1895:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 5167              		.loc 1 1895 3 view .LVU1247
 5168              		.loc 1 1895 9 is_stmt 0 view .LVU1248
 5169 0006 01AD     		add	r5, sp, #4
 5170 0008 0123     		movs	r3, #1
 5171 000a 2A00     		movs	r2, r5
 5172 000c 2421     		movs	r1, #36
 5173              	.LVL388:
 5174              		.loc 1 1895 9 view .LVU1249
 5175 000e FFF7FEFF 		bl	lis3dh_read_reg
 5176              	.LVL389:
1896:Inc/lis3dh_reg.c ****   *val = (uint8_t)ctrl_reg5.fifo_en;
 5177              		.loc 1 1896 3 is_stmt 1 view .LVU1250
 5178              		.loc 1 1896 28 is_stmt 0 view .LVU1251
 5179 0012 2B78     		ldrb	r3, [r5]
 5180 0014 5B06     		lsls	r3, r3, #25
 5181 0016 DB0F     		lsrs	r3, r3, #31
ARM GAS  /tmp/ccT3btxY.s 			page 128


 5182              		.loc 1 1896 8 view .LVU1252
 5183 0018 2370     		strb	r3, [r4]
1897:Inc/lis3dh_reg.c **** 
1898:Inc/lis3dh_reg.c ****   return ret;
 5184              		.loc 1 1898 3 is_stmt 1 view .LVU1253
1899:Inc/lis3dh_reg.c **** }
 5185              		.loc 1 1899 1 is_stmt 0 view .LVU1254
 5186 001a 03B0     		add	sp, sp, #12
 5187              		@ sp needed
 5188              	.LVL390:
 5189              		.loc 1 1899 1 view .LVU1255
 5190 001c 30BD     		pop	{r4, r5, pc}
 5191              		.cfi_endproc
 5192              	.LFE80:
 5194              		.section	.text.lis3dh_fifo_watermark_set,"ax",%progbits
 5195              		.align	1
 5196              		.global	lis3dh_fifo_watermark_set
 5197              		.syntax unified
 5198              		.code	16
 5199              		.thumb_func
 5200              		.fpu softvfp
 5202              	lis3dh_fifo_watermark_set:
 5203              	.LVL391:
 5204              	.LFB81:
1900:Inc/lis3dh_reg.c **** 
1901:Inc/lis3dh_reg.c **** /**
1902:Inc/lis3dh_reg.c ****   * @brief  FIFO watermark level selection.[set]
1903:Inc/lis3dh_reg.c ****   *
1904:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1905:Inc/lis3dh_reg.c ****   * @param  val      change the values of fth in reg FIFO_CTRL_REG
1906:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1907:Inc/lis3dh_reg.c ****   *
1908:Inc/lis3dh_reg.c ****   */
1909:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_watermark_set(stmdev_ctx_t *ctx, uint8_t val)
1910:Inc/lis3dh_reg.c **** {
 5205              		.loc 1 1910 1 is_stmt 1 view -0
 5206              		.cfi_startproc
 5207              		@ args = 0, pretend = 0, frame = 8
 5208              		@ frame_needed = 0, uses_anonymous_args = 0
 5209              		.loc 1 1910 1 is_stmt 0 view .LVU1257
 5210 0000 30B5     		push	{r4, r5, lr}
 5211              	.LCFI130:
 5212              		.cfi_def_cfa_offset 12
 5213              		.cfi_offset 4, -12
 5214              		.cfi_offset 5, -8
 5215              		.cfi_offset 14, -4
 5216 0002 83B0     		sub	sp, sp, #12
 5217              	.LCFI131:
 5218              		.cfi_def_cfa_offset 24
 5219 0004 0400     		movs	r4, r0
 5220 0006 0D00     		movs	r5, r1
1911:Inc/lis3dh_reg.c ****   lis3dh_fifo_ctrl_reg_t fifo_ctrl_reg;
 5221              		.loc 1 1911 3 is_stmt 1 view .LVU1258
1912:Inc/lis3dh_reg.c ****   int32_t ret;
 5222              		.loc 1 1912 3 view .LVU1259
1913:Inc/lis3dh_reg.c **** 
1914:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_CTRL_REG,
ARM GAS  /tmp/ccT3btxY.s 			page 129


 5223              		.loc 1 1914 3 view .LVU1260
 5224              		.loc 1 1914 9 is_stmt 0 view .LVU1261
 5225 0008 0123     		movs	r3, #1
 5226 000a 01AA     		add	r2, sp, #4
 5227 000c 2E21     		movs	r1, #46
 5228              	.LVL392:
 5229              		.loc 1 1914 9 view .LVU1262
 5230 000e FFF7FEFF 		bl	lis3dh_read_reg
 5231              	.LVL393:
1915:Inc/lis3dh_reg.c ****                         (uint8_t *)&fifo_ctrl_reg, 1);
1916:Inc/lis3dh_reg.c **** 
1917:Inc/lis3dh_reg.c ****   if (ret == 0)
 5232              		.loc 1 1917 3 is_stmt 1 view .LVU1263
 5233              		.loc 1 1917 6 is_stmt 0 view .LVU1264
 5234 0012 0028     		cmp	r0, #0
 5235 0014 01D0     		beq	.L226
 5236              	.L224:
1918:Inc/lis3dh_reg.c ****   {
1919:Inc/lis3dh_reg.c ****     fifo_ctrl_reg.fth = val;
1920:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_FIFO_CTRL_REG,
1921:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
1922:Inc/lis3dh_reg.c ****   }
1923:Inc/lis3dh_reg.c **** 
1924:Inc/lis3dh_reg.c ****   return ret;
1925:Inc/lis3dh_reg.c **** }
 5237              		.loc 1 1925 1 view .LVU1265
 5238 0016 03B0     		add	sp, sp, #12
 5239              		@ sp needed
 5240              	.LVL394:
 5241              		.loc 1 1925 1 view .LVU1266
 5242 0018 30BD     		pop	{r4, r5, pc}
 5243              	.LVL395:
 5244              	.L226:
1919:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5245              		.loc 1 1919 5 is_stmt 1 view .LVU1267
1919:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5246              		.loc 1 1919 23 is_stmt 0 view .LVU1268
 5247 001a 1F22     		movs	r2, #31
 5248 001c 2A40     		ands	r2, r5
 5249 001e 6B46     		mov	r3, sp
 5250 0020 1B79     		ldrb	r3, [r3, #4]
 5251 0022 1F21     		movs	r1, #31
 5252 0024 8B43     		bics	r3, r1
 5253 0026 1343     		orrs	r3, r2
 5254 0028 6A46     		mov	r2, sp
 5255 002a 1371     		strb	r3, [r2, #4]
1920:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
 5256              		.loc 1 1920 5 is_stmt 1 view .LVU1269
1920:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
 5257              		.loc 1 1920 11 is_stmt 0 view .LVU1270
 5258 002c 0123     		movs	r3, #1
 5259 002e 01AA     		add	r2, sp, #4
 5260 0030 0F31     		adds	r1, r1, #15
 5261 0032 2000     		movs	r0, r4
 5262              	.LVL396:
1920:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
 5263              		.loc 1 1920 11 view .LVU1271
ARM GAS  /tmp/ccT3btxY.s 			page 130


 5264 0034 FFF7FEFF 		bl	lis3dh_write_reg
 5265              	.LVL397:
1924:Inc/lis3dh_reg.c **** }
 5266              		.loc 1 1924 3 is_stmt 1 view .LVU1272
1924:Inc/lis3dh_reg.c **** }
 5267              		.loc 1 1924 10 is_stmt 0 view .LVU1273
 5268 0038 EDE7     		b	.L224
 5269              		.cfi_endproc
 5270              	.LFE81:
 5272              		.section	.text.lis3dh_fifo_watermark_get,"ax",%progbits
 5273              		.align	1
 5274              		.global	lis3dh_fifo_watermark_get
 5275              		.syntax unified
 5276              		.code	16
 5277              		.thumb_func
 5278              		.fpu softvfp
 5280              	lis3dh_fifo_watermark_get:
 5281              	.LVL398:
 5282              	.LFB82:
1926:Inc/lis3dh_reg.c **** 
1927:Inc/lis3dh_reg.c **** /**
1928:Inc/lis3dh_reg.c ****   * @brief  FIFO watermark level selection.[get]
1929:Inc/lis3dh_reg.c ****   *
1930:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1931:Inc/lis3dh_reg.c ****   * @param  val      change the values of fth in reg FIFO_CTRL_REG
1932:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1933:Inc/lis3dh_reg.c ****   *
1934:Inc/lis3dh_reg.c ****   */
1935:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_watermark_get(stmdev_ctx_t *ctx, uint8_t *val)
1936:Inc/lis3dh_reg.c **** {
 5283              		.loc 1 1936 1 is_stmt 1 view -0
 5284              		.cfi_startproc
 5285              		@ args = 0, pretend = 0, frame = 8
 5286              		@ frame_needed = 0, uses_anonymous_args = 0
 5287              		.loc 1 1936 1 is_stmt 0 view .LVU1275
 5288 0000 30B5     		push	{r4, r5, lr}
 5289              	.LCFI132:
 5290              		.cfi_def_cfa_offset 12
 5291              		.cfi_offset 4, -12
 5292              		.cfi_offset 5, -8
 5293              		.cfi_offset 14, -4
 5294 0002 83B0     		sub	sp, sp, #12
 5295              	.LCFI133:
 5296              		.cfi_def_cfa_offset 24
 5297 0004 0C00     		movs	r4, r1
1937:Inc/lis3dh_reg.c ****   lis3dh_fifo_ctrl_reg_t fifo_ctrl_reg;
 5298              		.loc 1 1937 3 is_stmt 1 view .LVU1276
1938:Inc/lis3dh_reg.c ****   int32_t ret;
 5299              		.loc 1 1938 3 view .LVU1277
1939:Inc/lis3dh_reg.c **** 
1940:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5300              		.loc 1 1940 3 view .LVU1278
 5301              		.loc 1 1940 9 is_stmt 0 view .LVU1279
 5302 0006 01AD     		add	r5, sp, #4
 5303 0008 0123     		movs	r3, #1
 5304 000a 2A00     		movs	r2, r5
 5305 000c 2E21     		movs	r1, #46
ARM GAS  /tmp/ccT3btxY.s 			page 131


 5306              	.LVL399:
 5307              		.loc 1 1940 9 view .LVU1280
 5308 000e FFF7FEFF 		bl	lis3dh_read_reg
 5309              	.LVL400:
1941:Inc/lis3dh_reg.c ****                         (uint8_t *)&fifo_ctrl_reg, 1);
1942:Inc/lis3dh_reg.c ****   *val = (uint8_t)fifo_ctrl_reg.fth;
 5310              		.loc 1 1942 3 is_stmt 1 view .LVU1281
 5311              		.loc 1 1942 32 is_stmt 0 view .LVU1282
 5312 0012 2B78     		ldrb	r3, [r5]
 5313 0014 DB06     		lsls	r3, r3, #27
 5314 0016 DB0E     		lsrs	r3, r3, #27
 5315              		.loc 1 1942 8 view .LVU1283
 5316 0018 2370     		strb	r3, [r4]
1943:Inc/lis3dh_reg.c **** 
1944:Inc/lis3dh_reg.c ****   return ret;
 5317              		.loc 1 1944 3 is_stmt 1 view .LVU1284
1945:Inc/lis3dh_reg.c **** }
 5318              		.loc 1 1945 1 is_stmt 0 view .LVU1285
 5319 001a 03B0     		add	sp, sp, #12
 5320              		@ sp needed
 5321              	.LVL401:
 5322              		.loc 1 1945 1 view .LVU1286
 5323 001c 30BD     		pop	{r4, r5, pc}
 5324              		.cfi_endproc
 5325              	.LFE82:
 5327              		.section	.text.lis3dh_fifo_trigger_event_set,"ax",%progbits
 5328              		.align	1
 5329              		.global	lis3dh_fifo_trigger_event_set
 5330              		.syntax unified
 5331              		.code	16
 5332              		.thumb_func
 5333              		.fpu softvfp
 5335              	lis3dh_fifo_trigger_event_set:
 5336              	.LVL402:
 5337              	.LFB83:
1946:Inc/lis3dh_reg.c **** 
1947:Inc/lis3dh_reg.c **** /**
1948:Inc/lis3dh_reg.c ****   * @brief  Trigger FIFO selection.[set]
1949:Inc/lis3dh_reg.c ****   *
1950:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1951:Inc/lis3dh_reg.c ****   * @param  val      change the values of tr in reg FIFO_CTRL_REG
1952:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1953:Inc/lis3dh_reg.c ****   *
1954:Inc/lis3dh_reg.c ****   */
1955:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_trigger_event_set(stmdev_ctx_t *ctx,
1956:Inc/lis3dh_reg.c ****                                       lis3dh_tr_t val)
1957:Inc/lis3dh_reg.c **** {
 5338              		.loc 1 1957 1 is_stmt 1 view -0
 5339              		.cfi_startproc
 5340              		@ args = 0, pretend = 0, frame = 8
 5341              		@ frame_needed = 0, uses_anonymous_args = 0
 5342              		.loc 1 1957 1 is_stmt 0 view .LVU1288
 5343 0000 30B5     		push	{r4, r5, lr}
 5344              	.LCFI134:
 5345              		.cfi_def_cfa_offset 12
 5346              		.cfi_offset 4, -12
 5347              		.cfi_offset 5, -8
ARM GAS  /tmp/ccT3btxY.s 			page 132


 5348              		.cfi_offset 14, -4
 5349 0002 83B0     		sub	sp, sp, #12
 5350              	.LCFI135:
 5351              		.cfi_def_cfa_offset 24
 5352 0004 0400     		movs	r4, r0
 5353 0006 0D00     		movs	r5, r1
1958:Inc/lis3dh_reg.c ****   lis3dh_fifo_ctrl_reg_t fifo_ctrl_reg;
 5354              		.loc 1 1958 3 is_stmt 1 view .LVU1289
1959:Inc/lis3dh_reg.c ****   int32_t ret;
 5355              		.loc 1 1959 3 view .LVU1290
1960:Inc/lis3dh_reg.c **** 
1961:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5356              		.loc 1 1961 3 view .LVU1291
 5357              		.loc 1 1961 9 is_stmt 0 view .LVU1292
 5358 0008 0123     		movs	r3, #1
 5359 000a 01AA     		add	r2, sp, #4
 5360 000c 2E21     		movs	r1, #46
 5361              	.LVL403:
 5362              		.loc 1 1961 9 view .LVU1293
 5363 000e FFF7FEFF 		bl	lis3dh_read_reg
 5364              	.LVL404:
1962:Inc/lis3dh_reg.c ****                         (uint8_t *)&fifo_ctrl_reg, 1);
1963:Inc/lis3dh_reg.c **** 
1964:Inc/lis3dh_reg.c ****   if (ret == 0)
 5365              		.loc 1 1964 3 is_stmt 1 view .LVU1294
 5366              		.loc 1 1964 6 is_stmt 0 view .LVU1295
 5367 0012 0028     		cmp	r0, #0
 5368 0014 01D0     		beq	.L230
 5369              	.L228:
1965:Inc/lis3dh_reg.c ****   {
1966:Inc/lis3dh_reg.c ****     fifo_ctrl_reg.tr = (uint8_t)val;
1967:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_FIFO_CTRL_REG,
1968:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
1969:Inc/lis3dh_reg.c ****   }
1970:Inc/lis3dh_reg.c **** 
1971:Inc/lis3dh_reg.c ****   return ret;
1972:Inc/lis3dh_reg.c **** }
 5370              		.loc 1 1972 1 view .LVU1296
 5371 0016 03B0     		add	sp, sp, #12
 5372              		@ sp needed
 5373              	.LVL405:
 5374              		.loc 1 1972 1 view .LVU1297
 5375 0018 30BD     		pop	{r4, r5, pc}
 5376              	.LVL406:
 5377              	.L230:
1966:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5378              		.loc 1 1966 5 is_stmt 1 view .LVU1298
1966:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5379              		.loc 1 1966 22 is_stmt 0 view .LVU1299
 5380 001a 0122     		movs	r2, #1
 5381 001c 2A40     		ands	r2, r5
 5382 001e 5201     		lsls	r2, r2, #5
 5383 0020 6B46     		mov	r3, sp
 5384 0022 1B79     		ldrb	r3, [r3, #4]
 5385 0024 2021     		movs	r1, #32
 5386 0026 8B43     		bics	r3, r1
 5387 0028 1343     		orrs	r3, r2
ARM GAS  /tmp/ccT3btxY.s 			page 133


 5388 002a 6A46     		mov	r2, sp
 5389 002c 1371     		strb	r3, [r2, #4]
1967:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
 5390              		.loc 1 1967 5 is_stmt 1 view .LVU1300
1967:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
 5391              		.loc 1 1967 11 is_stmt 0 view .LVU1301
 5392 002e 0123     		movs	r3, #1
 5393 0030 01AA     		add	r2, sp, #4
 5394 0032 0E31     		adds	r1, r1, #14
 5395 0034 2000     		movs	r0, r4
 5396              	.LVL407:
1967:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
 5397              		.loc 1 1967 11 view .LVU1302
 5398 0036 FFF7FEFF 		bl	lis3dh_write_reg
 5399              	.LVL408:
1971:Inc/lis3dh_reg.c **** }
 5400              		.loc 1 1971 3 is_stmt 1 view .LVU1303
1971:Inc/lis3dh_reg.c **** }
 5401              		.loc 1 1971 10 is_stmt 0 view .LVU1304
 5402 003a ECE7     		b	.L228
 5403              		.cfi_endproc
 5404              	.LFE83:
 5406              		.section	.text.lis3dh_fifo_trigger_event_get,"ax",%progbits
 5407              		.align	1
 5408              		.global	lis3dh_fifo_trigger_event_get
 5409              		.syntax unified
 5410              		.code	16
 5411              		.thumb_func
 5412              		.fpu softvfp
 5414              	lis3dh_fifo_trigger_event_get:
 5415              	.LVL409:
 5416              	.LFB84:
1973:Inc/lis3dh_reg.c **** 
1974:Inc/lis3dh_reg.c **** /**
1975:Inc/lis3dh_reg.c ****   * @brief  Trigger FIFO selection.[get]
1976:Inc/lis3dh_reg.c ****   *
1977:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
1978:Inc/lis3dh_reg.c ****   * @param  val      Get the values of tr in reg FIFO_CTRL_REG
1979:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
1980:Inc/lis3dh_reg.c ****   *
1981:Inc/lis3dh_reg.c ****   */
1982:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_trigger_event_get(stmdev_ctx_t *ctx,
1983:Inc/lis3dh_reg.c ****                                       lis3dh_tr_t *val)
1984:Inc/lis3dh_reg.c **** {
 5417              		.loc 1 1984 1 is_stmt 1 view -0
 5418              		.cfi_startproc
 5419              		@ args = 0, pretend = 0, frame = 8
 5420              		@ frame_needed = 0, uses_anonymous_args = 0
 5421              		.loc 1 1984 1 is_stmt 0 view .LVU1306
 5422 0000 30B5     		push	{r4, r5, lr}
 5423              	.LCFI136:
 5424              		.cfi_def_cfa_offset 12
 5425              		.cfi_offset 4, -12
 5426              		.cfi_offset 5, -8
 5427              		.cfi_offset 14, -4
 5428 0002 83B0     		sub	sp, sp, #12
 5429              	.LCFI137:
ARM GAS  /tmp/ccT3btxY.s 			page 134


 5430              		.cfi_def_cfa_offset 24
 5431 0004 0D00     		movs	r5, r1
1985:Inc/lis3dh_reg.c ****   lis3dh_fifo_ctrl_reg_t fifo_ctrl_reg;
 5432              		.loc 1 1985 3 is_stmt 1 view .LVU1307
1986:Inc/lis3dh_reg.c ****   int32_t ret;
 5433              		.loc 1 1986 3 view .LVU1308
1987:Inc/lis3dh_reg.c **** 
1988:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5434              		.loc 1 1988 3 view .LVU1309
 5435              		.loc 1 1988 9 is_stmt 0 view .LVU1310
 5436 0006 01AC     		add	r4, sp, #4
 5437 0008 0123     		movs	r3, #1
 5438 000a 2200     		movs	r2, r4
 5439 000c 2E21     		movs	r1, #46
 5440              	.LVL410:
 5441              		.loc 1 1988 9 view .LVU1311
 5442 000e FFF7FEFF 		bl	lis3dh_read_reg
 5443              	.LVL411:
1989:Inc/lis3dh_reg.c ****                         (uint8_t *)&fifo_ctrl_reg, 1);
1990:Inc/lis3dh_reg.c **** 
1991:Inc/lis3dh_reg.c ****   switch (fifo_ctrl_reg.tr)
 5444              		.loc 1 1991 3 is_stmt 1 view .LVU1312
 5445              		.loc 1 1991 24 is_stmt 0 view .LVU1313
 5446 0012 2378     		ldrb	r3, [r4]
 5447 0014 9B06     		lsls	r3, r3, #26
 5448 0016 DA0F     		lsrs	r2, r3, #31
 5449              		.loc 1 1991 3 view .LVU1314
 5450 0018 002B     		cmp	r3, #0
 5451 001a 04DA     		bge	.L232
 5452 001c 012A     		cmp	r2, #1
 5453 001e 06D0     		beq	.L233
1992:Inc/lis3dh_reg.c ****   {
1993:Inc/lis3dh_reg.c ****     case LIS3DH_INT1_GEN:
1994:Inc/lis3dh_reg.c ****       *val = LIS3DH_INT1_GEN;
1995:Inc/lis3dh_reg.c ****       break;
1996:Inc/lis3dh_reg.c **** 
1997:Inc/lis3dh_reg.c ****     case LIS3DH_INT2_GEN:
1998:Inc/lis3dh_reg.c ****       *val = LIS3DH_INT2_GEN;
1999:Inc/lis3dh_reg.c ****       break;
2000:Inc/lis3dh_reg.c **** 
2001:Inc/lis3dh_reg.c ****     default:
2002:Inc/lis3dh_reg.c ****       *val = LIS3DH_INT1_GEN;
 5454              		.loc 1 2002 7 is_stmt 1 view .LVU1315
 5455              		.loc 1 2002 12 is_stmt 0 view .LVU1316
 5456 0020 0023     		movs	r3, #0
 5457 0022 2B70     		strb	r3, [r5]
2003:Inc/lis3dh_reg.c ****       break;
 5458              		.loc 1 2003 7 is_stmt 1 view .LVU1317
2004:Inc/lis3dh_reg.c ****   }
2005:Inc/lis3dh_reg.c **** 
2006:Inc/lis3dh_reg.c ****   return ret;
 5459              		.loc 1 2006 3 view .LVU1318
 5460              		.loc 1 2006 10 is_stmt 0 view .LVU1319
 5461 0024 01E0     		b	.L231
 5462              	.L232:
1994:Inc/lis3dh_reg.c ****       break;
 5463              		.loc 1 1994 7 is_stmt 1 view .LVU1320
ARM GAS  /tmp/ccT3btxY.s 			page 135


1994:Inc/lis3dh_reg.c ****       break;
 5464              		.loc 1 1994 12 is_stmt 0 view .LVU1321
 5465 0026 0023     		movs	r3, #0
 5466 0028 2B70     		strb	r3, [r5]
1995:Inc/lis3dh_reg.c **** 
 5467              		.loc 1 1995 7 is_stmt 1 view .LVU1322
 5468              	.L231:
2007:Inc/lis3dh_reg.c **** }
 5469              		.loc 1 2007 1 is_stmt 0 view .LVU1323
 5470 002a 03B0     		add	sp, sp, #12
 5471              		@ sp needed
 5472              	.LVL412:
 5473              		.loc 1 2007 1 view .LVU1324
 5474 002c 30BD     		pop	{r4, r5, pc}
 5475              	.LVL413:
 5476              	.L233:
1998:Inc/lis3dh_reg.c ****       break;
 5477              		.loc 1 1998 7 is_stmt 1 view .LVU1325
1998:Inc/lis3dh_reg.c ****       break;
 5478              		.loc 1 1998 12 is_stmt 0 view .LVU1326
 5479 002e 0123     		movs	r3, #1
 5480 0030 2B70     		strb	r3, [r5]
1999:Inc/lis3dh_reg.c **** 
 5481              		.loc 1 1999 7 is_stmt 1 view .LVU1327
 5482 0032 FAE7     		b	.L231
 5483              		.cfi_endproc
 5484              	.LFE84:
 5486              		.section	.text.lis3dh_fifo_mode_set,"ax",%progbits
 5487              		.align	1
 5488              		.global	lis3dh_fifo_mode_set
 5489              		.syntax unified
 5490              		.code	16
 5491              		.thumb_func
 5492              		.fpu softvfp
 5494              	lis3dh_fifo_mode_set:
 5495              	.LVL414:
 5496              	.LFB85:
2008:Inc/lis3dh_reg.c **** 
2009:Inc/lis3dh_reg.c **** /**
2010:Inc/lis3dh_reg.c ****   * @brief  FIFO mode selection.[set]
2011:Inc/lis3dh_reg.c ****   *
2012:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2013:Inc/lis3dh_reg.c ****   * @param  val      change the values of fm in reg FIFO_CTRL_REG
2014:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2015:Inc/lis3dh_reg.c ****   *
2016:Inc/lis3dh_reg.c ****   */
2017:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_mode_set(stmdev_ctx_t *ctx, lis3dh_fm_t val)
2018:Inc/lis3dh_reg.c **** {
 5497              		.loc 1 2018 1 view -0
 5498              		.cfi_startproc
 5499              		@ args = 0, pretend = 0, frame = 8
 5500              		@ frame_needed = 0, uses_anonymous_args = 0
 5501              		.loc 1 2018 1 is_stmt 0 view .LVU1329
 5502 0000 30B5     		push	{r4, r5, lr}
 5503              	.LCFI138:
 5504              		.cfi_def_cfa_offset 12
 5505              		.cfi_offset 4, -12
ARM GAS  /tmp/ccT3btxY.s 			page 136


 5506              		.cfi_offset 5, -8
 5507              		.cfi_offset 14, -4
 5508 0002 83B0     		sub	sp, sp, #12
 5509              	.LCFI139:
 5510              		.cfi_def_cfa_offset 24
 5511 0004 0400     		movs	r4, r0
 5512 0006 0D00     		movs	r5, r1
2019:Inc/lis3dh_reg.c ****   lis3dh_fifo_ctrl_reg_t fifo_ctrl_reg;
 5513              		.loc 1 2019 3 is_stmt 1 view .LVU1330
2020:Inc/lis3dh_reg.c ****   int32_t ret;
 5514              		.loc 1 2020 3 view .LVU1331
2021:Inc/lis3dh_reg.c **** 
2022:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5515              		.loc 1 2022 3 view .LVU1332
 5516              		.loc 1 2022 9 is_stmt 0 view .LVU1333
 5517 0008 0123     		movs	r3, #1
 5518 000a 01AA     		add	r2, sp, #4
 5519 000c 2E21     		movs	r1, #46
 5520              	.LVL415:
 5521              		.loc 1 2022 9 view .LVU1334
 5522 000e FFF7FEFF 		bl	lis3dh_read_reg
 5523              	.LVL416:
2023:Inc/lis3dh_reg.c ****                         (uint8_t *)&fifo_ctrl_reg, 1);
2024:Inc/lis3dh_reg.c **** 
2025:Inc/lis3dh_reg.c ****   if (ret == 0)
 5524              		.loc 1 2025 3 is_stmt 1 view .LVU1335
 5525              		.loc 1 2025 6 is_stmt 0 view .LVU1336
 5526 0012 0028     		cmp	r0, #0
 5527 0014 01D0     		beq	.L239
 5528              	.L237:
2026:Inc/lis3dh_reg.c ****   {
2027:Inc/lis3dh_reg.c ****     fifo_ctrl_reg.fm = (uint8_t)val;
2028:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_FIFO_CTRL_REG,
2029:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
2030:Inc/lis3dh_reg.c ****   }
2031:Inc/lis3dh_reg.c **** 
2032:Inc/lis3dh_reg.c ****   return ret;
2033:Inc/lis3dh_reg.c **** }
 5529              		.loc 1 2033 1 view .LVU1337
 5530 0016 03B0     		add	sp, sp, #12
 5531              		@ sp needed
 5532              	.LVL417:
 5533              		.loc 1 2033 1 view .LVU1338
 5534 0018 30BD     		pop	{r4, r5, pc}
 5535              	.LVL418:
 5536              	.L239:
2027:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5537              		.loc 1 2027 5 is_stmt 1 view .LVU1339
2027:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5538              		.loc 1 2027 24 is_stmt 0 view .LVU1340
 5539 001a 0322     		movs	r2, #3
 5540 001c 2A40     		ands	r2, r5
2027:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5541              		.loc 1 2027 22 view .LVU1341
 5542 001e 9201     		lsls	r2, r2, #6
 5543 0020 6B46     		mov	r3, sp
 5544 0022 1979     		ldrb	r1, [r3, #4]
ARM GAS  /tmp/ccT3btxY.s 			page 137


 5545 0024 3F23     		movs	r3, #63
 5546 0026 0B40     		ands	r3, r1
 5547 0028 1343     		orrs	r3, r2
 5548 002a 6A46     		mov	r2, sp
 5549 002c 1371     		strb	r3, [r2, #4]
2028:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
 5550              		.loc 1 2028 5 is_stmt 1 view .LVU1342
2028:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
 5551              		.loc 1 2028 11 is_stmt 0 view .LVU1343
 5552 002e 0123     		movs	r3, #1
 5553 0030 01AA     		add	r2, sp, #4
 5554 0032 2E21     		movs	r1, #46
 5555 0034 2000     		movs	r0, r4
 5556              	.LVL419:
2028:Inc/lis3dh_reg.c ****                            (uint8_t *)&fifo_ctrl_reg, 1);
 5557              		.loc 1 2028 11 view .LVU1344
 5558 0036 FFF7FEFF 		bl	lis3dh_write_reg
 5559              	.LVL420:
2032:Inc/lis3dh_reg.c **** }
 5560              		.loc 1 2032 3 is_stmt 1 view .LVU1345
2032:Inc/lis3dh_reg.c **** }
 5561              		.loc 1 2032 10 is_stmt 0 view .LVU1346
 5562 003a ECE7     		b	.L237
 5563              		.cfi_endproc
 5564              	.LFE85:
 5566              		.section	.text.lis3dh_fifo_mode_get,"ax",%progbits
 5567              		.align	1
 5568              		.global	lis3dh_fifo_mode_get
 5569              		.syntax unified
 5570              		.code	16
 5571              		.thumb_func
 5572              		.fpu softvfp
 5574              	lis3dh_fifo_mode_get:
 5575              	.LVL421:
 5576              	.LFB86:
2034:Inc/lis3dh_reg.c **** 
2035:Inc/lis3dh_reg.c **** /**
2036:Inc/lis3dh_reg.c ****   * @brief  FIFO mode selection.[get]
2037:Inc/lis3dh_reg.c ****   *
2038:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2039:Inc/lis3dh_reg.c ****   * @param  val      Get the values of fm in reg FIFO_CTRL_REG
2040:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2041:Inc/lis3dh_reg.c ****   *
2042:Inc/lis3dh_reg.c ****   */
2043:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_mode_get(stmdev_ctx_t *ctx, lis3dh_fm_t *val)
2044:Inc/lis3dh_reg.c **** {
 5577              		.loc 1 2044 1 is_stmt 1 view -0
 5578              		.cfi_startproc
 5579              		@ args = 0, pretend = 0, frame = 8
 5580              		@ frame_needed = 0, uses_anonymous_args = 0
 5581              		.loc 1 2044 1 is_stmt 0 view .LVU1348
 5582 0000 30B5     		push	{r4, r5, lr}
 5583              	.LCFI140:
 5584              		.cfi_def_cfa_offset 12
 5585              		.cfi_offset 4, -12
 5586              		.cfi_offset 5, -8
 5587              		.cfi_offset 14, -4
ARM GAS  /tmp/ccT3btxY.s 			page 138


 5588 0002 83B0     		sub	sp, sp, #12
 5589              	.LCFI141:
 5590              		.cfi_def_cfa_offset 24
 5591 0004 0C00     		movs	r4, r1
2045:Inc/lis3dh_reg.c ****   lis3dh_fifo_ctrl_reg_t fifo_ctrl_reg;
 5592              		.loc 1 2045 3 is_stmt 1 view .LVU1349
2046:Inc/lis3dh_reg.c ****   int32_t ret;
 5593              		.loc 1 2046 3 view .LVU1350
2047:Inc/lis3dh_reg.c **** 
2048:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_CTRL_REG,
 5594              		.loc 1 2048 3 view .LVU1351
 5595              		.loc 1 2048 9 is_stmt 0 view .LVU1352
 5596 0006 01AD     		add	r5, sp, #4
 5597 0008 0123     		movs	r3, #1
 5598 000a 2A00     		movs	r2, r5
 5599 000c 2E21     		movs	r1, #46
 5600              	.LVL422:
 5601              		.loc 1 2048 9 view .LVU1353
 5602 000e FFF7FEFF 		bl	lis3dh_read_reg
 5603              	.LVL423:
2049:Inc/lis3dh_reg.c ****                         (uint8_t *)&fifo_ctrl_reg, 1);
2050:Inc/lis3dh_reg.c **** 
2051:Inc/lis3dh_reg.c ****   switch (fifo_ctrl_reg.fm)
 5604              		.loc 1 2051 3 is_stmt 1 view .LVU1354
 5605              		.loc 1 2051 24 is_stmt 0 view .LVU1355
 5606 0012 2B78     		ldrb	r3, [r5]
 5607 0014 9B09     		lsrs	r3, r3, #6
 5608              		.loc 1 2051 3 view .LVU1356
 5609 0016 022B     		cmp	r3, #2
 5610 0018 10D0     		beq	.L241
 5611 001a 06D8     		bhi	.L242
 5612 001c 002B     		cmp	r3, #0
 5613 001e 09D0     		beq	.L243
 5614 0020 012B     		cmp	r3, #1
 5615 0022 0ED1     		bne	.L245
2052:Inc/lis3dh_reg.c ****   {
2053:Inc/lis3dh_reg.c ****     case LIS3DH_BYPASS_MODE:
2054:Inc/lis3dh_reg.c ****       *val = LIS3DH_BYPASS_MODE;
2055:Inc/lis3dh_reg.c ****       break;
2056:Inc/lis3dh_reg.c **** 
2057:Inc/lis3dh_reg.c ****     case LIS3DH_FIFO_MODE:
2058:Inc/lis3dh_reg.c ****       *val = LIS3DH_FIFO_MODE;
 5616              		.loc 1 2058 7 is_stmt 1 view .LVU1357
 5617              		.loc 1 2058 12 is_stmt 0 view .LVU1358
 5618 0024 0123     		movs	r3, #1
 5619 0026 2370     		strb	r3, [r4]
2059:Inc/lis3dh_reg.c ****       break;
 5620              		.loc 1 2059 7 is_stmt 1 view .LVU1359
 5621 0028 06E0     		b	.L240
 5622              	.L242:
2051:Inc/lis3dh_reg.c ****   {
 5623              		.loc 1 2051 3 is_stmt 0 view .LVU1360
 5624 002a 032B     		cmp	r3, #3
 5625 002c 09D1     		bne	.L245
2060:Inc/lis3dh_reg.c **** 
2061:Inc/lis3dh_reg.c ****     case LIS3DH_DYNAMIC_STREAM_MODE:
2062:Inc/lis3dh_reg.c ****       *val = LIS3DH_DYNAMIC_STREAM_MODE;
ARM GAS  /tmp/ccT3btxY.s 			page 139


2063:Inc/lis3dh_reg.c ****       break;
2064:Inc/lis3dh_reg.c **** 
2065:Inc/lis3dh_reg.c ****     case LIS3DH_STREAM_TO_FIFO_MODE:
2066:Inc/lis3dh_reg.c ****       *val = LIS3DH_STREAM_TO_FIFO_MODE;
 5626              		.loc 1 2066 7 is_stmt 1 view .LVU1361
 5627              		.loc 1 2066 12 is_stmt 0 view .LVU1362
 5628 002e 0323     		movs	r3, #3
 5629 0030 2370     		strb	r3, [r4]
2067:Inc/lis3dh_reg.c ****       break;
 5630              		.loc 1 2067 7 is_stmt 1 view .LVU1363
 5631 0032 01E0     		b	.L240
 5632              	.L243:
2054:Inc/lis3dh_reg.c ****       break;
 5633              		.loc 1 2054 7 view .LVU1364
2054:Inc/lis3dh_reg.c ****       break;
 5634              		.loc 1 2054 12 is_stmt 0 view .LVU1365
 5635 0034 0023     		movs	r3, #0
 5636 0036 2370     		strb	r3, [r4]
2055:Inc/lis3dh_reg.c **** 
 5637              		.loc 1 2055 7 is_stmt 1 view .LVU1366
 5638              	.L240:
2068:Inc/lis3dh_reg.c **** 
2069:Inc/lis3dh_reg.c ****     default:
2070:Inc/lis3dh_reg.c ****       *val = LIS3DH_BYPASS_MODE;
2071:Inc/lis3dh_reg.c ****       break;
2072:Inc/lis3dh_reg.c ****   }
2073:Inc/lis3dh_reg.c **** 
2074:Inc/lis3dh_reg.c ****   return ret;
2075:Inc/lis3dh_reg.c **** }
 5639              		.loc 1 2075 1 is_stmt 0 view .LVU1367
 5640 0038 03B0     		add	sp, sp, #12
 5641              		@ sp needed
 5642              	.LVL424:
 5643              		.loc 1 2075 1 view .LVU1368
 5644 003a 30BD     		pop	{r4, r5, pc}
 5645              	.LVL425:
 5646              	.L241:
2062:Inc/lis3dh_reg.c ****       break;
 5647              		.loc 1 2062 7 is_stmt 1 view .LVU1369
2062:Inc/lis3dh_reg.c ****       break;
 5648              		.loc 1 2062 12 is_stmt 0 view .LVU1370
 5649 003c 0223     		movs	r3, #2
 5650 003e 2370     		strb	r3, [r4]
2063:Inc/lis3dh_reg.c **** 
 5651              		.loc 1 2063 7 is_stmt 1 view .LVU1371
 5652 0040 FAE7     		b	.L240
 5653              	.L245:
2070:Inc/lis3dh_reg.c ****       break;
 5654              		.loc 1 2070 7 view .LVU1372
2070:Inc/lis3dh_reg.c ****       break;
 5655              		.loc 1 2070 12 is_stmt 0 view .LVU1373
 5656 0042 0023     		movs	r3, #0
 5657 0044 2370     		strb	r3, [r4]
2071:Inc/lis3dh_reg.c ****   }
 5658              		.loc 1 2071 7 is_stmt 1 view .LVU1374
2074:Inc/lis3dh_reg.c **** }
 5659              		.loc 1 2074 3 view .LVU1375
ARM GAS  /tmp/ccT3btxY.s 			page 140


2074:Inc/lis3dh_reg.c **** }
 5660              		.loc 1 2074 10 is_stmt 0 view .LVU1376
 5661 0046 F7E7     		b	.L240
 5662              		.cfi_endproc
 5663              	.LFE86:
 5665              		.section	.text.lis3dh_fifo_status_get,"ax",%progbits
 5666              		.align	1
 5667              		.global	lis3dh_fifo_status_get
 5668              		.syntax unified
 5669              		.code	16
 5670              		.thumb_func
 5671              		.fpu softvfp
 5673              	lis3dh_fifo_status_get:
 5674              	.LVL426:
 5675              	.LFB87:
2076:Inc/lis3dh_reg.c **** 
2077:Inc/lis3dh_reg.c **** /**
2078:Inc/lis3dh_reg.c ****   * @brief  FIFO status register.[get]
2079:Inc/lis3dh_reg.c ****   *
2080:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2081:Inc/lis3dh_reg.c ****   * @param  val      registers FIFO_SRC_REG
2082:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2083:Inc/lis3dh_reg.c ****   *
2084:Inc/lis3dh_reg.c ****   */
2085:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_status_get(stmdev_ctx_t *ctx,
2086:Inc/lis3dh_reg.c ****                                lis3dh_fifo_src_reg_t *val)
2087:Inc/lis3dh_reg.c **** {
 5676              		.loc 1 2087 1 is_stmt 1 view -0
 5677              		.cfi_startproc
 5678              		@ args = 0, pretend = 0, frame = 0
 5679              		@ frame_needed = 0, uses_anonymous_args = 0
 5680              		.loc 1 2087 1 is_stmt 0 view .LVU1378
 5681 0000 10B5     		push	{r4, lr}
 5682              	.LCFI142:
 5683              		.cfi_def_cfa_offset 8
 5684              		.cfi_offset 4, -8
 5685              		.cfi_offset 14, -4
 5686 0002 0A00     		movs	r2, r1
2088:Inc/lis3dh_reg.c ****   int32_t ret;
 5687              		.loc 1 2088 3 is_stmt 1 view .LVU1379
2089:Inc/lis3dh_reg.c **** 
2090:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_SRC_REG, (uint8_t *) val, 1);
 5688              		.loc 1 2090 3 view .LVU1380
 5689              		.loc 1 2090 9 is_stmt 0 view .LVU1381
 5690 0004 0123     		movs	r3, #1
 5691 0006 2F21     		movs	r1, #47
 5692              	.LVL427:
 5693              		.loc 1 2090 9 view .LVU1382
 5694 0008 FFF7FEFF 		bl	lis3dh_read_reg
 5695              	.LVL428:
2091:Inc/lis3dh_reg.c **** 
2092:Inc/lis3dh_reg.c ****   return ret;
 5696              		.loc 1 2092 3 is_stmt 1 view .LVU1383
2093:Inc/lis3dh_reg.c **** }
 5697              		.loc 1 2093 1 is_stmt 0 view .LVU1384
 5698              		@ sp needed
 5699 000c 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccT3btxY.s 			page 141


 5700              		.cfi_endproc
 5701              	.LFE87:
 5703              		.section	.text.lis3dh_fifo_data_level_get,"ax",%progbits
 5704              		.align	1
 5705              		.global	lis3dh_fifo_data_level_get
 5706              		.syntax unified
 5707              		.code	16
 5708              		.thumb_func
 5709              		.fpu softvfp
 5711              	lis3dh_fifo_data_level_get:
 5712              	.LVL429:
 5713              	.LFB88:
2094:Inc/lis3dh_reg.c **** /**
2095:Inc/lis3dh_reg.c ****   * @brief  FIFO stored data level.[get]
2096:Inc/lis3dh_reg.c ****   *
2097:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2098:Inc/lis3dh_reg.c ****   * @param  val      change the values of fss in reg FIFO_SRC_REG
2099:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2100:Inc/lis3dh_reg.c ****   *
2101:Inc/lis3dh_reg.c ****   */
2102:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_data_level_get(stmdev_ctx_t *ctx, uint8_t *val)
2103:Inc/lis3dh_reg.c **** {
 5714              		.loc 1 2103 1 is_stmt 1 view -0
 5715              		.cfi_startproc
 5716              		@ args = 0, pretend = 0, frame = 8
 5717              		@ frame_needed = 0, uses_anonymous_args = 0
 5718              		.loc 1 2103 1 is_stmt 0 view .LVU1386
 5719 0000 30B5     		push	{r4, r5, lr}
 5720              	.LCFI143:
 5721              		.cfi_def_cfa_offset 12
 5722              		.cfi_offset 4, -12
 5723              		.cfi_offset 5, -8
 5724              		.cfi_offset 14, -4
 5725 0002 83B0     		sub	sp, sp, #12
 5726              	.LCFI144:
 5727              		.cfi_def_cfa_offset 24
 5728 0004 0C00     		movs	r4, r1
2104:Inc/lis3dh_reg.c ****   lis3dh_fifo_src_reg_t fifo_src_reg;
 5729              		.loc 1 2104 3 is_stmt 1 view .LVU1387
2105:Inc/lis3dh_reg.c ****   int32_t ret;
 5730              		.loc 1 2105 3 view .LVU1388
2106:Inc/lis3dh_reg.c **** 
2107:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_SRC_REG,
 5731              		.loc 1 2107 3 view .LVU1389
 5732              		.loc 1 2107 9 is_stmt 0 view .LVU1390
 5733 0006 01AD     		add	r5, sp, #4
 5734 0008 0123     		movs	r3, #1
 5735 000a 2A00     		movs	r2, r5
 5736 000c 2F21     		movs	r1, #47
 5737              	.LVL430:
 5738              		.loc 1 2107 9 view .LVU1391
 5739 000e FFF7FEFF 		bl	lis3dh_read_reg
 5740              	.LVL431:
2108:Inc/lis3dh_reg.c ****                         (uint8_t *)&fifo_src_reg, 1);
2109:Inc/lis3dh_reg.c ****   *val = (uint8_t)fifo_src_reg.fss;
 5741              		.loc 1 2109 3 is_stmt 1 view .LVU1392
 5742              		.loc 1 2109 31 is_stmt 0 view .LVU1393
ARM GAS  /tmp/ccT3btxY.s 			page 142


 5743 0012 2B78     		ldrb	r3, [r5]
 5744 0014 DB06     		lsls	r3, r3, #27
 5745 0016 DB0E     		lsrs	r3, r3, #27
 5746              		.loc 1 2109 8 view .LVU1394
 5747 0018 2370     		strb	r3, [r4]
2110:Inc/lis3dh_reg.c **** 
2111:Inc/lis3dh_reg.c ****   return ret;
 5748              		.loc 1 2111 3 is_stmt 1 view .LVU1395
2112:Inc/lis3dh_reg.c **** }
 5749              		.loc 1 2112 1 is_stmt 0 view .LVU1396
 5750 001a 03B0     		add	sp, sp, #12
 5751              		@ sp needed
 5752              	.LVL432:
 5753              		.loc 1 2112 1 view .LVU1397
 5754 001c 30BD     		pop	{r4, r5, pc}
 5755              		.cfi_endproc
 5756              	.LFE88:
 5758              		.section	.text.lis3dh_fifo_empty_flag_get,"ax",%progbits
 5759              		.align	1
 5760              		.global	lis3dh_fifo_empty_flag_get
 5761              		.syntax unified
 5762              		.code	16
 5763              		.thumb_func
 5764              		.fpu softvfp
 5766              	lis3dh_fifo_empty_flag_get:
 5767              	.LVL433:
 5768              	.LFB89:
2113:Inc/lis3dh_reg.c **** /**
2114:Inc/lis3dh_reg.c ****   * @brief  Empty FIFO status flag.[get]
2115:Inc/lis3dh_reg.c ****   *
2116:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2117:Inc/lis3dh_reg.c ****   * @param  val      change the values of empty in reg FIFO_SRC_REG
2118:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2119:Inc/lis3dh_reg.c ****   *
2120:Inc/lis3dh_reg.c ****   */
2121:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_empty_flag_get(stmdev_ctx_t *ctx, uint8_t *val)
2122:Inc/lis3dh_reg.c **** {
 5769              		.loc 1 2122 1 is_stmt 1 view -0
 5770              		.cfi_startproc
 5771              		@ args = 0, pretend = 0, frame = 8
 5772              		@ frame_needed = 0, uses_anonymous_args = 0
 5773              		.loc 1 2122 1 is_stmt 0 view .LVU1399
 5774 0000 30B5     		push	{r4, r5, lr}
 5775              	.LCFI145:
 5776              		.cfi_def_cfa_offset 12
 5777              		.cfi_offset 4, -12
 5778              		.cfi_offset 5, -8
 5779              		.cfi_offset 14, -4
 5780 0002 83B0     		sub	sp, sp, #12
 5781              	.LCFI146:
 5782              		.cfi_def_cfa_offset 24
 5783 0004 0C00     		movs	r4, r1
2123:Inc/lis3dh_reg.c ****   lis3dh_fifo_src_reg_t fifo_src_reg;
 5784              		.loc 1 2123 3 is_stmt 1 view .LVU1400
2124:Inc/lis3dh_reg.c ****   int32_t ret;
 5785              		.loc 1 2124 3 view .LVU1401
2125:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 143


2126:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_SRC_REG,
 5786              		.loc 1 2126 3 view .LVU1402
 5787              		.loc 1 2126 9 is_stmt 0 view .LVU1403
 5788 0006 01AD     		add	r5, sp, #4
 5789 0008 0123     		movs	r3, #1
 5790 000a 2A00     		movs	r2, r5
 5791 000c 2F21     		movs	r1, #47
 5792              	.LVL434:
 5793              		.loc 1 2126 9 view .LVU1404
 5794 000e FFF7FEFF 		bl	lis3dh_read_reg
 5795              	.LVL435:
2127:Inc/lis3dh_reg.c ****                         (uint8_t *)&fifo_src_reg, 1);
2128:Inc/lis3dh_reg.c ****   *val = (uint8_t)fifo_src_reg.empty;
 5796              		.loc 1 2128 3 is_stmt 1 view .LVU1405
 5797              		.loc 1 2128 31 is_stmt 0 view .LVU1406
 5798 0012 2B78     		ldrb	r3, [r5]
 5799 0014 9B06     		lsls	r3, r3, #26
 5800 0016 DB0F     		lsrs	r3, r3, #31
 5801              		.loc 1 2128 8 view .LVU1407
 5802 0018 2370     		strb	r3, [r4]
2129:Inc/lis3dh_reg.c **** 
2130:Inc/lis3dh_reg.c ****   return ret;
 5803              		.loc 1 2130 3 is_stmt 1 view .LVU1408
2131:Inc/lis3dh_reg.c **** }
 5804              		.loc 1 2131 1 is_stmt 0 view .LVU1409
 5805 001a 03B0     		add	sp, sp, #12
 5806              		@ sp needed
 5807              	.LVL436:
 5808              		.loc 1 2131 1 view .LVU1410
 5809 001c 30BD     		pop	{r4, r5, pc}
 5810              		.cfi_endproc
 5811              	.LFE89:
 5813              		.section	.text.lis3dh_fifo_ovr_flag_get,"ax",%progbits
 5814              		.align	1
 5815              		.global	lis3dh_fifo_ovr_flag_get
 5816              		.syntax unified
 5817              		.code	16
 5818              		.thumb_func
 5819              		.fpu softvfp
 5821              	lis3dh_fifo_ovr_flag_get:
 5822              	.LVL437:
 5823              	.LFB90:
2132:Inc/lis3dh_reg.c **** /**
2133:Inc/lis3dh_reg.c ****   * @brief  FIFO overrun status flag.[get]
2134:Inc/lis3dh_reg.c ****   *
2135:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2136:Inc/lis3dh_reg.c ****   * @param  val      change the values of ovrn_fifo in reg FIFO_SRC_REG
2137:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2138:Inc/lis3dh_reg.c ****   *
2139:Inc/lis3dh_reg.c ****   */
2140:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_ovr_flag_get(stmdev_ctx_t *ctx, uint8_t *val)
2141:Inc/lis3dh_reg.c **** {
 5824              		.loc 1 2141 1 is_stmt 1 view -0
 5825              		.cfi_startproc
 5826              		@ args = 0, pretend = 0, frame = 8
 5827              		@ frame_needed = 0, uses_anonymous_args = 0
 5828              		.loc 1 2141 1 is_stmt 0 view .LVU1412
ARM GAS  /tmp/ccT3btxY.s 			page 144


 5829 0000 30B5     		push	{r4, r5, lr}
 5830              	.LCFI147:
 5831              		.cfi_def_cfa_offset 12
 5832              		.cfi_offset 4, -12
 5833              		.cfi_offset 5, -8
 5834              		.cfi_offset 14, -4
 5835 0002 83B0     		sub	sp, sp, #12
 5836              	.LCFI148:
 5837              		.cfi_def_cfa_offset 24
 5838 0004 0C00     		movs	r4, r1
2142:Inc/lis3dh_reg.c ****   lis3dh_fifo_src_reg_t fifo_src_reg;
 5839              		.loc 1 2142 3 is_stmt 1 view .LVU1413
2143:Inc/lis3dh_reg.c ****   int32_t ret;
 5840              		.loc 1 2143 3 view .LVU1414
2144:Inc/lis3dh_reg.c **** 
2145:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_SRC_REG,
 5841              		.loc 1 2145 3 view .LVU1415
 5842              		.loc 1 2145 9 is_stmt 0 view .LVU1416
 5843 0006 01AD     		add	r5, sp, #4
 5844 0008 0123     		movs	r3, #1
 5845 000a 2A00     		movs	r2, r5
 5846 000c 2F21     		movs	r1, #47
 5847              	.LVL438:
 5848              		.loc 1 2145 9 view .LVU1417
 5849 000e FFF7FEFF 		bl	lis3dh_read_reg
 5850              	.LVL439:
2146:Inc/lis3dh_reg.c ****                         (uint8_t *)&fifo_src_reg, 1);
2147:Inc/lis3dh_reg.c ****   *val = (uint8_t)fifo_src_reg.ovrn_fifo;
 5851              		.loc 1 2147 3 is_stmt 1 view .LVU1418
 5852              		.loc 1 2147 31 is_stmt 0 view .LVU1419
 5853 0012 2B78     		ldrb	r3, [r5]
 5854 0014 5B06     		lsls	r3, r3, #25
 5855 0016 DB0F     		lsrs	r3, r3, #31
 5856              		.loc 1 2147 8 view .LVU1420
 5857 0018 2370     		strb	r3, [r4]
2148:Inc/lis3dh_reg.c **** 
2149:Inc/lis3dh_reg.c ****   return ret;
 5858              		.loc 1 2149 3 is_stmt 1 view .LVU1421
2150:Inc/lis3dh_reg.c **** }
 5859              		.loc 1 2150 1 is_stmt 0 view .LVU1422
 5860 001a 03B0     		add	sp, sp, #12
 5861              		@ sp needed
 5862              	.LVL440:
 5863              		.loc 1 2150 1 view .LVU1423
 5864 001c 30BD     		pop	{r4, r5, pc}
 5865              		.cfi_endproc
 5866              	.LFE90:
 5868              		.section	.text.lis3dh_fifo_fth_flag_get,"ax",%progbits
 5869              		.align	1
 5870              		.global	lis3dh_fifo_fth_flag_get
 5871              		.syntax unified
 5872              		.code	16
 5873              		.thumb_func
 5874              		.fpu softvfp
 5876              	lis3dh_fifo_fth_flag_get:
 5877              	.LVL441:
 5878              	.LFB91:
ARM GAS  /tmp/ccT3btxY.s 			page 145


2151:Inc/lis3dh_reg.c **** /**
2152:Inc/lis3dh_reg.c ****   * @brief  FIFO watermark status.[get]
2153:Inc/lis3dh_reg.c ****   *
2154:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2155:Inc/lis3dh_reg.c ****   * @param  val      change the values of wtm in reg FIFO_SRC_REG
2156:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2157:Inc/lis3dh_reg.c ****   *
2158:Inc/lis3dh_reg.c ****   */
2159:Inc/lis3dh_reg.c **** int32_t lis3dh_fifo_fth_flag_get(stmdev_ctx_t *ctx, uint8_t *val)
2160:Inc/lis3dh_reg.c **** {
 5879              		.loc 1 2160 1 is_stmt 1 view -0
 5880              		.cfi_startproc
 5881              		@ args = 0, pretend = 0, frame = 8
 5882              		@ frame_needed = 0, uses_anonymous_args = 0
 5883              		.loc 1 2160 1 is_stmt 0 view .LVU1425
 5884 0000 30B5     		push	{r4, r5, lr}
 5885              	.LCFI149:
 5886              		.cfi_def_cfa_offset 12
 5887              		.cfi_offset 4, -12
 5888              		.cfi_offset 5, -8
 5889              		.cfi_offset 14, -4
 5890 0002 83B0     		sub	sp, sp, #12
 5891              	.LCFI150:
 5892              		.cfi_def_cfa_offset 24
 5893 0004 0C00     		movs	r4, r1
2161:Inc/lis3dh_reg.c ****   lis3dh_fifo_src_reg_t fifo_src_reg;
 5894              		.loc 1 2161 3 is_stmt 1 view .LVU1426
2162:Inc/lis3dh_reg.c ****   int32_t ret;
 5895              		.loc 1 2162 3 view .LVU1427
2163:Inc/lis3dh_reg.c **** 
2164:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_FIFO_SRC_REG,
 5896              		.loc 1 2164 3 view .LVU1428
 5897              		.loc 1 2164 9 is_stmt 0 view .LVU1429
 5898 0006 01AD     		add	r5, sp, #4
 5899 0008 0123     		movs	r3, #1
 5900 000a 2A00     		movs	r2, r5
 5901 000c 2F21     		movs	r1, #47
 5902              	.LVL442:
 5903              		.loc 1 2164 9 view .LVU1430
 5904 000e FFF7FEFF 		bl	lis3dh_read_reg
 5905              	.LVL443:
2165:Inc/lis3dh_reg.c ****                         (uint8_t *)&fifo_src_reg, 1);
2166:Inc/lis3dh_reg.c ****   *val = (uint8_t)fifo_src_reg.wtm;
 5906              		.loc 1 2166 3 is_stmt 1 view .LVU1431
 5907              		.loc 1 2166 31 is_stmt 0 view .LVU1432
 5908 0012 2B78     		ldrb	r3, [r5]
 5909 0014 DB09     		lsrs	r3, r3, #7
 5910              		.loc 1 2166 8 view .LVU1433
 5911 0016 2370     		strb	r3, [r4]
2167:Inc/lis3dh_reg.c **** 
2168:Inc/lis3dh_reg.c ****   return ret;
 5912              		.loc 1 2168 3 is_stmt 1 view .LVU1434
2169:Inc/lis3dh_reg.c **** }
 5913              		.loc 1 2169 1 is_stmt 0 view .LVU1435
 5914 0018 03B0     		add	sp, sp, #12
 5915              		@ sp needed
 5916              	.LVL444:
ARM GAS  /tmp/ccT3btxY.s 			page 146


 5917              		.loc 1 2169 1 view .LVU1436
 5918 001a 30BD     		pop	{r4, r5, pc}
 5919              		.cfi_endproc
 5920              	.LFE91:
 5922              		.section	.text.lis3dh_tap_conf_set,"ax",%progbits
 5923              		.align	1
 5924              		.global	lis3dh_tap_conf_set
 5925              		.syntax unified
 5926              		.code	16
 5927              		.thumb_func
 5928              		.fpu softvfp
 5930              	lis3dh_tap_conf_set:
 5931              	.LVL445:
 5932              	.LFB92:
2170:Inc/lis3dh_reg.c **** /**
2171:Inc/lis3dh_reg.c ****   * @}
2172:Inc/lis3dh_reg.c ****   *
2173:Inc/lis3dh_reg.c ****   */
2174:Inc/lis3dh_reg.c **** 
2175:Inc/lis3dh_reg.c **** /**
2176:Inc/lis3dh_reg.c ****   * @defgroup  LIS3DH_Tap_generator
2177:Inc/lis3dh_reg.c ****   * @brief     This section group all the functions that manage the tap and
2178:Inc/lis3dh_reg.c ****   *            double tap event generation
2179:Inc/lis3dh_reg.c ****   * @{
2180:Inc/lis3dh_reg.c ****   *
2181:Inc/lis3dh_reg.c ****   */
2182:Inc/lis3dh_reg.c **** 
2183:Inc/lis3dh_reg.c **** /**
2184:Inc/lis3dh_reg.c ****   * @brief  Tap/Double Tap generator configuration register.[set]
2185:Inc/lis3dh_reg.c ****   *
2186:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2187:Inc/lis3dh_reg.c ****   * @param  val      registers CLICK_CFG
2188:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2189:Inc/lis3dh_reg.c ****   *
2190:Inc/lis3dh_reg.c ****   */
2191:Inc/lis3dh_reg.c **** int32_t lis3dh_tap_conf_set(stmdev_ctx_t *ctx,
2192:Inc/lis3dh_reg.c ****                             lis3dh_click_cfg_t *val)
2193:Inc/lis3dh_reg.c **** {
 5933              		.loc 1 2193 1 is_stmt 1 view -0
 5934              		.cfi_startproc
 5935              		@ args = 0, pretend = 0, frame = 0
 5936              		@ frame_needed = 0, uses_anonymous_args = 0
 5937              		.loc 1 2193 1 is_stmt 0 view .LVU1438
 5938 0000 10B5     		push	{r4, lr}
 5939              	.LCFI151:
 5940              		.cfi_def_cfa_offset 8
 5941              		.cfi_offset 4, -8
 5942              		.cfi_offset 14, -4
 5943 0002 0A00     		movs	r2, r1
2194:Inc/lis3dh_reg.c ****   int32_t ret;
 5944              		.loc 1 2194 3 is_stmt 1 view .LVU1439
2195:Inc/lis3dh_reg.c **** 
2196:Inc/lis3dh_reg.c ****   ret = lis3dh_write_reg(ctx, LIS3DH_CLICK_CFG, (uint8_t *) val, 1);
 5945              		.loc 1 2196 3 view .LVU1440
 5946              		.loc 1 2196 9 is_stmt 0 view .LVU1441
 5947 0004 0123     		movs	r3, #1
 5948 0006 3821     		movs	r1, #56
ARM GAS  /tmp/ccT3btxY.s 			page 147


 5949              	.LVL446:
 5950              		.loc 1 2196 9 view .LVU1442
 5951 0008 FFF7FEFF 		bl	lis3dh_write_reg
 5952              	.LVL447:
2197:Inc/lis3dh_reg.c **** 
2198:Inc/lis3dh_reg.c ****   return ret;
 5953              		.loc 1 2198 3 is_stmt 1 view .LVU1443
2199:Inc/lis3dh_reg.c **** }
 5954              		.loc 1 2199 1 is_stmt 0 view .LVU1444
 5955              		@ sp needed
 5956 000c 10BD     		pop	{r4, pc}
 5957              		.cfi_endproc
 5958              	.LFE92:
 5960              		.section	.text.lis3dh_tap_conf_get,"ax",%progbits
 5961              		.align	1
 5962              		.global	lis3dh_tap_conf_get
 5963              		.syntax unified
 5964              		.code	16
 5965              		.thumb_func
 5966              		.fpu softvfp
 5968              	lis3dh_tap_conf_get:
 5969              	.LVL448:
 5970              	.LFB93:
2200:Inc/lis3dh_reg.c **** 
2201:Inc/lis3dh_reg.c **** /**
2202:Inc/lis3dh_reg.c ****   * @brief  Tap/Double Tap generator configuration register.[get]
2203:Inc/lis3dh_reg.c ****   *
2204:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2205:Inc/lis3dh_reg.c ****   * @param  val      registers CLICK_CFG
2206:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2207:Inc/lis3dh_reg.c ****   *
2208:Inc/lis3dh_reg.c ****   */
2209:Inc/lis3dh_reg.c **** int32_t lis3dh_tap_conf_get(stmdev_ctx_t *ctx,
2210:Inc/lis3dh_reg.c ****                             lis3dh_click_cfg_t *val)
2211:Inc/lis3dh_reg.c **** {
 5971              		.loc 1 2211 1 is_stmt 1 view -0
 5972              		.cfi_startproc
 5973              		@ args = 0, pretend = 0, frame = 0
 5974              		@ frame_needed = 0, uses_anonymous_args = 0
 5975              		.loc 1 2211 1 is_stmt 0 view .LVU1446
 5976 0000 10B5     		push	{r4, lr}
 5977              	.LCFI152:
 5978              		.cfi_def_cfa_offset 8
 5979              		.cfi_offset 4, -8
 5980              		.cfi_offset 14, -4
 5981 0002 0A00     		movs	r2, r1
2212:Inc/lis3dh_reg.c ****   int32_t ret;
 5982              		.loc 1 2212 3 is_stmt 1 view .LVU1447
2213:Inc/lis3dh_reg.c **** 
2214:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CLICK_CFG, (uint8_t *) val, 1);
 5983              		.loc 1 2214 3 view .LVU1448
 5984              		.loc 1 2214 9 is_stmt 0 view .LVU1449
 5985 0004 0123     		movs	r3, #1
 5986 0006 3821     		movs	r1, #56
 5987              	.LVL449:
 5988              		.loc 1 2214 9 view .LVU1450
 5989 0008 FFF7FEFF 		bl	lis3dh_read_reg
ARM GAS  /tmp/ccT3btxY.s 			page 148


 5990              	.LVL450:
2215:Inc/lis3dh_reg.c **** 
2216:Inc/lis3dh_reg.c ****   return ret;
 5991              		.loc 1 2216 3 is_stmt 1 view .LVU1451
2217:Inc/lis3dh_reg.c **** }
 5992              		.loc 1 2217 1 is_stmt 0 view .LVU1452
 5993              		@ sp needed
 5994 000c 10BD     		pop	{r4, pc}
 5995              		.cfi_endproc
 5996              	.LFE93:
 5998              		.section	.text.lis3dh_tap_source_get,"ax",%progbits
 5999              		.align	1
 6000              		.global	lis3dh_tap_source_get
 6001              		.syntax unified
 6002              		.code	16
 6003              		.thumb_func
 6004              		.fpu softvfp
 6006              	lis3dh_tap_source_get:
 6007              	.LVL451:
 6008              	.LFB94:
2218:Inc/lis3dh_reg.c **** /**
2219:Inc/lis3dh_reg.c ****   * @brief  Tap/Double Tap generator source register.[get]
2220:Inc/lis3dh_reg.c ****   *
2221:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2222:Inc/lis3dh_reg.c ****   * @param  val      registers CLICK_SRC
2223:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2224:Inc/lis3dh_reg.c ****   *
2225:Inc/lis3dh_reg.c ****   */
2226:Inc/lis3dh_reg.c **** int32_t lis3dh_tap_source_get(stmdev_ctx_t *ctx,
2227:Inc/lis3dh_reg.c ****                               lis3dh_click_src_t *val)
2228:Inc/lis3dh_reg.c **** {
 6009              		.loc 1 2228 1 is_stmt 1 view -0
 6010              		.cfi_startproc
 6011              		@ args = 0, pretend = 0, frame = 0
 6012              		@ frame_needed = 0, uses_anonymous_args = 0
 6013              		.loc 1 2228 1 is_stmt 0 view .LVU1454
 6014 0000 10B5     		push	{r4, lr}
 6015              	.LCFI153:
 6016              		.cfi_def_cfa_offset 8
 6017              		.cfi_offset 4, -8
 6018              		.cfi_offset 14, -4
 6019 0002 0A00     		movs	r2, r1
2229:Inc/lis3dh_reg.c ****   int32_t ret;
 6020              		.loc 1 2229 3 is_stmt 1 view .LVU1455
2230:Inc/lis3dh_reg.c **** 
2231:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CLICK_SRC, (uint8_t *) val, 1);
 6021              		.loc 1 2231 3 view .LVU1456
 6022              		.loc 1 2231 9 is_stmt 0 view .LVU1457
 6023 0004 0123     		movs	r3, #1
 6024 0006 3921     		movs	r1, #57
 6025              	.LVL452:
 6026              		.loc 1 2231 9 view .LVU1458
 6027 0008 FFF7FEFF 		bl	lis3dh_read_reg
 6028              	.LVL453:
2232:Inc/lis3dh_reg.c **** 
2233:Inc/lis3dh_reg.c ****   return ret;
 6029              		.loc 1 2233 3 is_stmt 1 view .LVU1459
ARM GAS  /tmp/ccT3btxY.s 			page 149


2234:Inc/lis3dh_reg.c **** }
 6030              		.loc 1 2234 1 is_stmt 0 view .LVU1460
 6031              		@ sp needed
 6032 000c 10BD     		pop	{r4, pc}
 6033              		.cfi_endproc
 6034              	.LFE94:
 6036              		.section	.text.lis3dh_tap_threshold_set,"ax",%progbits
 6037              		.align	1
 6038              		.global	lis3dh_tap_threshold_set
 6039              		.syntax unified
 6040              		.code	16
 6041              		.thumb_func
 6042              		.fpu softvfp
 6044              	lis3dh_tap_threshold_set:
 6045              	.LVL454:
 6046              	.LFB95:
2235:Inc/lis3dh_reg.c **** /**
2236:Inc/lis3dh_reg.c ****   * @brief  User-defined threshold value for Tap/Double Tap event.[set]
2237:Inc/lis3dh_reg.c ****   *         1 LSB = full scale/128
2238:Inc/lis3dh_reg.c ****   *
2239:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2240:Inc/lis3dh_reg.c ****   * @param  val      change the values of ths in reg CLICK_THS
2241:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2242:Inc/lis3dh_reg.c ****   *
2243:Inc/lis3dh_reg.c ****   */
2244:Inc/lis3dh_reg.c **** int32_t lis3dh_tap_threshold_set(stmdev_ctx_t *ctx, uint8_t val)
2245:Inc/lis3dh_reg.c **** {
 6047              		.loc 1 2245 1 is_stmt 1 view -0
 6048              		.cfi_startproc
 6049              		@ args = 0, pretend = 0, frame = 8
 6050              		@ frame_needed = 0, uses_anonymous_args = 0
 6051              		.loc 1 2245 1 is_stmt 0 view .LVU1462
 6052 0000 30B5     		push	{r4, r5, lr}
 6053              	.LCFI154:
 6054              		.cfi_def_cfa_offset 12
 6055              		.cfi_offset 4, -12
 6056              		.cfi_offset 5, -8
 6057              		.cfi_offset 14, -4
 6058 0002 83B0     		sub	sp, sp, #12
 6059              	.LCFI155:
 6060              		.cfi_def_cfa_offset 24
 6061 0004 0400     		movs	r4, r0
 6062 0006 0D00     		movs	r5, r1
2246:Inc/lis3dh_reg.c ****   lis3dh_click_ths_t click_ths;
 6063              		.loc 1 2246 3 is_stmt 1 view .LVU1463
2247:Inc/lis3dh_reg.c ****   int32_t ret;
 6064              		.loc 1 2247 3 view .LVU1464
2248:Inc/lis3dh_reg.c **** 
2249:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
 6065              		.loc 1 2249 3 view .LVU1465
 6066              		.loc 1 2249 9 is_stmt 0 view .LVU1466
 6067 0008 0123     		movs	r3, #1
 6068 000a 01AA     		add	r2, sp, #4
 6069 000c 3A21     		movs	r1, #58
 6070              	.LVL455:
 6071              		.loc 1 2249 9 view .LVU1467
 6072 000e FFF7FEFF 		bl	lis3dh_read_reg
ARM GAS  /tmp/ccT3btxY.s 			page 150


 6073              	.LVL456:
2250:Inc/lis3dh_reg.c **** 
2251:Inc/lis3dh_reg.c ****   if (ret == 0)
 6074              		.loc 1 2251 3 is_stmt 1 view .LVU1468
 6075              		.loc 1 2251 6 is_stmt 0 view .LVU1469
 6076 0012 0028     		cmp	r0, #0
 6077 0014 01D0     		beq	.L258
 6078              	.L256:
2252:Inc/lis3dh_reg.c ****   {
2253:Inc/lis3dh_reg.c ****     click_ths.ths = val;
2254:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
2255:Inc/lis3dh_reg.c ****   }
2256:Inc/lis3dh_reg.c **** 
2257:Inc/lis3dh_reg.c ****   return ret;
2258:Inc/lis3dh_reg.c **** }
 6079              		.loc 1 2258 1 view .LVU1470
 6080 0016 03B0     		add	sp, sp, #12
 6081              		@ sp needed
 6082              	.LVL457:
 6083              		.loc 1 2258 1 view .LVU1471
 6084 0018 30BD     		pop	{r4, r5, pc}
 6085              	.LVL458:
 6086              	.L258:
2253:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
 6087              		.loc 1 2253 5 is_stmt 1 view .LVU1472
2253:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
 6088              		.loc 1 2253 19 is_stmt 0 view .LVU1473
 6089 001a 7F22     		movs	r2, #127
 6090 001c 2A40     		ands	r2, r5
 6091 001e 6B46     		mov	r3, sp
 6092 0020 1B79     		ldrb	r3, [r3, #4]
 6093 0022 7F21     		movs	r1, #127
 6094 0024 8B43     		bics	r3, r1
 6095 0026 1343     		orrs	r3, r2
 6096 0028 6A46     		mov	r2, sp
 6097 002a 1371     		strb	r3, [r2, #4]
2254:Inc/lis3dh_reg.c ****   }
 6098              		.loc 1 2254 5 is_stmt 1 view .LVU1474
2254:Inc/lis3dh_reg.c ****   }
 6099              		.loc 1 2254 11 is_stmt 0 view .LVU1475
 6100 002c 0123     		movs	r3, #1
 6101 002e 01AA     		add	r2, sp, #4
 6102 0030 4539     		subs	r1, r1, #69
 6103 0032 2000     		movs	r0, r4
 6104              	.LVL459:
2254:Inc/lis3dh_reg.c ****   }
 6105              		.loc 1 2254 11 view .LVU1476
 6106 0034 FFF7FEFF 		bl	lis3dh_write_reg
 6107              	.LVL460:
2257:Inc/lis3dh_reg.c **** }
 6108              		.loc 1 2257 3 is_stmt 1 view .LVU1477
2257:Inc/lis3dh_reg.c **** }
 6109              		.loc 1 2257 10 is_stmt 0 view .LVU1478
 6110 0038 EDE7     		b	.L256
 6111              		.cfi_endproc
 6112              	.LFE95:
 6114              		.section	.text.lis3dh_tap_threshold_get,"ax",%progbits
ARM GAS  /tmp/ccT3btxY.s 			page 151


 6115              		.align	1
 6116              		.global	lis3dh_tap_threshold_get
 6117              		.syntax unified
 6118              		.code	16
 6119              		.thumb_func
 6120              		.fpu softvfp
 6122              	lis3dh_tap_threshold_get:
 6123              	.LVL461:
 6124              	.LFB96:
2259:Inc/lis3dh_reg.c **** 
2260:Inc/lis3dh_reg.c **** /**
2261:Inc/lis3dh_reg.c ****   * @brief  User-defined threshold value for Tap/Double Tap event.[get]
2262:Inc/lis3dh_reg.c ****   *         1 LSB = full scale/128
2263:Inc/lis3dh_reg.c ****   *
2264:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2265:Inc/lis3dh_reg.c ****   * @param  val      change the values of ths in reg CLICK_THS
2266:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2267:Inc/lis3dh_reg.c ****   *
2268:Inc/lis3dh_reg.c ****   */
2269:Inc/lis3dh_reg.c **** int32_t lis3dh_tap_threshold_get(stmdev_ctx_t *ctx, uint8_t *val)
2270:Inc/lis3dh_reg.c **** {
 6125              		.loc 1 2270 1 is_stmt 1 view -0
 6126              		.cfi_startproc
 6127              		@ args = 0, pretend = 0, frame = 8
 6128              		@ frame_needed = 0, uses_anonymous_args = 0
 6129              		.loc 1 2270 1 is_stmt 0 view .LVU1480
 6130 0000 30B5     		push	{r4, r5, lr}
 6131              	.LCFI156:
 6132              		.cfi_def_cfa_offset 12
 6133              		.cfi_offset 4, -12
 6134              		.cfi_offset 5, -8
 6135              		.cfi_offset 14, -4
 6136 0002 83B0     		sub	sp, sp, #12
 6137              	.LCFI157:
 6138              		.cfi_def_cfa_offset 24
 6139 0004 0C00     		movs	r4, r1
2271:Inc/lis3dh_reg.c ****   lis3dh_click_ths_t click_ths;
 6140              		.loc 1 2271 3 is_stmt 1 view .LVU1481
2272:Inc/lis3dh_reg.c ****   int32_t ret;
 6141              		.loc 1 2272 3 view .LVU1482
2273:Inc/lis3dh_reg.c **** 
2274:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
 6142              		.loc 1 2274 3 view .LVU1483
 6143              		.loc 1 2274 9 is_stmt 0 view .LVU1484
 6144 0006 01AD     		add	r5, sp, #4
 6145 0008 0123     		movs	r3, #1
 6146 000a 2A00     		movs	r2, r5
 6147 000c 3A21     		movs	r1, #58
 6148              	.LVL462:
 6149              		.loc 1 2274 9 view .LVU1485
 6150 000e FFF7FEFF 		bl	lis3dh_read_reg
 6151              	.LVL463:
2275:Inc/lis3dh_reg.c ****   *val = (uint8_t)click_ths.ths;
 6152              		.loc 1 2275 3 is_stmt 1 view .LVU1486
 6153              		.loc 1 2275 28 is_stmt 0 view .LVU1487
 6154 0012 2B78     		ldrb	r3, [r5]
 6155 0014 5B06     		lsls	r3, r3, #25
ARM GAS  /tmp/ccT3btxY.s 			page 152


 6156 0016 5B0E     		lsrs	r3, r3, #25
 6157              		.loc 1 2275 8 view .LVU1488
 6158 0018 2370     		strb	r3, [r4]
2276:Inc/lis3dh_reg.c **** 
2277:Inc/lis3dh_reg.c ****   return ret;
 6159              		.loc 1 2277 3 is_stmt 1 view .LVU1489
2278:Inc/lis3dh_reg.c **** }
 6160              		.loc 1 2278 1 is_stmt 0 view .LVU1490
 6161 001a 03B0     		add	sp, sp, #12
 6162              		@ sp needed
 6163              	.LVL464:
 6164              		.loc 1 2278 1 view .LVU1491
 6165 001c 30BD     		pop	{r4, r5, pc}
 6166              		.cfi_endproc
 6167              	.LFE96:
 6169              		.section	.text.lis3dh_tap_notification_mode_set,"ax",%progbits
 6170              		.align	1
 6171              		.global	lis3dh_tap_notification_mode_set
 6172              		.syntax unified
 6173              		.code	16
 6174              		.thumb_func
 6175              		.fpu softvfp
 6177              	lis3dh_tap_notification_mode_set:
 6178              	.LVL465:
 6179              	.LFB97:
2279:Inc/lis3dh_reg.c **** 
2280:Inc/lis3dh_reg.c **** /**
2281:Inc/lis3dh_reg.c ****   * @brief   If the LIR_Click bit is not set, the interrupt is kept high
2282:Inc/lis3dh_reg.c ****   *          for the duration of the latency window.
2283:Inc/lis3dh_reg.c ****   *          If the LIR_Click bit is set, the interrupt is kept high until the
2284:Inc/lis3dh_reg.c ****   *          CLICK_SRC(39h) register is read.[set]
2285:Inc/lis3dh_reg.c ****   *
2286:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2287:Inc/lis3dh_reg.c ****   * @param  val      change the values of lir_click in reg CLICK_THS
2288:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2289:Inc/lis3dh_reg.c ****   *
2290:Inc/lis3dh_reg.c ****   */
2291:Inc/lis3dh_reg.c **** int32_t lis3dh_tap_notification_mode_set(stmdev_ctx_t *ctx,
2292:Inc/lis3dh_reg.c ****                                          lis3dh_lir_click_t val)
2293:Inc/lis3dh_reg.c **** {
 6180              		.loc 1 2293 1 is_stmt 1 view -0
 6181              		.cfi_startproc
 6182              		@ args = 0, pretend = 0, frame = 8
 6183              		@ frame_needed = 0, uses_anonymous_args = 0
 6184              		.loc 1 2293 1 is_stmt 0 view .LVU1493
 6185 0000 30B5     		push	{r4, r5, lr}
 6186              	.LCFI158:
 6187              		.cfi_def_cfa_offset 12
 6188              		.cfi_offset 4, -12
 6189              		.cfi_offset 5, -8
 6190              		.cfi_offset 14, -4
 6191 0002 83B0     		sub	sp, sp, #12
 6192              	.LCFI159:
 6193              		.cfi_def_cfa_offset 24
 6194 0004 0400     		movs	r4, r0
 6195 0006 0D00     		movs	r5, r1
2294:Inc/lis3dh_reg.c ****   lis3dh_click_ths_t click_ths;
ARM GAS  /tmp/ccT3btxY.s 			page 153


 6196              		.loc 1 2294 3 is_stmt 1 view .LVU1494
2295:Inc/lis3dh_reg.c ****   int32_t ret;
 6197              		.loc 1 2295 3 view .LVU1495
2296:Inc/lis3dh_reg.c **** 
2297:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
 6198              		.loc 1 2297 3 view .LVU1496
 6199              		.loc 1 2297 9 is_stmt 0 view .LVU1497
 6200 0008 0123     		movs	r3, #1
 6201 000a 01AA     		add	r2, sp, #4
 6202 000c 3A21     		movs	r1, #58
 6203              	.LVL466:
 6204              		.loc 1 2297 9 view .LVU1498
 6205 000e FFF7FEFF 		bl	lis3dh_read_reg
 6206              	.LVL467:
2298:Inc/lis3dh_reg.c **** 
2299:Inc/lis3dh_reg.c ****   if (ret == 0)
 6207              		.loc 1 2299 3 is_stmt 1 view .LVU1499
 6208              		.loc 1 2299 6 is_stmt 0 view .LVU1500
 6209 0012 0028     		cmp	r0, #0
 6210 0014 01D0     		beq	.L262
 6211              	.L260:
2300:Inc/lis3dh_reg.c ****   {
2301:Inc/lis3dh_reg.c ****     click_ths.lir_click = (uint8_t)val;
2302:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
2303:Inc/lis3dh_reg.c ****   }
2304:Inc/lis3dh_reg.c **** 
2305:Inc/lis3dh_reg.c ****   return ret;
2306:Inc/lis3dh_reg.c **** }
 6212              		.loc 1 2306 1 view .LVU1501
 6213 0016 03B0     		add	sp, sp, #12
 6214              		@ sp needed
 6215              	.LVL468:
 6216              		.loc 1 2306 1 view .LVU1502
 6217 0018 30BD     		pop	{r4, r5, pc}
 6218              	.LVL469:
 6219              	.L262:
2301:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
 6220              		.loc 1 2301 5 is_stmt 1 view .LVU1503
2301:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
 6221              		.loc 1 2301 27 is_stmt 0 view .LVU1504
 6222 001a 0122     		movs	r2, #1
 6223 001c 2A40     		ands	r2, r5
2301:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
 6224              		.loc 1 2301 25 view .LVU1505
 6225 001e D201     		lsls	r2, r2, #7
 6226 0020 6B46     		mov	r3, sp
 6227 0022 1979     		ldrb	r1, [r3, #4]
 6228 0024 7F23     		movs	r3, #127
 6229 0026 0B40     		ands	r3, r1
 6230 0028 1343     		orrs	r3, r2
 6231 002a 6A46     		mov	r2, sp
 6232 002c 1371     		strb	r3, [r2, #4]
2302:Inc/lis3dh_reg.c ****   }
 6233              		.loc 1 2302 5 is_stmt 1 view .LVU1506
2302:Inc/lis3dh_reg.c ****   }
 6234              		.loc 1 2302 11 is_stmt 0 view .LVU1507
 6235 002e 0123     		movs	r3, #1
ARM GAS  /tmp/ccT3btxY.s 			page 154


 6236 0030 01AA     		add	r2, sp, #4
 6237 0032 3A21     		movs	r1, #58
 6238 0034 2000     		movs	r0, r4
 6239              	.LVL470:
2302:Inc/lis3dh_reg.c ****   }
 6240              		.loc 1 2302 11 view .LVU1508
 6241 0036 FFF7FEFF 		bl	lis3dh_write_reg
 6242              	.LVL471:
2305:Inc/lis3dh_reg.c **** }
 6243              		.loc 1 2305 3 is_stmt 1 view .LVU1509
2305:Inc/lis3dh_reg.c **** }
 6244              		.loc 1 2305 10 is_stmt 0 view .LVU1510
 6245 003a ECE7     		b	.L260
 6246              		.cfi_endproc
 6247              	.LFE97:
 6249              		.section	.text.lis3dh_tap_notification_mode_get,"ax",%progbits
 6250              		.align	1
 6251              		.global	lis3dh_tap_notification_mode_get
 6252              		.syntax unified
 6253              		.code	16
 6254              		.thumb_func
 6255              		.fpu softvfp
 6257              	lis3dh_tap_notification_mode_get:
 6258              	.LVL472:
 6259              	.LFB98:
2307:Inc/lis3dh_reg.c **** 
2308:Inc/lis3dh_reg.c **** /**
2309:Inc/lis3dh_reg.c ****   * @brief   If the LIR_Click bit is not set, the interrupt is kept high
2310:Inc/lis3dh_reg.c ****   *          for the duration of the latency window.
2311:Inc/lis3dh_reg.c ****   *          If the LIR_Click bit is set, the interrupt is kept high until the
2312:Inc/lis3dh_reg.c ****   *          CLICK_SRC(39h) register is read.[get]
2313:Inc/lis3dh_reg.c ****   *
2314:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2315:Inc/lis3dh_reg.c ****   * @param  val      Get the values of lir_click in reg CLICK_THS
2316:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2317:Inc/lis3dh_reg.c ****   *
2318:Inc/lis3dh_reg.c ****   */
2319:Inc/lis3dh_reg.c **** int32_t lis3dh_tap_notification_mode_get(stmdev_ctx_t *ctx,
2320:Inc/lis3dh_reg.c ****                                          lis3dh_lir_click_t *val)
2321:Inc/lis3dh_reg.c **** {
 6260              		.loc 1 2321 1 is_stmt 1 view -0
 6261              		.cfi_startproc
 6262              		@ args = 0, pretend = 0, frame = 8
 6263              		@ frame_needed = 0, uses_anonymous_args = 0
 6264              		.loc 1 2321 1 is_stmt 0 view .LVU1512
 6265 0000 30B5     		push	{r4, r5, lr}
 6266              	.LCFI160:
 6267              		.cfi_def_cfa_offset 12
 6268              		.cfi_offset 4, -12
 6269              		.cfi_offset 5, -8
 6270              		.cfi_offset 14, -4
 6271 0002 83B0     		sub	sp, sp, #12
 6272              	.LCFI161:
 6273              		.cfi_def_cfa_offset 24
 6274 0004 0D00     		movs	r5, r1
2322:Inc/lis3dh_reg.c ****   lis3dh_click_ths_t click_ths;
 6275              		.loc 1 2322 3 is_stmt 1 view .LVU1513
ARM GAS  /tmp/ccT3btxY.s 			page 155


2323:Inc/lis3dh_reg.c ****   int32_t ret;
 6276              		.loc 1 2323 3 view .LVU1514
2324:Inc/lis3dh_reg.c **** 
2325:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CLICK_THS, (uint8_t *)&click_ths, 1);
 6277              		.loc 1 2325 3 view .LVU1515
 6278              		.loc 1 2325 9 is_stmt 0 view .LVU1516
 6279 0006 01AC     		add	r4, sp, #4
 6280 0008 0123     		movs	r3, #1
 6281 000a 2200     		movs	r2, r4
 6282 000c 3A21     		movs	r1, #58
 6283              	.LVL473:
 6284              		.loc 1 2325 9 view .LVU1517
 6285 000e FFF7FEFF 		bl	lis3dh_read_reg
 6286              	.LVL474:
2326:Inc/lis3dh_reg.c **** 
2327:Inc/lis3dh_reg.c ****   switch (click_ths.lir_click)
 6287              		.loc 1 2327 3 is_stmt 1 view .LVU1518
 6288              		.loc 1 2327 20 is_stmt 0 view .LVU1519
 6289 0012 2378     		ldrb	r3, [r4]
 6290 0014 DB09     		lsrs	r3, r3, #7
 6291              		.loc 1 2327 3 view .LVU1520
 6292 0016 04D0     		beq	.L264
 6293 0018 012B     		cmp	r3, #1
 6294 001a 06D0     		beq	.L265
2328:Inc/lis3dh_reg.c ****   {
2329:Inc/lis3dh_reg.c ****     case LIS3DH_TAP_PULSED:
2330:Inc/lis3dh_reg.c ****       *val = LIS3DH_TAP_PULSED;
2331:Inc/lis3dh_reg.c ****       break;
2332:Inc/lis3dh_reg.c **** 
2333:Inc/lis3dh_reg.c ****     case LIS3DH_TAP_LATCHED:
2334:Inc/lis3dh_reg.c ****       *val = LIS3DH_TAP_LATCHED;
2335:Inc/lis3dh_reg.c ****       break;
2336:Inc/lis3dh_reg.c **** 
2337:Inc/lis3dh_reg.c ****     default:
2338:Inc/lis3dh_reg.c ****       *val = LIS3DH_TAP_PULSED;
 6295              		.loc 1 2338 7 is_stmt 1 view .LVU1521
 6296              		.loc 1 2338 12 is_stmt 0 view .LVU1522
 6297 001c 0023     		movs	r3, #0
 6298 001e 2B70     		strb	r3, [r5]
2339:Inc/lis3dh_reg.c ****       break;
 6299              		.loc 1 2339 7 is_stmt 1 view .LVU1523
2340:Inc/lis3dh_reg.c ****   }
2341:Inc/lis3dh_reg.c **** 
2342:Inc/lis3dh_reg.c ****   return ret;
 6300              		.loc 1 2342 3 view .LVU1524
 6301              		.loc 1 2342 10 is_stmt 0 view .LVU1525
 6302 0020 01E0     		b	.L263
 6303              	.L264:
2330:Inc/lis3dh_reg.c ****       break;
 6304              		.loc 1 2330 7 is_stmt 1 view .LVU1526
2330:Inc/lis3dh_reg.c ****       break;
 6305              		.loc 1 2330 12 is_stmt 0 view .LVU1527
 6306 0022 0023     		movs	r3, #0
 6307 0024 2B70     		strb	r3, [r5]
2331:Inc/lis3dh_reg.c **** 
 6308              		.loc 1 2331 7 is_stmt 1 view .LVU1528
 6309              	.L263:
ARM GAS  /tmp/ccT3btxY.s 			page 156


2343:Inc/lis3dh_reg.c **** }
 6310              		.loc 1 2343 1 is_stmt 0 view .LVU1529
 6311 0026 03B0     		add	sp, sp, #12
 6312              		@ sp needed
 6313              	.LVL475:
 6314              		.loc 1 2343 1 view .LVU1530
 6315 0028 30BD     		pop	{r4, r5, pc}
 6316              	.LVL476:
 6317              	.L265:
2334:Inc/lis3dh_reg.c ****       break;
 6318              		.loc 1 2334 7 is_stmt 1 view .LVU1531
2334:Inc/lis3dh_reg.c ****       break;
 6319              		.loc 1 2334 12 is_stmt 0 view .LVU1532
 6320 002a 0123     		movs	r3, #1
 6321 002c 2B70     		strb	r3, [r5]
2335:Inc/lis3dh_reg.c **** 
 6322              		.loc 1 2335 7 is_stmt 1 view .LVU1533
 6323 002e FAE7     		b	.L263
 6324              		.cfi_endproc
 6325              	.LFE98:
 6327              		.section	.text.lis3dh_shock_dur_set,"ax",%progbits
 6328              		.align	1
 6329              		.global	lis3dh_shock_dur_set
 6330              		.syntax unified
 6331              		.code	16
 6332              		.thumb_func
 6333              		.fpu softvfp
 6335              	lis3dh_shock_dur_set:
 6336              	.LVL477:
 6337              	.LFB99:
2344:Inc/lis3dh_reg.c **** 
2345:Inc/lis3dh_reg.c **** /**
2346:Inc/lis3dh_reg.c ****   * @brief  The maximum time (1 LSB = 1/ODR) interval that can elapse
2347:Inc/lis3dh_reg.c ****   *         between the start of the click-detection procedure and when the
2348:Inc/lis3dh_reg.c ****   *         acceleration falls back below the threshold.[set]
2349:Inc/lis3dh_reg.c ****   *
2350:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2351:Inc/lis3dh_reg.c ****   * @param  val      change the values of tli in reg TIME_LIMIT
2352:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2353:Inc/lis3dh_reg.c ****   *
2354:Inc/lis3dh_reg.c ****   */
2355:Inc/lis3dh_reg.c **** int32_t lis3dh_shock_dur_set(stmdev_ctx_t *ctx, uint8_t val)
2356:Inc/lis3dh_reg.c **** {
 6338              		.loc 1 2356 1 view -0
 6339              		.cfi_startproc
 6340              		@ args = 0, pretend = 0, frame = 8
 6341              		@ frame_needed = 0, uses_anonymous_args = 0
 6342              		.loc 1 2356 1 is_stmt 0 view .LVU1535
 6343 0000 30B5     		push	{r4, r5, lr}
 6344              	.LCFI162:
 6345              		.cfi_def_cfa_offset 12
 6346              		.cfi_offset 4, -12
 6347              		.cfi_offset 5, -8
 6348              		.cfi_offset 14, -4
 6349 0002 83B0     		sub	sp, sp, #12
 6350              	.LCFI163:
 6351              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccT3btxY.s 			page 157


 6352 0004 0400     		movs	r4, r0
 6353 0006 0D00     		movs	r5, r1
2357:Inc/lis3dh_reg.c ****   lis3dh_time_limit_t time_limit;
 6354              		.loc 1 2357 3 is_stmt 1 view .LVU1536
2358:Inc/lis3dh_reg.c ****   int32_t ret;
 6355              		.loc 1 2358 3 view .LVU1537
2359:Inc/lis3dh_reg.c **** 
2360:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_TIME_LIMIT, (uint8_t *)&time_limit, 1);
 6356              		.loc 1 2360 3 view .LVU1538
 6357              		.loc 1 2360 9 is_stmt 0 view .LVU1539
 6358 0008 0123     		movs	r3, #1
 6359 000a 01AA     		add	r2, sp, #4
 6360 000c 3B21     		movs	r1, #59
 6361              	.LVL478:
 6362              		.loc 1 2360 9 view .LVU1540
 6363 000e FFF7FEFF 		bl	lis3dh_read_reg
 6364              	.LVL479:
2361:Inc/lis3dh_reg.c **** 
2362:Inc/lis3dh_reg.c ****   if (ret == 0)
 6365              		.loc 1 2362 3 is_stmt 1 view .LVU1541
 6366              		.loc 1 2362 6 is_stmt 0 view .LVU1542
 6367 0012 0028     		cmp	r0, #0
 6368 0014 01D0     		beq	.L271
 6369              	.L269:
2363:Inc/lis3dh_reg.c ****   {
2364:Inc/lis3dh_reg.c ****     time_limit.tli = val;
2365:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TIME_LIMIT, (uint8_t *)&time_limit, 1);
2366:Inc/lis3dh_reg.c ****   }
2367:Inc/lis3dh_reg.c **** 
2368:Inc/lis3dh_reg.c ****   return ret;
2369:Inc/lis3dh_reg.c **** }
 6370              		.loc 1 2369 1 view .LVU1543
 6371 0016 03B0     		add	sp, sp, #12
 6372              		@ sp needed
 6373              	.LVL480:
 6374              		.loc 1 2369 1 view .LVU1544
 6375 0018 30BD     		pop	{r4, r5, pc}
 6376              	.LVL481:
 6377              	.L271:
2364:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TIME_LIMIT, (uint8_t *)&time_limit, 1);
 6378              		.loc 1 2364 5 is_stmt 1 view .LVU1545
2364:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TIME_LIMIT, (uint8_t *)&time_limit, 1);
 6379              		.loc 1 2364 20 is_stmt 0 view .LVU1546
 6380 001a 7F22     		movs	r2, #127
 6381 001c 2A40     		ands	r2, r5
 6382 001e 6B46     		mov	r3, sp
 6383 0020 1B79     		ldrb	r3, [r3, #4]
 6384 0022 7F21     		movs	r1, #127
 6385 0024 8B43     		bics	r3, r1
 6386 0026 1343     		orrs	r3, r2
 6387 0028 6A46     		mov	r2, sp
 6388 002a 1371     		strb	r3, [r2, #4]
2365:Inc/lis3dh_reg.c ****   }
 6389              		.loc 1 2365 5 is_stmt 1 view .LVU1547
2365:Inc/lis3dh_reg.c ****   }
 6390              		.loc 1 2365 11 is_stmt 0 view .LVU1548
 6391 002c 0123     		movs	r3, #1
ARM GAS  /tmp/ccT3btxY.s 			page 158


 6392 002e 01AA     		add	r2, sp, #4
 6393 0030 4439     		subs	r1, r1, #68
 6394 0032 2000     		movs	r0, r4
 6395              	.LVL482:
2365:Inc/lis3dh_reg.c ****   }
 6396              		.loc 1 2365 11 view .LVU1549
 6397 0034 FFF7FEFF 		bl	lis3dh_write_reg
 6398              	.LVL483:
2368:Inc/lis3dh_reg.c **** }
 6399              		.loc 1 2368 3 is_stmt 1 view .LVU1550
2368:Inc/lis3dh_reg.c **** }
 6400              		.loc 1 2368 10 is_stmt 0 view .LVU1551
 6401 0038 EDE7     		b	.L269
 6402              		.cfi_endproc
 6403              	.LFE99:
 6405              		.section	.text.lis3dh_shock_dur_get,"ax",%progbits
 6406              		.align	1
 6407              		.global	lis3dh_shock_dur_get
 6408              		.syntax unified
 6409              		.code	16
 6410              		.thumb_func
 6411              		.fpu softvfp
 6413              	lis3dh_shock_dur_get:
 6414              	.LVL484:
 6415              	.LFB100:
2370:Inc/lis3dh_reg.c **** 
2371:Inc/lis3dh_reg.c **** /**
2372:Inc/lis3dh_reg.c ****   * @brief  The maximum time (1 LSB = 1/ODR) interval that can elapse between
2373:Inc/lis3dh_reg.c ****   *         the start of the click-detection procedure and when the
2374:Inc/lis3dh_reg.c ****   *         acceleration falls back below the threshold.[get]
2375:Inc/lis3dh_reg.c ****   *
2376:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2377:Inc/lis3dh_reg.c ****   * @param  val      change the values of tli in reg TIME_LIMIT
2378:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2379:Inc/lis3dh_reg.c ****   *
2380:Inc/lis3dh_reg.c ****   */
2381:Inc/lis3dh_reg.c **** int32_t lis3dh_shock_dur_get(stmdev_ctx_t *ctx, uint8_t *val)
2382:Inc/lis3dh_reg.c **** {
 6416              		.loc 1 2382 1 is_stmt 1 view -0
 6417              		.cfi_startproc
 6418              		@ args = 0, pretend = 0, frame = 8
 6419              		@ frame_needed = 0, uses_anonymous_args = 0
 6420              		.loc 1 2382 1 is_stmt 0 view .LVU1553
 6421 0000 30B5     		push	{r4, r5, lr}
 6422              	.LCFI164:
 6423              		.cfi_def_cfa_offset 12
 6424              		.cfi_offset 4, -12
 6425              		.cfi_offset 5, -8
 6426              		.cfi_offset 14, -4
 6427 0002 83B0     		sub	sp, sp, #12
 6428              	.LCFI165:
 6429              		.cfi_def_cfa_offset 24
 6430 0004 0C00     		movs	r4, r1
2383:Inc/lis3dh_reg.c ****   lis3dh_time_limit_t time_limit;
 6431              		.loc 1 2383 3 is_stmt 1 view .LVU1554
2384:Inc/lis3dh_reg.c ****   int32_t ret;
 6432              		.loc 1 2384 3 view .LVU1555
ARM GAS  /tmp/ccT3btxY.s 			page 159


2385:Inc/lis3dh_reg.c **** 
2386:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_TIME_LIMIT, (uint8_t *)&time_limit, 1);
 6433              		.loc 1 2386 3 view .LVU1556
 6434              		.loc 1 2386 9 is_stmt 0 view .LVU1557
 6435 0006 01AD     		add	r5, sp, #4
 6436 0008 0123     		movs	r3, #1
 6437 000a 2A00     		movs	r2, r5
 6438 000c 3B21     		movs	r1, #59
 6439              	.LVL485:
 6440              		.loc 1 2386 9 view .LVU1558
 6441 000e FFF7FEFF 		bl	lis3dh_read_reg
 6442              	.LVL486:
2387:Inc/lis3dh_reg.c ****   *val = (uint8_t)time_limit.tli;
 6443              		.loc 1 2387 3 is_stmt 1 view .LVU1559
 6444              		.loc 1 2387 29 is_stmt 0 view .LVU1560
 6445 0012 2B78     		ldrb	r3, [r5]
 6446 0014 5B06     		lsls	r3, r3, #25
 6447 0016 5B0E     		lsrs	r3, r3, #25
 6448              		.loc 1 2387 8 view .LVU1561
 6449 0018 2370     		strb	r3, [r4]
2388:Inc/lis3dh_reg.c **** 
2389:Inc/lis3dh_reg.c ****   return ret;
 6450              		.loc 1 2389 3 is_stmt 1 view .LVU1562
2390:Inc/lis3dh_reg.c **** }
 6451              		.loc 1 2390 1 is_stmt 0 view .LVU1563
 6452 001a 03B0     		add	sp, sp, #12
 6453              		@ sp needed
 6454              	.LVL487:
 6455              		.loc 1 2390 1 view .LVU1564
 6456 001c 30BD     		pop	{r4, r5, pc}
 6457              		.cfi_endproc
 6458              	.LFE100:
 6460              		.section	.text.lis3dh_quiet_dur_set,"ax",%progbits
 6461              		.align	1
 6462              		.global	lis3dh_quiet_dur_set
 6463              		.syntax unified
 6464              		.code	16
 6465              		.thumb_func
 6466              		.fpu softvfp
 6468              	lis3dh_quiet_dur_set:
 6469              	.LVL488:
 6470              	.LFB101:
2391:Inc/lis3dh_reg.c **** 
2392:Inc/lis3dh_reg.c **** /**
2393:Inc/lis3dh_reg.c ****   * @brief  The time (1 LSB = 1/ODR) interval that starts after the first
2394:Inc/lis3dh_reg.c ****   *         click detection where the click-detection procedure is
2395:Inc/lis3dh_reg.c ****   *         disabled, in cases where the device is configured for
2396:Inc/lis3dh_reg.c ****   *         double-click detection.[set]
2397:Inc/lis3dh_reg.c ****   *
2398:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2399:Inc/lis3dh_reg.c ****   * @param  val      change the values of tla in reg TIME_LATENCY
2400:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2401:Inc/lis3dh_reg.c ****   *
2402:Inc/lis3dh_reg.c ****   */
2403:Inc/lis3dh_reg.c **** int32_t lis3dh_quiet_dur_set(stmdev_ctx_t *ctx, uint8_t val)
2404:Inc/lis3dh_reg.c **** {
 6471              		.loc 1 2404 1 is_stmt 1 view -0
ARM GAS  /tmp/ccT3btxY.s 			page 160


 6472              		.cfi_startproc
 6473              		@ args = 0, pretend = 0, frame = 8
 6474              		@ frame_needed = 0, uses_anonymous_args = 0
 6475              		.loc 1 2404 1 is_stmt 0 view .LVU1566
 6476 0000 30B5     		push	{r4, r5, lr}
 6477              	.LCFI166:
 6478              		.cfi_def_cfa_offset 12
 6479              		.cfi_offset 4, -12
 6480              		.cfi_offset 5, -8
 6481              		.cfi_offset 14, -4
 6482 0002 83B0     		sub	sp, sp, #12
 6483              	.LCFI167:
 6484              		.cfi_def_cfa_offset 24
 6485 0004 0400     		movs	r4, r0
 6486 0006 0D00     		movs	r5, r1
2405:Inc/lis3dh_reg.c ****   lis3dh_time_latency_t time_latency;
 6487              		.loc 1 2405 3 is_stmt 1 view .LVU1567
2406:Inc/lis3dh_reg.c ****   int32_t ret;
 6488              		.loc 1 2406 3 view .LVU1568
2407:Inc/lis3dh_reg.c **** 
2408:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_TIME_LATENCY,
 6489              		.loc 1 2408 3 view .LVU1569
 6490              		.loc 1 2408 9 is_stmt 0 view .LVU1570
 6491 0008 0123     		movs	r3, #1
 6492 000a 01AA     		add	r2, sp, #4
 6493 000c 3C21     		movs	r1, #60
 6494              	.LVL489:
 6495              		.loc 1 2408 9 view .LVU1571
 6496 000e FFF7FEFF 		bl	lis3dh_read_reg
 6497              	.LVL490:
2409:Inc/lis3dh_reg.c ****                         (uint8_t *)&time_latency, 1);
2410:Inc/lis3dh_reg.c **** 
2411:Inc/lis3dh_reg.c ****   if (ret == 0)
 6498              		.loc 1 2411 3 is_stmt 1 view .LVU1572
 6499              		.loc 1 2411 6 is_stmt 0 view .LVU1573
 6500 0012 0028     		cmp	r0, #0
 6501 0014 01D0     		beq	.L275
 6502              	.L273:
2412:Inc/lis3dh_reg.c ****   {
2413:Inc/lis3dh_reg.c ****     time_latency.tla = val;
2414:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TIME_LATENCY,
2415:Inc/lis3dh_reg.c ****                            (uint8_t *)&time_latency, 1);
2416:Inc/lis3dh_reg.c ****   }
2417:Inc/lis3dh_reg.c **** 
2418:Inc/lis3dh_reg.c ****   return ret;
2419:Inc/lis3dh_reg.c **** }
 6503              		.loc 1 2419 1 view .LVU1574
 6504 0016 03B0     		add	sp, sp, #12
 6505              		@ sp needed
 6506              	.LVL491:
 6507              		.loc 1 2419 1 view .LVU1575
 6508 0018 30BD     		pop	{r4, r5, pc}
 6509              	.LVL492:
 6510              	.L275:
2413:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TIME_LATENCY,
 6511              		.loc 1 2413 5 is_stmt 1 view .LVU1576
2413:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TIME_LATENCY,
ARM GAS  /tmp/ccT3btxY.s 			page 161


 6512              		.loc 1 2413 22 is_stmt 0 view .LVU1577
 6513 001a 01AA     		add	r2, sp, #4
 6514 001c 1570     		strb	r5, [r2]
2414:Inc/lis3dh_reg.c ****                            (uint8_t *)&time_latency, 1);
 6515              		.loc 1 2414 5 is_stmt 1 view .LVU1578
2414:Inc/lis3dh_reg.c ****                            (uint8_t *)&time_latency, 1);
 6516              		.loc 1 2414 11 is_stmt 0 view .LVU1579
 6517 001e 0123     		movs	r3, #1
 6518 0020 3C21     		movs	r1, #60
 6519 0022 2000     		movs	r0, r4
 6520              	.LVL493:
2414:Inc/lis3dh_reg.c ****                            (uint8_t *)&time_latency, 1);
 6521              		.loc 1 2414 11 view .LVU1580
 6522 0024 FFF7FEFF 		bl	lis3dh_write_reg
 6523              	.LVL494:
2418:Inc/lis3dh_reg.c **** }
 6524              		.loc 1 2418 3 is_stmt 1 view .LVU1581
2418:Inc/lis3dh_reg.c **** }
 6525              		.loc 1 2418 10 is_stmt 0 view .LVU1582
 6526 0028 F5E7     		b	.L273
 6527              		.cfi_endproc
 6528              	.LFE101:
 6530              		.section	.text.lis3dh_quiet_dur_get,"ax",%progbits
 6531              		.align	1
 6532              		.global	lis3dh_quiet_dur_get
 6533              		.syntax unified
 6534              		.code	16
 6535              		.thumb_func
 6536              		.fpu softvfp
 6538              	lis3dh_quiet_dur_get:
 6539              	.LVL495:
 6540              	.LFB102:
2420:Inc/lis3dh_reg.c **** 
2421:Inc/lis3dh_reg.c **** /**
2422:Inc/lis3dh_reg.c ****   * @brief  The time (1 LSB = 1/ODR) interval that starts after the first
2423:Inc/lis3dh_reg.c ****   *         click detection where the click-detection procedure is
2424:Inc/lis3dh_reg.c ****   *         disabled, in cases where the device is configured for
2425:Inc/lis3dh_reg.c ****   *         double-click detection.[get]
2426:Inc/lis3dh_reg.c ****   *
2427:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2428:Inc/lis3dh_reg.c ****   * @param  val      change the values of tla in reg TIME_LATENCY
2429:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2430:Inc/lis3dh_reg.c ****   *
2431:Inc/lis3dh_reg.c ****   */
2432:Inc/lis3dh_reg.c **** int32_t lis3dh_quiet_dur_get(stmdev_ctx_t *ctx, uint8_t *val)
2433:Inc/lis3dh_reg.c **** {
 6541              		.loc 1 2433 1 is_stmt 1 view -0
 6542              		.cfi_startproc
 6543              		@ args = 0, pretend = 0, frame = 8
 6544              		@ frame_needed = 0, uses_anonymous_args = 0
 6545              		.loc 1 2433 1 is_stmt 0 view .LVU1584
 6546 0000 30B5     		push	{r4, r5, lr}
 6547              	.LCFI168:
 6548              		.cfi_def_cfa_offset 12
 6549              		.cfi_offset 4, -12
 6550              		.cfi_offset 5, -8
 6551              		.cfi_offset 14, -4
ARM GAS  /tmp/ccT3btxY.s 			page 162


 6552 0002 83B0     		sub	sp, sp, #12
 6553              	.LCFI169:
 6554              		.cfi_def_cfa_offset 24
 6555 0004 0C00     		movs	r4, r1
2434:Inc/lis3dh_reg.c ****   lis3dh_time_latency_t time_latency;
 6556              		.loc 1 2434 3 is_stmt 1 view .LVU1585
2435:Inc/lis3dh_reg.c ****   int32_t ret;
 6557              		.loc 1 2435 3 view .LVU1586
2436:Inc/lis3dh_reg.c **** 
2437:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_TIME_LATENCY,
 6558              		.loc 1 2437 3 view .LVU1587
 6559              		.loc 1 2437 9 is_stmt 0 view .LVU1588
 6560 0006 01AD     		add	r5, sp, #4
 6561 0008 0123     		movs	r3, #1
 6562 000a 2A00     		movs	r2, r5
 6563 000c 3C21     		movs	r1, #60
 6564              	.LVL496:
 6565              		.loc 1 2437 9 view .LVU1589
 6566 000e FFF7FEFF 		bl	lis3dh_read_reg
 6567              	.LVL497:
2438:Inc/lis3dh_reg.c ****                         (uint8_t *)&time_latency, 1);
2439:Inc/lis3dh_reg.c ****   *val = (uint8_t)time_latency.tla;
 6568              		.loc 1 2439 3 is_stmt 1 view .LVU1590
 6569              		.loc 1 2439 31 is_stmt 0 view .LVU1591
 6570 0012 2B78     		ldrb	r3, [r5]
 6571              		.loc 1 2439 8 view .LVU1592
 6572 0014 2370     		strb	r3, [r4]
2440:Inc/lis3dh_reg.c **** 
2441:Inc/lis3dh_reg.c ****   return ret;
 6573              		.loc 1 2441 3 is_stmt 1 view .LVU1593
2442:Inc/lis3dh_reg.c **** }
 6574              		.loc 1 2442 1 is_stmt 0 view .LVU1594
 6575 0016 03B0     		add	sp, sp, #12
 6576              		@ sp needed
 6577              	.LVL498:
 6578              		.loc 1 2442 1 view .LVU1595
 6579 0018 30BD     		pop	{r4, r5, pc}
 6580              		.cfi_endproc
 6581              	.LFE102:
 6583              		.section	.text.lis3dh_double_tap_timeout_set,"ax",%progbits
 6584              		.align	1
 6585              		.global	lis3dh_double_tap_timeout_set
 6586              		.syntax unified
 6587              		.code	16
 6588              		.thumb_func
 6589              		.fpu softvfp
 6591              	lis3dh_double_tap_timeout_set:
 6592              	.LVL499:
 6593              	.LFB103:
2443:Inc/lis3dh_reg.c **** 
2444:Inc/lis3dh_reg.c **** /**
2445:Inc/lis3dh_reg.c ****   * @brief  The maximum interval of time (1 LSB = 1/ODR) that can elapse
2446:Inc/lis3dh_reg.c ****   *         after the end of the latency interval in which the click-detection
2447:Inc/lis3dh_reg.c ****   *         procedure can start, in cases where the device is configured
2448:Inc/lis3dh_reg.c ****   *         for double-click detection.[set]
2449:Inc/lis3dh_reg.c ****   *
2450:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
ARM GAS  /tmp/ccT3btxY.s 			page 163


2451:Inc/lis3dh_reg.c ****   * @param  val      change the values of tw in reg TIME_WINDOW
2452:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2453:Inc/lis3dh_reg.c ****   *
2454:Inc/lis3dh_reg.c ****   */
2455:Inc/lis3dh_reg.c **** int32_t lis3dh_double_tap_timeout_set(stmdev_ctx_t *ctx, uint8_t val)
2456:Inc/lis3dh_reg.c **** {
 6594              		.loc 1 2456 1 is_stmt 1 view -0
 6595              		.cfi_startproc
 6596              		@ args = 0, pretend = 0, frame = 8
 6597              		@ frame_needed = 0, uses_anonymous_args = 0
 6598              		.loc 1 2456 1 is_stmt 0 view .LVU1597
 6599 0000 30B5     		push	{r4, r5, lr}
 6600              	.LCFI170:
 6601              		.cfi_def_cfa_offset 12
 6602              		.cfi_offset 4, -12
 6603              		.cfi_offset 5, -8
 6604              		.cfi_offset 14, -4
 6605 0002 83B0     		sub	sp, sp, #12
 6606              	.LCFI171:
 6607              		.cfi_def_cfa_offset 24
 6608 0004 0400     		movs	r4, r0
 6609 0006 0D00     		movs	r5, r1
2457:Inc/lis3dh_reg.c ****   lis3dh_time_window_t time_window;
 6610              		.loc 1 2457 3 is_stmt 1 view .LVU1598
2458:Inc/lis3dh_reg.c ****   int32_t ret;
 6611              		.loc 1 2458 3 view .LVU1599
2459:Inc/lis3dh_reg.c **** 
2460:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_TIME_WINDOW,
 6612              		.loc 1 2460 3 view .LVU1600
 6613              		.loc 1 2460 9 is_stmt 0 view .LVU1601
 6614 0008 0123     		movs	r3, #1
 6615 000a 01AA     		add	r2, sp, #4
 6616 000c 3D21     		movs	r1, #61
 6617              	.LVL500:
 6618              		.loc 1 2460 9 view .LVU1602
 6619 000e FFF7FEFF 		bl	lis3dh_read_reg
 6620              	.LVL501:
2461:Inc/lis3dh_reg.c ****                         (uint8_t *)&time_window, 1);
2462:Inc/lis3dh_reg.c **** 
2463:Inc/lis3dh_reg.c ****   if (ret == 0)
 6621              		.loc 1 2463 3 is_stmt 1 view .LVU1603
 6622              		.loc 1 2463 6 is_stmt 0 view .LVU1604
 6623 0012 0028     		cmp	r0, #0
 6624 0014 01D0     		beq	.L279
 6625              	.L277:
2464:Inc/lis3dh_reg.c ****   {
2465:Inc/lis3dh_reg.c ****     time_window.tw = val;
2466:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TIME_WINDOW,
2467:Inc/lis3dh_reg.c ****                            (uint8_t *)&time_window, 1);
2468:Inc/lis3dh_reg.c ****   }
2469:Inc/lis3dh_reg.c **** 
2470:Inc/lis3dh_reg.c ****   return ret;
2471:Inc/lis3dh_reg.c **** }
 6626              		.loc 1 2471 1 view .LVU1605
 6627 0016 03B0     		add	sp, sp, #12
 6628              		@ sp needed
 6629              	.LVL502:
ARM GAS  /tmp/ccT3btxY.s 			page 164


 6630              		.loc 1 2471 1 view .LVU1606
 6631 0018 30BD     		pop	{r4, r5, pc}
 6632              	.LVL503:
 6633              	.L279:
2465:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TIME_WINDOW,
 6634              		.loc 1 2465 5 is_stmt 1 view .LVU1607
2465:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_TIME_WINDOW,
 6635              		.loc 1 2465 20 is_stmt 0 view .LVU1608
 6636 001a 01AA     		add	r2, sp, #4
 6637 001c 1570     		strb	r5, [r2]
2466:Inc/lis3dh_reg.c ****                            (uint8_t *)&time_window, 1);
 6638              		.loc 1 2466 5 is_stmt 1 view .LVU1609
2466:Inc/lis3dh_reg.c ****                            (uint8_t *)&time_window, 1);
 6639              		.loc 1 2466 11 is_stmt 0 view .LVU1610
 6640 001e 0123     		movs	r3, #1
 6641 0020 3D21     		movs	r1, #61
 6642 0022 2000     		movs	r0, r4
 6643              	.LVL504:
2466:Inc/lis3dh_reg.c ****                            (uint8_t *)&time_window, 1);
 6644              		.loc 1 2466 11 view .LVU1611
 6645 0024 FFF7FEFF 		bl	lis3dh_write_reg
 6646              	.LVL505:
2470:Inc/lis3dh_reg.c **** }
 6647              		.loc 1 2470 3 is_stmt 1 view .LVU1612
2470:Inc/lis3dh_reg.c **** }
 6648              		.loc 1 2470 10 is_stmt 0 view .LVU1613
 6649 0028 F5E7     		b	.L277
 6650              		.cfi_endproc
 6651              	.LFE103:
 6653              		.section	.text.lis3dh_double_tap_timeout_get,"ax",%progbits
 6654              		.align	1
 6655              		.global	lis3dh_double_tap_timeout_get
 6656              		.syntax unified
 6657              		.code	16
 6658              		.thumb_func
 6659              		.fpu softvfp
 6661              	lis3dh_double_tap_timeout_get:
 6662              	.LVL506:
 6663              	.LFB104:
2472:Inc/lis3dh_reg.c **** 
2473:Inc/lis3dh_reg.c **** /**
2474:Inc/lis3dh_reg.c ****   * @brief  The maximum interval of time (1 LSB = 1/ODR) that can elapse
2475:Inc/lis3dh_reg.c ****   *         after the end of the latency interval in which the
2476:Inc/lis3dh_reg.c ****   *         click-detection procedure can start, in cases where the device
2477:Inc/lis3dh_reg.c ****   *         is configured for double-click detection.[get]
2478:Inc/lis3dh_reg.c ****   *
2479:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2480:Inc/lis3dh_reg.c ****   * @param  val      change the values of tw in reg TIME_WINDOW
2481:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2482:Inc/lis3dh_reg.c ****   *
2483:Inc/lis3dh_reg.c ****   */
2484:Inc/lis3dh_reg.c **** int32_t lis3dh_double_tap_timeout_get(stmdev_ctx_t *ctx, uint8_t *val)
2485:Inc/lis3dh_reg.c **** {
 6664              		.loc 1 2485 1 is_stmt 1 view -0
 6665              		.cfi_startproc
 6666              		@ args = 0, pretend = 0, frame = 8
 6667              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccT3btxY.s 			page 165


 6668              		.loc 1 2485 1 is_stmt 0 view .LVU1615
 6669 0000 30B5     		push	{r4, r5, lr}
 6670              	.LCFI172:
 6671              		.cfi_def_cfa_offset 12
 6672              		.cfi_offset 4, -12
 6673              		.cfi_offset 5, -8
 6674              		.cfi_offset 14, -4
 6675 0002 83B0     		sub	sp, sp, #12
 6676              	.LCFI173:
 6677              		.cfi_def_cfa_offset 24
 6678 0004 0C00     		movs	r4, r1
2486:Inc/lis3dh_reg.c ****   lis3dh_time_window_t time_window;
 6679              		.loc 1 2486 3 is_stmt 1 view .LVU1616
2487:Inc/lis3dh_reg.c ****   int32_t ret;
 6680              		.loc 1 2487 3 view .LVU1617
2488:Inc/lis3dh_reg.c **** 
2489:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_TIME_WINDOW,
 6681              		.loc 1 2489 3 view .LVU1618
 6682              		.loc 1 2489 9 is_stmt 0 view .LVU1619
 6683 0006 01AD     		add	r5, sp, #4
 6684 0008 0123     		movs	r3, #1
 6685 000a 2A00     		movs	r2, r5
 6686 000c 3D21     		movs	r1, #61
 6687              	.LVL507:
 6688              		.loc 1 2489 9 view .LVU1620
 6689 000e FFF7FEFF 		bl	lis3dh_read_reg
 6690              	.LVL508:
2490:Inc/lis3dh_reg.c ****                         (uint8_t *)&time_window, 1);
2491:Inc/lis3dh_reg.c ****   *val = (uint8_t)time_window.tw;
 6691              		.loc 1 2491 3 is_stmt 1 view .LVU1621
 6692              		.loc 1 2491 30 is_stmt 0 view .LVU1622
 6693 0012 2B78     		ldrb	r3, [r5]
 6694              		.loc 1 2491 8 view .LVU1623
 6695 0014 2370     		strb	r3, [r4]
2492:Inc/lis3dh_reg.c **** 
2493:Inc/lis3dh_reg.c ****   return ret;
 6696              		.loc 1 2493 3 is_stmt 1 view .LVU1624
2494:Inc/lis3dh_reg.c **** }
 6697              		.loc 1 2494 1 is_stmt 0 view .LVU1625
 6698 0016 03B0     		add	sp, sp, #12
 6699              		@ sp needed
 6700              	.LVL509:
 6701              		.loc 1 2494 1 view .LVU1626
 6702 0018 30BD     		pop	{r4, r5, pc}
 6703              		.cfi_endproc
 6704              	.LFE104:
 6706              		.section	.text.lis3dh_act_threshold_set,"ax",%progbits
 6707              		.align	1
 6708              		.global	lis3dh_act_threshold_set
 6709              		.syntax unified
 6710              		.code	16
 6711              		.thumb_func
 6712              		.fpu softvfp
 6714              	lis3dh_act_threshold_set:
 6715              	.LVL510:
 6716              	.LFB105:
2495:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 166


2496:Inc/lis3dh_reg.c **** /**
2497:Inc/lis3dh_reg.c ****   * @}
2498:Inc/lis3dh_reg.c ****   *
2499:Inc/lis3dh_reg.c ****   */
2500:Inc/lis3dh_reg.c **** 
2501:Inc/lis3dh_reg.c **** /**
2502:Inc/lis3dh_reg.c ****   * @defgroup  LIS3DH_Activity_inactivity
2503:Inc/lis3dh_reg.c ****   * @brief     This section group all the functions concerning activity
2504:Inc/lis3dh_reg.c ****   *            inactivity functionality
2505:Inc/lis3dh_reg.c ****   * @{
2506:Inc/lis3dh_reg.c ****   *
2507:Inc/lis3dh_reg.c ****   */
2508:Inc/lis3dh_reg.c **** 
2509:Inc/lis3dh_reg.c **** /**
2510:Inc/lis3dh_reg.c ****   * @brief    Sleep-to-wake, return-to-sleep activation threshold in
2511:Inc/lis3dh_reg.c ****   *           low-power mode.[set]
2512:Inc/lis3dh_reg.c ****   *           1 LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g
2513:Inc/lis3dh_reg.c ****   *
2514:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2515:Inc/lis3dh_reg.c ****   * @param  val      change the values of acth in reg ACT_THS
2516:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2517:Inc/lis3dh_reg.c ****   *
2518:Inc/lis3dh_reg.c ****   */
2519:Inc/lis3dh_reg.c **** int32_t lis3dh_act_threshold_set(stmdev_ctx_t *ctx, uint8_t val)
2520:Inc/lis3dh_reg.c **** {
 6717              		.loc 1 2520 1 is_stmt 1 view -0
 6718              		.cfi_startproc
 6719              		@ args = 0, pretend = 0, frame = 8
 6720              		@ frame_needed = 0, uses_anonymous_args = 0
 6721              		.loc 1 2520 1 is_stmt 0 view .LVU1628
 6722 0000 30B5     		push	{r4, r5, lr}
 6723              	.LCFI174:
 6724              		.cfi_def_cfa_offset 12
 6725              		.cfi_offset 4, -12
 6726              		.cfi_offset 5, -8
 6727              		.cfi_offset 14, -4
 6728 0002 83B0     		sub	sp, sp, #12
 6729              	.LCFI175:
 6730              		.cfi_def_cfa_offset 24
 6731 0004 0400     		movs	r4, r0
 6732 0006 0D00     		movs	r5, r1
2521:Inc/lis3dh_reg.c ****   lis3dh_act_ths_t act_ths;
 6733              		.loc 1 2521 3 is_stmt 1 view .LVU1629
2522:Inc/lis3dh_reg.c ****   int32_t ret;
 6734              		.loc 1 2522 3 view .LVU1630
2523:Inc/lis3dh_reg.c **** 
2524:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_ACT_THS, (uint8_t *)&act_ths, 1);
 6735              		.loc 1 2524 3 view .LVU1631
 6736              		.loc 1 2524 9 is_stmt 0 view .LVU1632
 6737 0008 0123     		movs	r3, #1
 6738 000a 01AA     		add	r2, sp, #4
 6739 000c 3E21     		movs	r1, #62
 6740              	.LVL511:
 6741              		.loc 1 2524 9 view .LVU1633
 6742 000e FFF7FEFF 		bl	lis3dh_read_reg
 6743              	.LVL512:
2525:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 167


2526:Inc/lis3dh_reg.c ****   if (ret == 0)
 6744              		.loc 1 2526 3 is_stmt 1 view .LVU1634
 6745              		.loc 1 2526 6 is_stmt 0 view .LVU1635
 6746 0012 0028     		cmp	r0, #0
 6747 0014 01D0     		beq	.L283
 6748              	.L281:
2527:Inc/lis3dh_reg.c ****   {
2528:Inc/lis3dh_reg.c ****     act_ths.acth = val;
2529:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_ACT_THS, (uint8_t *)&act_ths, 1);
2530:Inc/lis3dh_reg.c ****   }
2531:Inc/lis3dh_reg.c **** 
2532:Inc/lis3dh_reg.c ****   return ret;
2533:Inc/lis3dh_reg.c **** }
 6749              		.loc 1 2533 1 view .LVU1636
 6750 0016 03B0     		add	sp, sp, #12
 6751              		@ sp needed
 6752              	.LVL513:
 6753              		.loc 1 2533 1 view .LVU1637
 6754 0018 30BD     		pop	{r4, r5, pc}
 6755              	.LVL514:
 6756              	.L283:
2528:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_ACT_THS, (uint8_t *)&act_ths, 1);
 6757              		.loc 1 2528 5 is_stmt 1 view .LVU1638
2528:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_ACT_THS, (uint8_t *)&act_ths, 1);
 6758              		.loc 1 2528 18 is_stmt 0 view .LVU1639
 6759 001a 7F22     		movs	r2, #127
 6760 001c 2A40     		ands	r2, r5
 6761 001e 6B46     		mov	r3, sp
 6762 0020 1B79     		ldrb	r3, [r3, #4]
 6763 0022 7F21     		movs	r1, #127
 6764 0024 8B43     		bics	r3, r1
 6765 0026 1343     		orrs	r3, r2
 6766 0028 6A46     		mov	r2, sp
 6767 002a 1371     		strb	r3, [r2, #4]
2529:Inc/lis3dh_reg.c ****   }
 6768              		.loc 1 2529 5 is_stmt 1 view .LVU1640
2529:Inc/lis3dh_reg.c ****   }
 6769              		.loc 1 2529 11 is_stmt 0 view .LVU1641
 6770 002c 0123     		movs	r3, #1
 6771 002e 01AA     		add	r2, sp, #4
 6772 0030 4139     		subs	r1, r1, #65
 6773 0032 2000     		movs	r0, r4
 6774              	.LVL515:
2529:Inc/lis3dh_reg.c ****   }
 6775              		.loc 1 2529 11 view .LVU1642
 6776 0034 FFF7FEFF 		bl	lis3dh_write_reg
 6777              	.LVL516:
2532:Inc/lis3dh_reg.c **** }
 6778              		.loc 1 2532 3 is_stmt 1 view .LVU1643
2532:Inc/lis3dh_reg.c **** }
 6779              		.loc 1 2532 10 is_stmt 0 view .LVU1644
 6780 0038 EDE7     		b	.L281
 6781              		.cfi_endproc
 6782              	.LFE105:
 6784              		.section	.text.lis3dh_act_threshold_get,"ax",%progbits
 6785              		.align	1
 6786              		.global	lis3dh_act_threshold_get
ARM GAS  /tmp/ccT3btxY.s 			page 168


 6787              		.syntax unified
 6788              		.code	16
 6789              		.thumb_func
 6790              		.fpu softvfp
 6792              	lis3dh_act_threshold_get:
 6793              	.LVL517:
 6794              	.LFB106:
2534:Inc/lis3dh_reg.c **** 
2535:Inc/lis3dh_reg.c **** /**
2536:Inc/lis3dh_reg.c ****   * @brief  Sleep-to-wake, return-to-sleep activation threshold in low-power
2537:Inc/lis3dh_reg.c ****   *         mode.[get]
2538:Inc/lis3dh_reg.c ****   *         1 LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g
2539:Inc/lis3dh_reg.c ****   *
2540:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2541:Inc/lis3dh_reg.c ****   * @param  val      change the values of acth in reg ACT_THS
2542:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2543:Inc/lis3dh_reg.c ****   *
2544:Inc/lis3dh_reg.c ****   */
2545:Inc/lis3dh_reg.c **** int32_t lis3dh_act_threshold_get(stmdev_ctx_t *ctx, uint8_t *val)
2546:Inc/lis3dh_reg.c **** {
 6795              		.loc 1 2546 1 is_stmt 1 view -0
 6796              		.cfi_startproc
 6797              		@ args = 0, pretend = 0, frame = 8
 6798              		@ frame_needed = 0, uses_anonymous_args = 0
 6799              		.loc 1 2546 1 is_stmt 0 view .LVU1646
 6800 0000 30B5     		push	{r4, r5, lr}
 6801              	.LCFI176:
 6802              		.cfi_def_cfa_offset 12
 6803              		.cfi_offset 4, -12
 6804              		.cfi_offset 5, -8
 6805              		.cfi_offset 14, -4
 6806 0002 83B0     		sub	sp, sp, #12
 6807              	.LCFI177:
 6808              		.cfi_def_cfa_offset 24
 6809 0004 0C00     		movs	r4, r1
2547:Inc/lis3dh_reg.c ****   lis3dh_act_ths_t act_ths;
 6810              		.loc 1 2547 3 is_stmt 1 view .LVU1647
2548:Inc/lis3dh_reg.c ****   int32_t ret;
 6811              		.loc 1 2548 3 view .LVU1648
2549:Inc/lis3dh_reg.c **** 
2550:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_ACT_THS, (uint8_t *)&act_ths, 1);
 6812              		.loc 1 2550 3 view .LVU1649
 6813              		.loc 1 2550 9 is_stmt 0 view .LVU1650
 6814 0006 01AD     		add	r5, sp, #4
 6815 0008 0123     		movs	r3, #1
 6816 000a 2A00     		movs	r2, r5
 6817 000c 3E21     		movs	r1, #62
 6818              	.LVL518:
 6819              		.loc 1 2550 9 view .LVU1651
 6820 000e FFF7FEFF 		bl	lis3dh_read_reg
 6821              	.LVL519:
2551:Inc/lis3dh_reg.c ****   *val = (uint8_t)act_ths.acth;
 6822              		.loc 1 2551 3 is_stmt 1 view .LVU1652
 6823              		.loc 1 2551 26 is_stmt 0 view .LVU1653
 6824 0012 2B78     		ldrb	r3, [r5]
 6825 0014 5B06     		lsls	r3, r3, #25
 6826 0016 5B0E     		lsrs	r3, r3, #25
ARM GAS  /tmp/ccT3btxY.s 			page 169


 6827              		.loc 1 2551 8 view .LVU1654
 6828 0018 2370     		strb	r3, [r4]
2552:Inc/lis3dh_reg.c **** 
2553:Inc/lis3dh_reg.c ****   return ret;
 6829              		.loc 1 2553 3 is_stmt 1 view .LVU1655
2554:Inc/lis3dh_reg.c **** }
 6830              		.loc 1 2554 1 is_stmt 0 view .LVU1656
 6831 001a 03B0     		add	sp, sp, #12
 6832              		@ sp needed
 6833              	.LVL520:
 6834              		.loc 1 2554 1 view .LVU1657
 6835 001c 30BD     		pop	{r4, r5, pc}
 6836              		.cfi_endproc
 6837              	.LFE106:
 6839              		.section	.text.lis3dh_act_timeout_set,"ax",%progbits
 6840              		.align	1
 6841              		.global	lis3dh_act_timeout_set
 6842              		.syntax unified
 6843              		.code	16
 6844              		.thumb_func
 6845              		.fpu softvfp
 6847              	lis3dh_act_timeout_set:
 6848              	.LVL521:
 6849              	.LFB107:
2555:Inc/lis3dh_reg.c **** 
2556:Inc/lis3dh_reg.c **** /**
2557:Inc/lis3dh_reg.c ****   * @brief  Sleep-to-wake, return-to-sleep.[set]
2558:Inc/lis3dh_reg.c ****   *         duration = (8*1[LSb]+1)/ODR
2559:Inc/lis3dh_reg.c ****   *
2560:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2561:Inc/lis3dh_reg.c ****   * @param  val      change the values of actd in reg ACT_DUR
2562:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2563:Inc/lis3dh_reg.c ****   *
2564:Inc/lis3dh_reg.c ****   */
2565:Inc/lis3dh_reg.c **** int32_t lis3dh_act_timeout_set(stmdev_ctx_t *ctx, uint8_t val)
2566:Inc/lis3dh_reg.c **** {
 6850              		.loc 1 2566 1 is_stmt 1 view -0
 6851              		.cfi_startproc
 6852              		@ args = 0, pretend = 0, frame = 8
 6853              		@ frame_needed = 0, uses_anonymous_args = 0
 6854              		.loc 1 2566 1 is_stmt 0 view .LVU1659
 6855 0000 30B5     		push	{r4, r5, lr}
 6856              	.LCFI178:
 6857              		.cfi_def_cfa_offset 12
 6858              		.cfi_offset 4, -12
 6859              		.cfi_offset 5, -8
 6860              		.cfi_offset 14, -4
 6861 0002 83B0     		sub	sp, sp, #12
 6862              	.LCFI179:
 6863              		.cfi_def_cfa_offset 24
 6864 0004 0400     		movs	r4, r0
 6865 0006 0D00     		movs	r5, r1
2567:Inc/lis3dh_reg.c ****   lis3dh_act_dur_t act_dur;
 6866              		.loc 1 2567 3 is_stmt 1 view .LVU1660
2568:Inc/lis3dh_reg.c ****   int32_t ret;
 6867              		.loc 1 2568 3 view .LVU1661
2569:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 170


2570:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_ACT_DUR, (uint8_t *)&act_dur, 1);
 6868              		.loc 1 2570 3 view .LVU1662
 6869              		.loc 1 2570 9 is_stmt 0 view .LVU1663
 6870 0008 0123     		movs	r3, #1
 6871 000a 01AA     		add	r2, sp, #4
 6872 000c 3F21     		movs	r1, #63
 6873              	.LVL522:
 6874              		.loc 1 2570 9 view .LVU1664
 6875 000e FFF7FEFF 		bl	lis3dh_read_reg
 6876              	.LVL523:
2571:Inc/lis3dh_reg.c **** 
2572:Inc/lis3dh_reg.c ****   if (ret == 0)
 6877              		.loc 1 2572 3 is_stmt 1 view .LVU1665
 6878              		.loc 1 2572 6 is_stmt 0 view .LVU1666
 6879 0012 0028     		cmp	r0, #0
 6880 0014 01D0     		beq	.L287
 6881              	.L285:
2573:Inc/lis3dh_reg.c ****   {
2574:Inc/lis3dh_reg.c ****     act_dur.actd = val;
2575:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_ACT_DUR, (uint8_t *)&act_dur, 1);
2576:Inc/lis3dh_reg.c ****   }
2577:Inc/lis3dh_reg.c **** 
2578:Inc/lis3dh_reg.c ****   return ret;
2579:Inc/lis3dh_reg.c **** }
 6882              		.loc 1 2579 1 view .LVU1667
 6883 0016 03B0     		add	sp, sp, #12
 6884              		@ sp needed
 6885              	.LVL524:
 6886              		.loc 1 2579 1 view .LVU1668
 6887 0018 30BD     		pop	{r4, r5, pc}
 6888              	.LVL525:
 6889              	.L287:
2574:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_ACT_DUR, (uint8_t *)&act_dur, 1);
 6890              		.loc 1 2574 5 is_stmt 1 view .LVU1669
2574:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_ACT_DUR, (uint8_t *)&act_dur, 1);
 6891              		.loc 1 2574 18 is_stmt 0 view .LVU1670
 6892 001a 01AA     		add	r2, sp, #4
 6893 001c 1570     		strb	r5, [r2]
2575:Inc/lis3dh_reg.c ****   }
 6894              		.loc 1 2575 5 is_stmt 1 view .LVU1671
2575:Inc/lis3dh_reg.c ****   }
 6895              		.loc 1 2575 11 is_stmt 0 view .LVU1672
 6896 001e 0123     		movs	r3, #1
 6897 0020 3F21     		movs	r1, #63
 6898 0022 2000     		movs	r0, r4
 6899              	.LVL526:
2575:Inc/lis3dh_reg.c ****   }
 6900              		.loc 1 2575 11 view .LVU1673
 6901 0024 FFF7FEFF 		bl	lis3dh_write_reg
 6902              	.LVL527:
2578:Inc/lis3dh_reg.c **** }
 6903              		.loc 1 2578 3 is_stmt 1 view .LVU1674
2578:Inc/lis3dh_reg.c **** }
 6904              		.loc 1 2578 10 is_stmt 0 view .LVU1675
 6905 0028 F5E7     		b	.L285
 6906              		.cfi_endproc
 6907              	.LFE107:
ARM GAS  /tmp/ccT3btxY.s 			page 171


 6909              		.section	.text.lis3dh_act_timeout_get,"ax",%progbits
 6910              		.align	1
 6911              		.global	lis3dh_act_timeout_get
 6912              		.syntax unified
 6913              		.code	16
 6914              		.thumb_func
 6915              		.fpu softvfp
 6917              	lis3dh_act_timeout_get:
 6918              	.LVL528:
 6919              	.LFB108:
2580:Inc/lis3dh_reg.c **** 
2581:Inc/lis3dh_reg.c **** /**
2582:Inc/lis3dh_reg.c ****   * @brief  Sleep-to-wake, return-to-sleep.[get]
2583:Inc/lis3dh_reg.c ****   *         duration = (8*1[LSb]+1)/ODR
2584:Inc/lis3dh_reg.c ****   *
2585:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2586:Inc/lis3dh_reg.c ****   * @param  val      change the values of actd in reg ACT_DUR
2587:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2588:Inc/lis3dh_reg.c ****   *
2589:Inc/lis3dh_reg.c ****   */
2590:Inc/lis3dh_reg.c **** int32_t lis3dh_act_timeout_get(stmdev_ctx_t *ctx, uint8_t *val)
2591:Inc/lis3dh_reg.c **** {
 6920              		.loc 1 2591 1 is_stmt 1 view -0
 6921              		.cfi_startproc
 6922              		@ args = 0, pretend = 0, frame = 8
 6923              		@ frame_needed = 0, uses_anonymous_args = 0
 6924              		.loc 1 2591 1 is_stmt 0 view .LVU1677
 6925 0000 30B5     		push	{r4, r5, lr}
 6926              	.LCFI180:
 6927              		.cfi_def_cfa_offset 12
 6928              		.cfi_offset 4, -12
 6929              		.cfi_offset 5, -8
 6930              		.cfi_offset 14, -4
 6931 0002 83B0     		sub	sp, sp, #12
 6932              	.LCFI181:
 6933              		.cfi_def_cfa_offset 24
 6934 0004 0C00     		movs	r4, r1
2592:Inc/lis3dh_reg.c ****   lis3dh_act_dur_t act_dur;
 6935              		.loc 1 2592 3 is_stmt 1 view .LVU1678
2593:Inc/lis3dh_reg.c ****   int32_t ret;
 6936              		.loc 1 2593 3 view .LVU1679
2594:Inc/lis3dh_reg.c **** 
2595:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_ACT_DUR, (uint8_t *)&act_dur, 1);
 6937              		.loc 1 2595 3 view .LVU1680
 6938              		.loc 1 2595 9 is_stmt 0 view .LVU1681
 6939 0006 01AD     		add	r5, sp, #4
 6940 0008 0123     		movs	r3, #1
 6941 000a 2A00     		movs	r2, r5
 6942 000c 3F21     		movs	r1, #63
 6943              	.LVL529:
 6944              		.loc 1 2595 9 view .LVU1682
 6945 000e FFF7FEFF 		bl	lis3dh_read_reg
 6946              	.LVL530:
2596:Inc/lis3dh_reg.c ****   *val = (uint8_t)act_dur.actd;
 6947              		.loc 1 2596 3 is_stmt 1 view .LVU1683
 6948              		.loc 1 2596 26 is_stmt 0 view .LVU1684
 6949 0012 2B78     		ldrb	r3, [r5]
ARM GAS  /tmp/ccT3btxY.s 			page 172


 6950              		.loc 1 2596 8 view .LVU1685
 6951 0014 2370     		strb	r3, [r4]
2597:Inc/lis3dh_reg.c **** 
2598:Inc/lis3dh_reg.c ****   return ret;
 6952              		.loc 1 2598 3 is_stmt 1 view .LVU1686
2599:Inc/lis3dh_reg.c **** }
 6953              		.loc 1 2599 1 is_stmt 0 view .LVU1687
 6954 0016 03B0     		add	sp, sp, #12
 6955              		@ sp needed
 6956              	.LVL531:
 6957              		.loc 1 2599 1 view .LVU1688
 6958 0018 30BD     		pop	{r4, r5, pc}
 6959              		.cfi_endproc
 6960              	.LFE108:
 6962              		.section	.text.lis3dh_pin_sdo_sa0_mode_set,"ax",%progbits
 6963              		.align	1
 6964              		.global	lis3dh_pin_sdo_sa0_mode_set
 6965              		.syntax unified
 6966              		.code	16
 6967              		.thumb_func
 6968              		.fpu softvfp
 6970              	lis3dh_pin_sdo_sa0_mode_set:
 6971              	.LVL532:
 6972              	.LFB109:
2600:Inc/lis3dh_reg.c **** 
2601:Inc/lis3dh_reg.c **** /**
2602:Inc/lis3dh_reg.c ****   * @}
2603:Inc/lis3dh_reg.c ****   *
2604:Inc/lis3dh_reg.c ****   */
2605:Inc/lis3dh_reg.c **** 
2606:Inc/lis3dh_reg.c **** /**
2607:Inc/lis3dh_reg.c ****   * @defgroup  LIS3DH_Serial_interface
2608:Inc/lis3dh_reg.c ****   * @brief     This section group all the functions concerning serial
2609:Inc/lis3dh_reg.c ****   *            interface management
2610:Inc/lis3dh_reg.c ****   * @{
2611:Inc/lis3dh_reg.c ****   *
2612:Inc/lis3dh_reg.c ****   */
2613:Inc/lis3dh_reg.c **** 
2614:Inc/lis3dh_reg.c **** /**
2615:Inc/lis3dh_reg.c ****   * @brief  Connect/Disconnect SDO/SA0 internal pull-up.[set]
2616:Inc/lis3dh_reg.c ****   *
2617:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2618:Inc/lis3dh_reg.c ****   * @param  val      change the values of sdo_pu_disc in reg CTRL_REG0
2619:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2620:Inc/lis3dh_reg.c ****   *
2621:Inc/lis3dh_reg.c ****   */
2622:Inc/lis3dh_reg.c **** int32_t lis3dh_pin_sdo_sa0_mode_set(stmdev_ctx_t *ctx,
2623:Inc/lis3dh_reg.c ****                                     lis3dh_sdo_pu_disc_t val)
2624:Inc/lis3dh_reg.c **** {
 6973              		.loc 1 2624 1 is_stmt 1 view -0
 6974              		.cfi_startproc
 6975              		@ args = 0, pretend = 0, frame = 8
 6976              		@ frame_needed = 0, uses_anonymous_args = 0
 6977              		.loc 1 2624 1 is_stmt 0 view .LVU1690
 6978 0000 30B5     		push	{r4, r5, lr}
 6979              	.LCFI182:
 6980              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccT3btxY.s 			page 173


 6981              		.cfi_offset 4, -12
 6982              		.cfi_offset 5, -8
 6983              		.cfi_offset 14, -4
 6984 0002 83B0     		sub	sp, sp, #12
 6985              	.LCFI183:
 6986              		.cfi_def_cfa_offset 24
 6987 0004 0400     		movs	r4, r0
 6988 0006 0D00     		movs	r5, r1
2625:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg0_t ctrl_reg0;
 6989              		.loc 1 2625 3 is_stmt 1 view .LVU1691
2626:Inc/lis3dh_reg.c ****   int32_t ret;
 6990              		.loc 1 2626 3 view .LVU1692
2627:Inc/lis3dh_reg.c **** 
2628:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG0, (uint8_t *)&ctrl_reg0, 1);
 6991              		.loc 1 2628 3 view .LVU1693
 6992              		.loc 1 2628 9 is_stmt 0 view .LVU1694
 6993 0008 0123     		movs	r3, #1
 6994 000a 01AA     		add	r2, sp, #4
 6995 000c 1E21     		movs	r1, #30
 6996              	.LVL533:
 6997              		.loc 1 2628 9 view .LVU1695
 6998 000e FFF7FEFF 		bl	lis3dh_read_reg
 6999              	.LVL534:
2629:Inc/lis3dh_reg.c **** 
2630:Inc/lis3dh_reg.c ****   if (ret == 0)
 7000              		.loc 1 2630 3 is_stmt 1 view .LVU1696
 7001              		.loc 1 2630 6 is_stmt 0 view .LVU1697
 7002 0012 0028     		cmp	r0, #0
 7003 0014 01D0     		beq	.L291
 7004              	.L289:
2631:Inc/lis3dh_reg.c ****   {
2632:Inc/lis3dh_reg.c ****     ctrl_reg0.sdo_pu_disc = (uint8_t)val;
2633:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG0, (uint8_t *)&ctrl_reg0, 1);
2634:Inc/lis3dh_reg.c ****   }
2635:Inc/lis3dh_reg.c **** 
2636:Inc/lis3dh_reg.c ****   return ret;
2637:Inc/lis3dh_reg.c **** }
 7005              		.loc 1 2637 1 view .LVU1698
 7006 0016 03B0     		add	sp, sp, #12
 7007              		@ sp needed
 7008              	.LVL535:
 7009              		.loc 1 2637 1 view .LVU1699
 7010 0018 30BD     		pop	{r4, r5, pc}
 7011              	.LVL536:
 7012              	.L291:
2632:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG0, (uint8_t *)&ctrl_reg0, 1);
 7013              		.loc 1 2632 5 is_stmt 1 view .LVU1700
2632:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG0, (uint8_t *)&ctrl_reg0, 1);
 7014              		.loc 1 2632 29 is_stmt 0 view .LVU1701
 7015 001a 0122     		movs	r2, #1
 7016 001c 2A40     		ands	r2, r5
2632:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG0, (uint8_t *)&ctrl_reg0, 1);
 7017              		.loc 1 2632 27 view .LVU1702
 7018 001e D201     		lsls	r2, r2, #7
 7019 0020 6B46     		mov	r3, sp
 7020 0022 1979     		ldrb	r1, [r3, #4]
 7021 0024 7F23     		movs	r3, #127
ARM GAS  /tmp/ccT3btxY.s 			page 174


 7022 0026 0B40     		ands	r3, r1
 7023 0028 1343     		orrs	r3, r2
 7024 002a 6A46     		mov	r2, sp
 7025 002c 1371     		strb	r3, [r2, #4]
2633:Inc/lis3dh_reg.c ****   }
 7026              		.loc 1 2633 5 is_stmt 1 view .LVU1703
2633:Inc/lis3dh_reg.c ****   }
 7027              		.loc 1 2633 11 is_stmt 0 view .LVU1704
 7028 002e 0123     		movs	r3, #1
 7029 0030 01AA     		add	r2, sp, #4
 7030 0032 1E21     		movs	r1, #30
 7031 0034 2000     		movs	r0, r4
 7032              	.LVL537:
2633:Inc/lis3dh_reg.c ****   }
 7033              		.loc 1 2633 11 view .LVU1705
 7034 0036 FFF7FEFF 		bl	lis3dh_write_reg
 7035              	.LVL538:
2636:Inc/lis3dh_reg.c **** }
 7036              		.loc 1 2636 3 is_stmt 1 view .LVU1706
2636:Inc/lis3dh_reg.c **** }
 7037              		.loc 1 2636 10 is_stmt 0 view .LVU1707
 7038 003a ECE7     		b	.L289
 7039              		.cfi_endproc
 7040              	.LFE109:
 7042              		.section	.text.lis3dh_pin_sdo_sa0_mode_get,"ax",%progbits
 7043              		.align	1
 7044              		.global	lis3dh_pin_sdo_sa0_mode_get
 7045              		.syntax unified
 7046              		.code	16
 7047              		.thumb_func
 7048              		.fpu softvfp
 7050              	lis3dh_pin_sdo_sa0_mode_get:
 7051              	.LVL539:
 7052              	.LFB110:
2638:Inc/lis3dh_reg.c **** 
2639:Inc/lis3dh_reg.c **** /**
2640:Inc/lis3dh_reg.c ****   * @brief  Connect/Disconnect SDO/SA0 internal pull-up.[get]
2641:Inc/lis3dh_reg.c ****   *
2642:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2643:Inc/lis3dh_reg.c ****   * @param  val      Get the values of sdo_pu_disc in reg CTRL_REG0
2644:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2645:Inc/lis3dh_reg.c ****   *
2646:Inc/lis3dh_reg.c ****   */
2647:Inc/lis3dh_reg.c **** int32_t lis3dh_pin_sdo_sa0_mode_get(stmdev_ctx_t *ctx,
2648:Inc/lis3dh_reg.c ****                                     lis3dh_sdo_pu_disc_t *val)
2649:Inc/lis3dh_reg.c **** {
 7053              		.loc 1 2649 1 is_stmt 1 view -0
 7054              		.cfi_startproc
 7055              		@ args = 0, pretend = 0, frame = 8
 7056              		@ frame_needed = 0, uses_anonymous_args = 0
 7057              		.loc 1 2649 1 is_stmt 0 view .LVU1709
 7058 0000 30B5     		push	{r4, r5, lr}
 7059              	.LCFI184:
 7060              		.cfi_def_cfa_offset 12
 7061              		.cfi_offset 4, -12
 7062              		.cfi_offset 5, -8
 7063              		.cfi_offset 14, -4
ARM GAS  /tmp/ccT3btxY.s 			page 175


 7064 0002 83B0     		sub	sp, sp, #12
 7065              	.LCFI185:
 7066              		.cfi_def_cfa_offset 24
 7067 0004 0D00     		movs	r5, r1
2650:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg0_t ctrl_reg0;
 7068              		.loc 1 2650 3 is_stmt 1 view .LVU1710
2651:Inc/lis3dh_reg.c ****   int32_t ret;
 7069              		.loc 1 2651 3 view .LVU1711
2652:Inc/lis3dh_reg.c **** 
2653:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG0, (uint8_t *)&ctrl_reg0, 1);
 7070              		.loc 1 2653 3 view .LVU1712
 7071              		.loc 1 2653 9 is_stmt 0 view .LVU1713
 7072 0006 01AC     		add	r4, sp, #4
 7073 0008 0123     		movs	r3, #1
 7074 000a 2200     		movs	r2, r4
 7075 000c 1E21     		movs	r1, #30
 7076              	.LVL540:
 7077              		.loc 1 2653 9 view .LVU1714
 7078 000e FFF7FEFF 		bl	lis3dh_read_reg
 7079              	.LVL541:
2654:Inc/lis3dh_reg.c **** 
2655:Inc/lis3dh_reg.c ****   switch (ctrl_reg0.sdo_pu_disc)
 7080              		.loc 1 2655 3 is_stmt 1 view .LVU1715
 7081              		.loc 1 2655 20 is_stmt 0 view .LVU1716
 7082 0012 2378     		ldrb	r3, [r4]
 7083 0014 DB09     		lsrs	r3, r3, #7
 7084              		.loc 1 2655 3 view .LVU1717
 7085 0016 04D0     		beq	.L293
 7086 0018 012B     		cmp	r3, #1
 7087 001a 06D0     		beq	.L294
2656:Inc/lis3dh_reg.c ****   {
2657:Inc/lis3dh_reg.c ****     case LIS3DH_PULL_UP_DISCONNECT:
2658:Inc/lis3dh_reg.c ****       *val = LIS3DH_PULL_UP_DISCONNECT;
2659:Inc/lis3dh_reg.c ****       break;
2660:Inc/lis3dh_reg.c **** 
2661:Inc/lis3dh_reg.c ****     case LIS3DH_PULL_UP_CONNECT:
2662:Inc/lis3dh_reg.c ****       *val = LIS3DH_PULL_UP_CONNECT;
2663:Inc/lis3dh_reg.c ****       break;
2664:Inc/lis3dh_reg.c **** 
2665:Inc/lis3dh_reg.c ****     default:
2666:Inc/lis3dh_reg.c ****       *val = LIS3DH_PULL_UP_DISCONNECT;
 7088              		.loc 1 2666 7 is_stmt 1 view .LVU1718
 7089              		.loc 1 2666 12 is_stmt 0 view .LVU1719
 7090 001c 0023     		movs	r3, #0
 7091 001e 2B70     		strb	r3, [r5]
2667:Inc/lis3dh_reg.c ****       break;
 7092              		.loc 1 2667 7 is_stmt 1 view .LVU1720
2668:Inc/lis3dh_reg.c ****   }
2669:Inc/lis3dh_reg.c **** 
2670:Inc/lis3dh_reg.c ****   return ret;
 7093              		.loc 1 2670 3 view .LVU1721
 7094              		.loc 1 2670 10 is_stmt 0 view .LVU1722
 7095 0020 01E0     		b	.L292
 7096              	.L293:
2658:Inc/lis3dh_reg.c ****       break;
 7097              		.loc 1 2658 7 is_stmt 1 view .LVU1723
2658:Inc/lis3dh_reg.c ****       break;
ARM GAS  /tmp/ccT3btxY.s 			page 176


 7098              		.loc 1 2658 12 is_stmt 0 view .LVU1724
 7099 0022 0023     		movs	r3, #0
 7100 0024 2B70     		strb	r3, [r5]
2659:Inc/lis3dh_reg.c **** 
 7101              		.loc 1 2659 7 is_stmt 1 view .LVU1725
 7102              	.L292:
2671:Inc/lis3dh_reg.c **** }
 7103              		.loc 1 2671 1 is_stmt 0 view .LVU1726
 7104 0026 03B0     		add	sp, sp, #12
 7105              		@ sp needed
 7106              	.LVL542:
 7107              		.loc 1 2671 1 view .LVU1727
 7108 0028 30BD     		pop	{r4, r5, pc}
 7109              	.LVL543:
 7110              	.L294:
2662:Inc/lis3dh_reg.c ****       break;
 7111              		.loc 1 2662 7 is_stmt 1 view .LVU1728
2662:Inc/lis3dh_reg.c ****       break;
 7112              		.loc 1 2662 12 is_stmt 0 view .LVU1729
 7113 002a 0123     		movs	r3, #1
 7114 002c 2B70     		strb	r3, [r5]
2663:Inc/lis3dh_reg.c **** 
 7115              		.loc 1 2663 7 is_stmt 1 view .LVU1730
 7116 002e FAE7     		b	.L292
 7117              		.cfi_endproc
 7118              	.LFE110:
 7120              		.section	.text.lis3dh_spi_mode_set,"ax",%progbits
 7121              		.align	1
 7122              		.global	lis3dh_spi_mode_set
 7123              		.syntax unified
 7124              		.code	16
 7125              		.thumb_func
 7126              		.fpu softvfp
 7128              	lis3dh_spi_mode_set:
 7129              	.LVL544:
 7130              	.LFB111:
2672:Inc/lis3dh_reg.c **** 
2673:Inc/lis3dh_reg.c **** /**
2674:Inc/lis3dh_reg.c ****   * @brief  SPI Serial Interface Mode selection.[set]
2675:Inc/lis3dh_reg.c ****   *
2676:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2677:Inc/lis3dh_reg.c ****   * @param  val      change the values of sim in reg CTRL_REG4
2678:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2679:Inc/lis3dh_reg.c ****   *
2680:Inc/lis3dh_reg.c ****   */
2681:Inc/lis3dh_reg.c **** int32_t lis3dh_spi_mode_set(stmdev_ctx_t *ctx, lis3dh_sim_t val)
2682:Inc/lis3dh_reg.c **** {
 7131              		.loc 1 2682 1 view -0
 7132              		.cfi_startproc
 7133              		@ args = 0, pretend = 0, frame = 8
 7134              		@ frame_needed = 0, uses_anonymous_args = 0
 7135              		.loc 1 2682 1 is_stmt 0 view .LVU1732
 7136 0000 30B5     		push	{r4, r5, lr}
 7137              	.LCFI186:
 7138              		.cfi_def_cfa_offset 12
 7139              		.cfi_offset 4, -12
 7140              		.cfi_offset 5, -8
ARM GAS  /tmp/ccT3btxY.s 			page 177


 7141              		.cfi_offset 14, -4
 7142 0002 83B0     		sub	sp, sp, #12
 7143              	.LCFI187:
 7144              		.cfi_def_cfa_offset 24
 7145 0004 0400     		movs	r4, r0
 7146 0006 0D00     		movs	r5, r1
2683:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 7147              		.loc 1 2683 3 is_stmt 1 view .LVU1733
2684:Inc/lis3dh_reg.c ****   int32_t ret;
 7148              		.loc 1 2684 3 view .LVU1734
2685:Inc/lis3dh_reg.c **** 
2686:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 7149              		.loc 1 2686 3 view .LVU1735
 7150              		.loc 1 2686 9 is_stmt 0 view .LVU1736
 7151 0008 0123     		movs	r3, #1
 7152 000a 01AA     		add	r2, sp, #4
 7153 000c 2321     		movs	r1, #35
 7154              	.LVL545:
 7155              		.loc 1 2686 9 view .LVU1737
 7156 000e FFF7FEFF 		bl	lis3dh_read_reg
 7157              	.LVL546:
2687:Inc/lis3dh_reg.c **** 
2688:Inc/lis3dh_reg.c ****   if (ret == 0)
 7158              		.loc 1 2688 3 is_stmt 1 view .LVU1738
 7159              		.loc 1 2688 6 is_stmt 0 view .LVU1739
 7160 0012 0028     		cmp	r0, #0
 7161 0014 01D0     		beq	.L300
 7162              	.L298:
2689:Inc/lis3dh_reg.c ****   {
2690:Inc/lis3dh_reg.c ****     ctrl_reg4.sim = (uint8_t)val;
2691:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
2692:Inc/lis3dh_reg.c ****   }
2693:Inc/lis3dh_reg.c **** 
2694:Inc/lis3dh_reg.c ****   return ret;
2695:Inc/lis3dh_reg.c **** }
 7163              		.loc 1 2695 1 view .LVU1740
 7164 0016 03B0     		add	sp, sp, #12
 7165              		@ sp needed
 7166              	.LVL547:
 7167              		.loc 1 2695 1 view .LVU1741
 7168 0018 30BD     		pop	{r4, r5, pc}
 7169              	.LVL548:
 7170              	.L300:
2690:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 7171              		.loc 1 2690 5 is_stmt 1 view .LVU1742
2690:Inc/lis3dh_reg.c ****     ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 7172              		.loc 1 2690 19 is_stmt 0 view .LVU1743
 7173 001a 0122     		movs	r2, #1
 7174 001c 2A40     		ands	r2, r5
 7175 001e 6B46     		mov	r3, sp
 7176 0020 1B79     		ldrb	r3, [r3, #4]
 7177 0022 0121     		movs	r1, #1
 7178 0024 8B43     		bics	r3, r1
 7179 0026 1343     		orrs	r3, r2
 7180 0028 6A46     		mov	r2, sp
 7181 002a 1371     		strb	r3, [r2, #4]
2691:Inc/lis3dh_reg.c ****   }
ARM GAS  /tmp/ccT3btxY.s 			page 178


 7182              		.loc 1 2691 5 is_stmt 1 view .LVU1744
2691:Inc/lis3dh_reg.c ****   }
 7183              		.loc 1 2691 11 is_stmt 0 view .LVU1745
 7184 002c 0123     		movs	r3, #1
 7185 002e 01AA     		add	r2, sp, #4
 7186 0030 2231     		adds	r1, r1, #34
 7187 0032 2000     		movs	r0, r4
 7188              	.LVL549:
2691:Inc/lis3dh_reg.c ****   }
 7189              		.loc 1 2691 11 view .LVU1746
 7190 0034 FFF7FEFF 		bl	lis3dh_write_reg
 7191              	.LVL550:
2694:Inc/lis3dh_reg.c **** }
 7192              		.loc 1 2694 3 is_stmt 1 view .LVU1747
2694:Inc/lis3dh_reg.c **** }
 7193              		.loc 1 2694 10 is_stmt 0 view .LVU1748
 7194 0038 EDE7     		b	.L298
 7195              		.cfi_endproc
 7196              	.LFE111:
 7198              		.section	.text.lis3dh_spi_mode_get,"ax",%progbits
 7199              		.align	1
 7200              		.global	lis3dh_spi_mode_get
 7201              		.syntax unified
 7202              		.code	16
 7203              		.thumb_func
 7204              		.fpu softvfp
 7206              	lis3dh_spi_mode_get:
 7207              	.LVL551:
 7208              	.LFB112:
2696:Inc/lis3dh_reg.c **** 
2697:Inc/lis3dh_reg.c **** /**
2698:Inc/lis3dh_reg.c ****   * @brief  SPI Serial Interface Mode selection.[get]
2699:Inc/lis3dh_reg.c ****   *
2700:Inc/lis3dh_reg.c ****   * @param  ctx      read / write interface definitions
2701:Inc/lis3dh_reg.c ****   * @param  val      Get the values of sim in reg CTRL_REG4
2702:Inc/lis3dh_reg.c ****   * @retval          interface status (MANDATORY: return 0 -> no Error)
2703:Inc/lis3dh_reg.c ****   *
2704:Inc/lis3dh_reg.c ****   */
2705:Inc/lis3dh_reg.c **** int32_t lis3dh_spi_mode_get(stmdev_ctx_t *ctx, lis3dh_sim_t *val)
2706:Inc/lis3dh_reg.c **** {
 7209              		.loc 1 2706 1 is_stmt 1 view -0
 7210              		.cfi_startproc
 7211              		@ args = 0, pretend = 0, frame = 8
 7212              		@ frame_needed = 0, uses_anonymous_args = 0
 7213              		.loc 1 2706 1 is_stmt 0 view .LVU1750
 7214 0000 30B5     		push	{r4, r5, lr}
 7215              	.LCFI188:
 7216              		.cfi_def_cfa_offset 12
 7217              		.cfi_offset 4, -12
 7218              		.cfi_offset 5, -8
 7219              		.cfi_offset 14, -4
 7220 0002 83B0     		sub	sp, sp, #12
 7221              	.LCFI189:
 7222              		.cfi_def_cfa_offset 24
 7223 0004 0D00     		movs	r5, r1
2707:Inc/lis3dh_reg.c ****   lis3dh_ctrl_reg4_t ctrl_reg4;
 7224              		.loc 1 2707 3 is_stmt 1 view .LVU1751
ARM GAS  /tmp/ccT3btxY.s 			page 179


2708:Inc/lis3dh_reg.c ****   int32_t ret;
 7225              		.loc 1 2708 3 view .LVU1752
2709:Inc/lis3dh_reg.c **** 
2710:Inc/lis3dh_reg.c ****   ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 7226              		.loc 1 2710 3 view .LVU1753
 7227              		.loc 1 2710 9 is_stmt 0 view .LVU1754
 7228 0006 01AC     		add	r4, sp, #4
 7229 0008 0123     		movs	r3, #1
 7230 000a 2200     		movs	r2, r4
 7231 000c 2321     		movs	r1, #35
 7232              	.LVL552:
 7233              		.loc 1 2710 9 view .LVU1755
 7234 000e FFF7FEFF 		bl	lis3dh_read_reg
 7235              	.LVL553:
2711:Inc/lis3dh_reg.c **** 
2712:Inc/lis3dh_reg.c ****   switch (ctrl_reg4.sim)
 7236              		.loc 1 2712 3 is_stmt 1 view .LVU1756
 7237              		.loc 1 2712 20 is_stmt 0 view .LVU1757
 7238 0012 2378     		ldrb	r3, [r4]
 7239 0014 DB07     		lsls	r3, r3, #31
 7240 0016 DA0F     		lsrs	r2, r3, #31
 7241              		.loc 1 2712 3 view .LVU1758
 7242 0018 002B     		cmp	r3, #0
 7243 001a 04D0     		beq	.L302
 7244 001c 012A     		cmp	r2, #1
 7245 001e 06D0     		beq	.L303
2713:Inc/lis3dh_reg.c ****   {
2714:Inc/lis3dh_reg.c ****     case LIS3DH_SPI_4_WIRE:
2715:Inc/lis3dh_reg.c ****       *val = LIS3DH_SPI_4_WIRE;
2716:Inc/lis3dh_reg.c ****       break;
2717:Inc/lis3dh_reg.c **** 
2718:Inc/lis3dh_reg.c ****     case LIS3DH_SPI_3_WIRE:
2719:Inc/lis3dh_reg.c ****       *val = LIS3DH_SPI_3_WIRE;
2720:Inc/lis3dh_reg.c ****       break;
2721:Inc/lis3dh_reg.c **** 
2722:Inc/lis3dh_reg.c ****     default:
2723:Inc/lis3dh_reg.c ****       *val = LIS3DH_SPI_4_WIRE;
 7246              		.loc 1 2723 7 is_stmt 1 view .LVU1759
 7247              		.loc 1 2723 12 is_stmt 0 view .LVU1760
 7248 0020 0023     		movs	r3, #0
 7249 0022 2B70     		strb	r3, [r5]
2724:Inc/lis3dh_reg.c ****       break;
 7250              		.loc 1 2724 7 is_stmt 1 view .LVU1761
2725:Inc/lis3dh_reg.c ****   }
2726:Inc/lis3dh_reg.c **** 
2727:Inc/lis3dh_reg.c ****   return ret;
 7251              		.loc 1 2727 3 view .LVU1762
 7252              		.loc 1 2727 10 is_stmt 0 view .LVU1763
 7253 0024 01E0     		b	.L301
 7254              	.L302:
2715:Inc/lis3dh_reg.c ****       break;
 7255              		.loc 1 2715 7 is_stmt 1 view .LVU1764
2715:Inc/lis3dh_reg.c ****       break;
 7256              		.loc 1 2715 12 is_stmt 0 view .LVU1765
 7257 0026 0023     		movs	r3, #0
 7258 0028 2B70     		strb	r3, [r5]
2716:Inc/lis3dh_reg.c **** 
ARM GAS  /tmp/ccT3btxY.s 			page 180


 7259              		.loc 1 2716 7 is_stmt 1 view .LVU1766
 7260              	.L301:
2728:Inc/lis3dh_reg.c **** }
 7261              		.loc 1 2728 1 is_stmt 0 view .LVU1767
 7262 002a 03B0     		add	sp, sp, #12
 7263              		@ sp needed
 7264              	.LVL554:
 7265              		.loc 1 2728 1 view .LVU1768
 7266 002c 30BD     		pop	{r4, r5, pc}
 7267              	.LVL555:
 7268              	.L303:
2719:Inc/lis3dh_reg.c ****       break;
 7269              		.loc 1 2719 7 is_stmt 1 view .LVU1769
2719:Inc/lis3dh_reg.c ****       break;
 7270              		.loc 1 2719 12 is_stmt 0 view .LVU1770
 7271 002e 0123     		movs	r3, #1
 7272 0030 2B70     		strb	r3, [r5]
2720:Inc/lis3dh_reg.c **** 
 7273              		.loc 1 2720 7 is_stmt 1 view .LVU1771
 7274 0032 FAE7     		b	.L301
 7275              		.cfi_endproc
 7276              	.LFE112:
 7278              		.text
 7279              	.Letext0:
 7280              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 7281              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 7282              		.file 4 "/usr/arm-none-eabi/include/math.h"
 7283              		.file 5 "Inc/lis3dh_reg.h"
ARM GAS  /tmp/ccT3btxY.s 			page 181


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lis3dh_reg.c
     /tmp/ccT3btxY.s:16     .text.lis3dh_read_reg:0000000000000000 $t
     /tmp/ccT3btxY.s:24     .text.lis3dh_read_reg:0000000000000000 lis3dh_read_reg
     /tmp/ccT3btxY.s:56     .text.lis3dh_write_reg:0000000000000000 $t
     /tmp/ccT3btxY.s:63     .text.lis3dh_write_reg:0000000000000000 lis3dh_write_reg
     /tmp/ccT3btxY.s:96     .text.lis3dh_from_fs2_hr_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:103    .text.lis3dh_from_fs2_hr_to_mg:0000000000000000 lis3dh_from_fs2_hr_to_mg
     /tmp/ccT3btxY.s:133    .text.lis3dh_from_fs4_hr_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:140    .text.lis3dh_from_fs4_hr_to_mg:0000000000000000 lis3dh_from_fs4_hr_to_mg
     /tmp/ccT3btxY.s:173    .text.lis3dh_from_fs8_hr_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:180    .text.lis3dh_from_fs8_hr_to_mg:0000000000000000 lis3dh_from_fs8_hr_to_mg
     /tmp/ccT3btxY.s:214    .text.lis3dh_from_fs16_hr_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:221    .text.lis3dh_from_fs16_hr_to_mg:0000000000000000 lis3dh_from_fs16_hr_to_mg
     /tmp/ccT3btxY.s:253    .text.lis3dh_from_fs16_hr_to_mg:0000000000000018 $d
     /tmp/ccT3btxY.s:258    .text.lis3dh_from_lsb_hr_to_celsius:0000000000000000 $t
     /tmp/ccT3btxY.s:265    .text.lis3dh_from_lsb_hr_to_celsius:0000000000000000 lis3dh_from_lsb_hr_to_celsius
     /tmp/ccT3btxY.s:302    .text.lis3dh_from_lsb_hr_to_celsius:0000000000000020 $d
     /tmp/ccT3btxY.s:307    .text.lis3dh_from_fs2_nm_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:314    .text.lis3dh_from_fs2_nm_to_mg:0000000000000000 lis3dh_from_fs2_nm_to_mg
     /tmp/ccT3btxY.s:348    .text.lis3dh_from_fs4_nm_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:355    .text.lis3dh_from_fs4_nm_to_mg:0000000000000000 lis3dh_from_fs4_nm_to_mg
     /tmp/ccT3btxY.s:389    .text.lis3dh_from_fs8_nm_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:396    .text.lis3dh_from_fs8_nm_to_mg:0000000000000000 lis3dh_from_fs8_nm_to_mg
     /tmp/ccT3btxY.s:430    .text.lis3dh_from_fs16_nm_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:437    .text.lis3dh_from_fs16_nm_to_mg:0000000000000000 lis3dh_from_fs16_nm_to_mg
     /tmp/ccT3btxY.s:469    .text.lis3dh_from_fs16_nm_to_mg:0000000000000018 $d
     /tmp/ccT3btxY.s:474    .text.lis3dh_from_lsb_nm_to_celsius:0000000000000000 $t
     /tmp/ccT3btxY.s:481    .text.lis3dh_from_lsb_nm_to_celsius:0000000000000000 lis3dh_from_lsb_nm_to_celsius
     /tmp/ccT3btxY.s:518    .text.lis3dh_from_lsb_nm_to_celsius:0000000000000020 $d
     /tmp/ccT3btxY.s:523    .text.lis3dh_from_fs2_lp_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:530    .text.lis3dh_from_fs2_lp_to_mg:0000000000000000 lis3dh_from_fs2_lp_to_mg
     /tmp/ccT3btxY.s:564    .text.lis3dh_from_fs4_lp_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:571    .text.lis3dh_from_fs4_lp_to_mg:0000000000000000 lis3dh_from_fs4_lp_to_mg
     /tmp/ccT3btxY.s:605    .text.lis3dh_from_fs8_lp_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:612    .text.lis3dh_from_fs8_lp_to_mg:0000000000000000 lis3dh_from_fs8_lp_to_mg
     /tmp/ccT3btxY.s:646    .text.lis3dh_from_fs16_lp_to_mg:0000000000000000 $t
     /tmp/ccT3btxY.s:653    .text.lis3dh_from_fs16_lp_to_mg:0000000000000000 lis3dh_from_fs16_lp_to_mg
     /tmp/ccT3btxY.s:685    .text.lis3dh_from_fs16_lp_to_mg:0000000000000018 $d
     /tmp/ccT3btxY.s:690    .text.lis3dh_from_lsb_lp_to_celsius:0000000000000000 $t
     /tmp/ccT3btxY.s:697    .text.lis3dh_from_lsb_lp_to_celsius:0000000000000000 lis3dh_from_lsb_lp_to_celsius
     /tmp/ccT3btxY.s:729    .text.lis3dh_from_lsb_lp_to_celsius:0000000000000018 $d
     /tmp/ccT3btxY.s:734    .text.lis3dh_temp_status_reg_get:0000000000000000 $t
     /tmp/ccT3btxY.s:741    .text.lis3dh_temp_status_reg_get:0000000000000000 lis3dh_temp_status_reg_get
     /tmp/ccT3btxY.s:772    .text.lis3dh_temp_data_ready_get:0000000000000000 $t
     /tmp/ccT3btxY.s:779    .text.lis3dh_temp_data_ready_get:0000000000000000 lis3dh_temp_data_ready_get
     /tmp/ccT3btxY.s:827    .text.lis3dh_temp_data_ovr_get:0000000000000000 $t
     /tmp/ccT3btxY.s:834    .text.lis3dh_temp_data_ovr_get:0000000000000000 lis3dh_temp_data_ovr_get
     /tmp/ccT3btxY.s:882    .text.lis3dh_temperature_raw_get:0000000000000000 $t
     /tmp/ccT3btxY.s:889    .text.lis3dh_temperature_raw_get:0000000000000000 lis3dh_temperature_raw_get
     /tmp/ccT3btxY.s:944    .text.lis3dh_adc_raw_get:0000000000000000 $t
     /tmp/ccT3btxY.s:951    .text.lis3dh_adc_raw_get:0000000000000000 lis3dh_adc_raw_get
     /tmp/ccT3btxY.s:1038   .text.lis3dh_aux_adc_get:0000000000000000 $t
     /tmp/ccT3btxY.s:1045   .text.lis3dh_aux_adc_get:0000000000000000 lis3dh_aux_adc_get
     /tmp/ccT3btxY.s:1124   .text.lis3dh_operating_mode_set:0000000000000000 $t
     /tmp/ccT3btxY.s:1131   .text.lis3dh_operating_mode_set:0000000000000000 lis3dh_operating_mode_set
     /tmp/ccT3btxY.s:1288   .text.lis3dh_operating_mode_get:0000000000000000 $t
ARM GAS  /tmp/ccT3btxY.s 			page 182


     /tmp/ccT3btxY.s:1295   .text.lis3dh_operating_mode_get:0000000000000000 lis3dh_operating_mode_get
     /tmp/ccT3btxY.s:1387   .text.lis3dh_data_rate_set:0000000000000000 $t
     /tmp/ccT3btxY.s:1394   .text.lis3dh_data_rate_set:0000000000000000 lis3dh_data_rate_set
     /tmp/ccT3btxY.s:1466   .text.lis3dh_data_rate_get:0000000000000000 $t
     /tmp/ccT3btxY.s:1473   .text.lis3dh_data_rate_get:0000000000000000 lis3dh_data_rate_get
     /tmp/ccT3btxY.s:1515   .rodata.lis3dh_data_rate_get:0000000000000000 $d
     /tmp/ccT3btxY.s:1617   .text.lis3dh_data_rate_get:0000000000000068 $d
     /tmp/ccT3btxY.s:1622   .text.lis3dh_high_pass_on_outputs_set:0000000000000000 $t
     /tmp/ccT3btxY.s:1629   .text.lis3dh_high_pass_on_outputs_set:0000000000000000 lis3dh_high_pass_on_outputs_set
     /tmp/ccT3btxY.s:1701   .text.lis3dh_high_pass_on_outputs_get:0000000000000000 $t
     /tmp/ccT3btxY.s:1708   .text.lis3dh_high_pass_on_outputs_get:0000000000000000 lis3dh_high_pass_on_outputs_get
     /tmp/ccT3btxY.s:1756   .text.lis3dh_high_pass_bandwidth_set:0000000000000000 $t
     /tmp/ccT3btxY.s:1763   .text.lis3dh_high_pass_bandwidth_set:0000000000000000 lis3dh_high_pass_bandwidth_set
     /tmp/ccT3btxY.s:1835   .text.lis3dh_high_pass_bandwidth_get:0000000000000000 $t
     /tmp/ccT3btxY.s:1842   .text.lis3dh_high_pass_bandwidth_get:0000000000000000 lis3dh_high_pass_bandwidth_get
     /tmp/ccT3btxY.s:1935   .text.lis3dh_high_pass_mode_set:0000000000000000 $t
     /tmp/ccT3btxY.s:1942   .text.lis3dh_high_pass_mode_set:0000000000000000 lis3dh_high_pass_mode_set
     /tmp/ccT3btxY.s:2015   .text.lis3dh_high_pass_mode_get:0000000000000000 $t
     /tmp/ccT3btxY.s:2022   .text.lis3dh_high_pass_mode_get:0000000000000000 lis3dh_high_pass_mode_get
     /tmp/ccT3btxY.s:2114   .text.lis3dh_full_scale_set:0000000000000000 $t
     /tmp/ccT3btxY.s:2121   .text.lis3dh_full_scale_set:0000000000000000 lis3dh_full_scale_set
     /tmp/ccT3btxY.s:2193   .text.lis3dh_full_scale_get:0000000000000000 $t
     /tmp/ccT3btxY.s:2200   .text.lis3dh_full_scale_get:0000000000000000 lis3dh_full_scale_get
     /tmp/ccT3btxY.s:2293   .text.lis3dh_block_data_update_set:0000000000000000 $t
     /tmp/ccT3btxY.s:2300   .text.lis3dh_block_data_update_set:0000000000000000 lis3dh_block_data_update_set
     /tmp/ccT3btxY.s:2370   .text.lis3dh_aux_adc_set:0000000000000000 $t
     /tmp/ccT3btxY.s:2377   .text.lis3dh_aux_adc_set:0000000000000000 lis3dh_aux_adc_set
     /tmp/ccT3btxY.s:2479   .text.lis3dh_block_data_update_get:0000000000000000 $t
     /tmp/ccT3btxY.s:2486   .text.lis3dh_block_data_update_get:0000000000000000 lis3dh_block_data_update_get
     /tmp/ccT3btxY.s:2533   .text.lis3dh_filter_reference_set:0000000000000000 $t
     /tmp/ccT3btxY.s:2540   .text.lis3dh_filter_reference_set:0000000000000000 lis3dh_filter_reference_set
     /tmp/ccT3btxY.s:2571   .text.lis3dh_filter_reference_get:0000000000000000 $t
     /tmp/ccT3btxY.s:2578   .text.lis3dh_filter_reference_get:0000000000000000 lis3dh_filter_reference_get
     /tmp/ccT3btxY.s:2609   .text.lis3dh_xl_data_ready_get:0000000000000000 $t
     /tmp/ccT3btxY.s:2616   .text.lis3dh_xl_data_ready_get:0000000000000000 lis3dh_xl_data_ready_get
     /tmp/ccT3btxY.s:2664   .text.lis3dh_xl_data_ovr_get:0000000000000000 $t
     /tmp/ccT3btxY.s:2671   .text.lis3dh_xl_data_ovr_get:0000000000000000 lis3dh_xl_data_ovr_get
     /tmp/ccT3btxY.s:2718   .text.lis3dh_acceleration_raw_get:0000000000000000 $t
     /tmp/ccT3btxY.s:2725   .text.lis3dh_acceleration_raw_get:0000000000000000 lis3dh_acceleration_raw_get
     /tmp/ccT3btxY.s:2812   .text.lis3dh_device_id_get:0000000000000000 $t
     /tmp/ccT3btxY.s:2819   .text.lis3dh_device_id_get:0000000000000000 lis3dh_device_id_get
     /tmp/ccT3btxY.s:2850   .text.lis3dh_self_test_set:0000000000000000 $t
     /tmp/ccT3btxY.s:2857   .text.lis3dh_self_test_set:0000000000000000 lis3dh_self_test_set
     /tmp/ccT3btxY.s:2929   .text.lis3dh_self_test_get:0000000000000000 $t
     /tmp/ccT3btxY.s:2936   .text.lis3dh_self_test_get:0000000000000000 lis3dh_self_test_get
     /tmp/ccT3btxY.s:3017   .text.lis3dh_data_format_set:0000000000000000 $t
     /tmp/ccT3btxY.s:3024   .text.lis3dh_data_format_set:0000000000000000 lis3dh_data_format_set
     /tmp/ccT3btxY.s:3096   .text.lis3dh_data_format_get:0000000000000000 $t
     /tmp/ccT3btxY.s:3103   .text.lis3dh_data_format_get:0000000000000000 lis3dh_data_format_get
     /tmp/ccT3btxY.s:3176   .text.lis3dh_boot_set:0000000000000000 $t
     /tmp/ccT3btxY.s:3183   .text.lis3dh_boot_set:0000000000000000 lis3dh_boot_set
     /tmp/ccT3btxY.s:3253   .text.lis3dh_boot_get:0000000000000000 $t
     /tmp/ccT3btxY.s:3260   .text.lis3dh_boot_get:0000000000000000 lis3dh_boot_get
     /tmp/ccT3btxY.s:3307   .text.lis3dh_status_get:0000000000000000 $t
     /tmp/ccT3btxY.s:3314   .text.lis3dh_status_get:0000000000000000 lis3dh_status_get
     /tmp/ccT3btxY.s:3345   .text.lis3dh_int1_gen_conf_set:0000000000000000 $t
     /tmp/ccT3btxY.s:3352   .text.lis3dh_int1_gen_conf_set:0000000000000000 lis3dh_int1_gen_conf_set
ARM GAS  /tmp/ccT3btxY.s 			page 183


     /tmp/ccT3btxY.s:3383   .text.lis3dh_int1_gen_conf_get:0000000000000000 $t
     /tmp/ccT3btxY.s:3390   .text.lis3dh_int1_gen_conf_get:0000000000000000 lis3dh_int1_gen_conf_get
     /tmp/ccT3btxY.s:3421   .text.lis3dh_int1_gen_source_get:0000000000000000 $t
     /tmp/ccT3btxY.s:3428   .text.lis3dh_int1_gen_source_get:0000000000000000 lis3dh_int1_gen_source_get
     /tmp/ccT3btxY.s:3459   .text.lis3dh_int1_gen_threshold_set:0000000000000000 $t
     /tmp/ccT3btxY.s:3466   .text.lis3dh_int1_gen_threshold_set:0000000000000000 lis3dh_int1_gen_threshold_set
     /tmp/ccT3btxY.s:3537   .text.lis3dh_int1_gen_threshold_get:0000000000000000 $t
     /tmp/ccT3btxY.s:3544   .text.lis3dh_int1_gen_threshold_get:0000000000000000 lis3dh_int1_gen_threshold_get
     /tmp/ccT3btxY.s:3592   .text.lis3dh_int1_gen_duration_set:0000000000000000 $t
     /tmp/ccT3btxY.s:3599   .text.lis3dh_int1_gen_duration_set:0000000000000000 lis3dh_int1_gen_duration_set
     /tmp/ccT3btxY.s:3670   .text.lis3dh_int1_gen_duration_get:0000000000000000 $t
     /tmp/ccT3btxY.s:3677   .text.lis3dh_int1_gen_duration_get:0000000000000000 lis3dh_int1_gen_duration_get
     /tmp/ccT3btxY.s:3725   .text.lis3dh_int2_gen_conf_set:0000000000000000 $t
     /tmp/ccT3btxY.s:3732   .text.lis3dh_int2_gen_conf_set:0000000000000000 lis3dh_int2_gen_conf_set
     /tmp/ccT3btxY.s:3763   .text.lis3dh_int2_gen_conf_get:0000000000000000 $t
     /tmp/ccT3btxY.s:3770   .text.lis3dh_int2_gen_conf_get:0000000000000000 lis3dh_int2_gen_conf_get
     /tmp/ccT3btxY.s:3801   .text.lis3dh_int2_gen_source_get:0000000000000000 $t
     /tmp/ccT3btxY.s:3808   .text.lis3dh_int2_gen_source_get:0000000000000000 lis3dh_int2_gen_source_get
     /tmp/ccT3btxY.s:3839   .text.lis3dh_int2_gen_threshold_set:0000000000000000 $t
     /tmp/ccT3btxY.s:3846   .text.lis3dh_int2_gen_threshold_set:0000000000000000 lis3dh_int2_gen_threshold_set
     /tmp/ccT3btxY.s:3917   .text.lis3dh_int2_gen_threshold_get:0000000000000000 $t
     /tmp/ccT3btxY.s:3924   .text.lis3dh_int2_gen_threshold_get:0000000000000000 lis3dh_int2_gen_threshold_get
     /tmp/ccT3btxY.s:3972   .text.lis3dh_int2_gen_duration_set:0000000000000000 $t
     /tmp/ccT3btxY.s:3979   .text.lis3dh_int2_gen_duration_set:0000000000000000 lis3dh_int2_gen_duration_set
     /tmp/ccT3btxY.s:4050   .text.lis3dh_int2_gen_duration_get:0000000000000000 $t
     /tmp/ccT3btxY.s:4057   .text.lis3dh_int2_gen_duration_get:0000000000000000 lis3dh_int2_gen_duration_get
     /tmp/ccT3btxY.s:4105   .text.lis3dh_high_pass_int_conf_set:0000000000000000 $t
     /tmp/ccT3btxY.s:4112   .text.lis3dh_high_pass_int_conf_set:0000000000000000 lis3dh_high_pass_int_conf_set
     /tmp/ccT3btxY.s:4183   .text.lis3dh_high_pass_int_conf_get:0000000000000000 $t
     /tmp/ccT3btxY.s:4190   .text.lis3dh_high_pass_int_conf_get:0000000000000000 lis3dh_high_pass_int_conf_get
     /tmp/ccT3btxY.s:4233   .rodata.lis3dh_high_pass_int_conf_get:0000000000000000 $d
     /tmp/ccT3btxY.s:4319   .text.lis3dh_high_pass_int_conf_get:000000000000005c $d
     /tmp/ccT3btxY.s:4324   .text.lis3dh_pin_int1_config_set:0000000000000000 $t
     /tmp/ccT3btxY.s:4331   .text.lis3dh_pin_int1_config_set:0000000000000000 lis3dh_pin_int1_config_set
     /tmp/ccT3btxY.s:4362   .text.lis3dh_pin_int1_config_get:0000000000000000 $t
     /tmp/ccT3btxY.s:4369   .text.lis3dh_pin_int1_config_get:0000000000000000 lis3dh_pin_int1_config_get
     /tmp/ccT3btxY.s:4400   .text.lis3dh_int2_pin_detect_4d_set:0000000000000000 $t
     /tmp/ccT3btxY.s:4407   .text.lis3dh_int2_pin_detect_4d_set:0000000000000000 lis3dh_int2_pin_detect_4d_set
     /tmp/ccT3btxY.s:4478   .text.lis3dh_int2_pin_detect_4d_get:0000000000000000 $t
     /tmp/ccT3btxY.s:4485   .text.lis3dh_int2_pin_detect_4d_get:0000000000000000 lis3dh_int2_pin_detect_4d_get
     /tmp/ccT3btxY.s:4533   .text.lis3dh_int2_pin_notification_mode_set:0000000000000000 $t
     /tmp/ccT3btxY.s:4540   .text.lis3dh_int2_pin_notification_mode_set:0000000000000000 lis3dh_int2_pin_notification_mode_set
     /tmp/ccT3btxY.s:4612   .text.lis3dh_int2_pin_notification_mode_get:0000000000000000 $t
     /tmp/ccT3btxY.s:4619   .text.lis3dh_int2_pin_notification_mode_get:0000000000000000 lis3dh_int2_pin_notification_mode_get
     /tmp/ccT3btxY.s:4692   .text.lis3dh_int1_pin_detect_4d_set:0000000000000000 $t
     /tmp/ccT3btxY.s:4699   .text.lis3dh_int1_pin_detect_4d_set:0000000000000000 lis3dh_int1_pin_detect_4d_set
     /tmp/ccT3btxY.s:4771   .text.lis3dh_int1_pin_detect_4d_get:0000000000000000 $t
     /tmp/ccT3btxY.s:4778   .text.lis3dh_int1_pin_detect_4d_get:0000000000000000 lis3dh_int1_pin_detect_4d_get
     /tmp/ccT3btxY.s:4826   .text.lis3dh_int1_pin_notification_mode_set:0000000000000000 $t
     /tmp/ccT3btxY.s:4833   .text.lis3dh_int1_pin_notification_mode_set:0000000000000000 lis3dh_int1_pin_notification_mode_set
     /tmp/ccT3btxY.s:4905   .text.lis3dh_int1_pin_notification_mode_get:0000000000000000 $t
     /tmp/ccT3btxY.s:4912   .text.lis3dh_int1_pin_notification_mode_get:0000000000000000 lis3dh_int1_pin_notification_mode_get
     /tmp/ccT3btxY.s:4985   .text.lis3dh_pin_int2_config_set:0000000000000000 $t
     /tmp/ccT3btxY.s:4992   .text.lis3dh_pin_int2_config_set:0000000000000000 lis3dh_pin_int2_config_set
     /tmp/ccT3btxY.s:5023   .text.lis3dh_pin_int2_config_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5030   .text.lis3dh_pin_int2_config_get:0000000000000000 lis3dh_pin_int2_config_get
     /tmp/ccT3btxY.s:5061   .text.lis3dh_fifo_set:0000000000000000 $t
ARM GAS  /tmp/ccT3btxY.s 			page 184


     /tmp/ccT3btxY.s:5068   .text.lis3dh_fifo_set:0000000000000000 lis3dh_fifo_set
     /tmp/ccT3btxY.s:5140   .text.lis3dh_fifo_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5147   .text.lis3dh_fifo_get:0000000000000000 lis3dh_fifo_get
     /tmp/ccT3btxY.s:5195   .text.lis3dh_fifo_watermark_set:0000000000000000 $t
     /tmp/ccT3btxY.s:5202   .text.lis3dh_fifo_watermark_set:0000000000000000 lis3dh_fifo_watermark_set
     /tmp/ccT3btxY.s:5273   .text.lis3dh_fifo_watermark_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5280   .text.lis3dh_fifo_watermark_get:0000000000000000 lis3dh_fifo_watermark_get
     /tmp/ccT3btxY.s:5328   .text.lis3dh_fifo_trigger_event_set:0000000000000000 $t
     /tmp/ccT3btxY.s:5335   .text.lis3dh_fifo_trigger_event_set:0000000000000000 lis3dh_fifo_trigger_event_set
     /tmp/ccT3btxY.s:5407   .text.lis3dh_fifo_trigger_event_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5414   .text.lis3dh_fifo_trigger_event_get:0000000000000000 lis3dh_fifo_trigger_event_get
     /tmp/ccT3btxY.s:5487   .text.lis3dh_fifo_mode_set:0000000000000000 $t
     /tmp/ccT3btxY.s:5494   .text.lis3dh_fifo_mode_set:0000000000000000 lis3dh_fifo_mode_set
     /tmp/ccT3btxY.s:5567   .text.lis3dh_fifo_mode_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5574   .text.lis3dh_fifo_mode_get:0000000000000000 lis3dh_fifo_mode_get
     /tmp/ccT3btxY.s:5666   .text.lis3dh_fifo_status_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5673   .text.lis3dh_fifo_status_get:0000000000000000 lis3dh_fifo_status_get
     /tmp/ccT3btxY.s:5704   .text.lis3dh_fifo_data_level_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5711   .text.lis3dh_fifo_data_level_get:0000000000000000 lis3dh_fifo_data_level_get
     /tmp/ccT3btxY.s:5759   .text.lis3dh_fifo_empty_flag_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5766   .text.lis3dh_fifo_empty_flag_get:0000000000000000 lis3dh_fifo_empty_flag_get
     /tmp/ccT3btxY.s:5814   .text.lis3dh_fifo_ovr_flag_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5821   .text.lis3dh_fifo_ovr_flag_get:0000000000000000 lis3dh_fifo_ovr_flag_get
     /tmp/ccT3btxY.s:5869   .text.lis3dh_fifo_fth_flag_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5876   .text.lis3dh_fifo_fth_flag_get:0000000000000000 lis3dh_fifo_fth_flag_get
     /tmp/ccT3btxY.s:5923   .text.lis3dh_tap_conf_set:0000000000000000 $t
     /tmp/ccT3btxY.s:5930   .text.lis3dh_tap_conf_set:0000000000000000 lis3dh_tap_conf_set
     /tmp/ccT3btxY.s:5961   .text.lis3dh_tap_conf_get:0000000000000000 $t
     /tmp/ccT3btxY.s:5968   .text.lis3dh_tap_conf_get:0000000000000000 lis3dh_tap_conf_get
     /tmp/ccT3btxY.s:5999   .text.lis3dh_tap_source_get:0000000000000000 $t
     /tmp/ccT3btxY.s:6006   .text.lis3dh_tap_source_get:0000000000000000 lis3dh_tap_source_get
     /tmp/ccT3btxY.s:6037   .text.lis3dh_tap_threshold_set:0000000000000000 $t
     /tmp/ccT3btxY.s:6044   .text.lis3dh_tap_threshold_set:0000000000000000 lis3dh_tap_threshold_set
     /tmp/ccT3btxY.s:6115   .text.lis3dh_tap_threshold_get:0000000000000000 $t
     /tmp/ccT3btxY.s:6122   .text.lis3dh_tap_threshold_get:0000000000000000 lis3dh_tap_threshold_get
     /tmp/ccT3btxY.s:6170   .text.lis3dh_tap_notification_mode_set:0000000000000000 $t
     /tmp/ccT3btxY.s:6177   .text.lis3dh_tap_notification_mode_set:0000000000000000 lis3dh_tap_notification_mode_set
     /tmp/ccT3btxY.s:6250   .text.lis3dh_tap_notification_mode_get:0000000000000000 $t
     /tmp/ccT3btxY.s:6257   .text.lis3dh_tap_notification_mode_get:0000000000000000 lis3dh_tap_notification_mode_get
     /tmp/ccT3btxY.s:6328   .text.lis3dh_shock_dur_set:0000000000000000 $t
     /tmp/ccT3btxY.s:6335   .text.lis3dh_shock_dur_set:0000000000000000 lis3dh_shock_dur_set
     /tmp/ccT3btxY.s:6406   .text.lis3dh_shock_dur_get:0000000000000000 $t
     /tmp/ccT3btxY.s:6413   .text.lis3dh_shock_dur_get:0000000000000000 lis3dh_shock_dur_get
     /tmp/ccT3btxY.s:6461   .text.lis3dh_quiet_dur_set:0000000000000000 $t
     /tmp/ccT3btxY.s:6468   .text.lis3dh_quiet_dur_set:0000000000000000 lis3dh_quiet_dur_set
     /tmp/ccT3btxY.s:6531   .text.lis3dh_quiet_dur_get:0000000000000000 $t
     /tmp/ccT3btxY.s:6538   .text.lis3dh_quiet_dur_get:0000000000000000 lis3dh_quiet_dur_get
     /tmp/ccT3btxY.s:6584   .text.lis3dh_double_tap_timeout_set:0000000000000000 $t
     /tmp/ccT3btxY.s:6591   .text.lis3dh_double_tap_timeout_set:0000000000000000 lis3dh_double_tap_timeout_set
     /tmp/ccT3btxY.s:6654   .text.lis3dh_double_tap_timeout_get:0000000000000000 $t
     /tmp/ccT3btxY.s:6661   .text.lis3dh_double_tap_timeout_get:0000000000000000 lis3dh_double_tap_timeout_get
     /tmp/ccT3btxY.s:6707   .text.lis3dh_act_threshold_set:0000000000000000 $t
     /tmp/ccT3btxY.s:6714   .text.lis3dh_act_threshold_set:0000000000000000 lis3dh_act_threshold_set
     /tmp/ccT3btxY.s:6785   .text.lis3dh_act_threshold_get:0000000000000000 $t
     /tmp/ccT3btxY.s:6792   .text.lis3dh_act_threshold_get:0000000000000000 lis3dh_act_threshold_get
     /tmp/ccT3btxY.s:6840   .text.lis3dh_act_timeout_set:0000000000000000 $t
     /tmp/ccT3btxY.s:6847   .text.lis3dh_act_timeout_set:0000000000000000 lis3dh_act_timeout_set
ARM GAS  /tmp/ccT3btxY.s 			page 185


     /tmp/ccT3btxY.s:6910   .text.lis3dh_act_timeout_get:0000000000000000 $t
     /tmp/ccT3btxY.s:6917   .text.lis3dh_act_timeout_get:0000000000000000 lis3dh_act_timeout_get
     /tmp/ccT3btxY.s:6963   .text.lis3dh_pin_sdo_sa0_mode_set:0000000000000000 $t
     /tmp/ccT3btxY.s:6970   .text.lis3dh_pin_sdo_sa0_mode_set:0000000000000000 lis3dh_pin_sdo_sa0_mode_set
     /tmp/ccT3btxY.s:7043   .text.lis3dh_pin_sdo_sa0_mode_get:0000000000000000 $t
     /tmp/ccT3btxY.s:7050   .text.lis3dh_pin_sdo_sa0_mode_get:0000000000000000 lis3dh_pin_sdo_sa0_mode_get
     /tmp/ccT3btxY.s:7121   .text.lis3dh_spi_mode_set:0000000000000000 $t
     /tmp/ccT3btxY.s:7128   .text.lis3dh_spi_mode_set:0000000000000000 lis3dh_spi_mode_set
     /tmp/ccT3btxY.s:7199   .text.lis3dh_spi_mode_get:0000000000000000 $t
     /tmp/ccT3btxY.s:7206   .text.lis3dh_spi_mode_get:0000000000000000 lis3dh_spi_mode_get

UNDEFINED SYMBOLS
__aeabi_i2f
__aeabi_fmul
__aeabi_fadd
