INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:33:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 buffer13/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer35/dataReg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 0.987ns (18.292%)  route 4.409ns (81.708%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=861, unset)          0.508     0.508    buffer13/clk
    SLICE_X13Y137        FDRE                                         r  buffer13/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer13/outs_reg[3]/Q
                         net (fo=3, routed)           0.505     1.229    buffer15/control/outs_reg[5]_2[3]
    SLICE_X13Y140        LUT5 (Prop_lut5_I2_O)        0.043     1.272 r  buffer15/control/out0_valid_INST_0_i_16/O
                         net (fo=1, routed)           0.000     1.272    cmpi2/S[0]
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.529 f  cmpi2/out0_valid_INST_0_i_11/CO[3]
                         net (fo=35, routed)          0.718     2.247    buffer23/fifo/result[0]
    SLICE_X7Y145         LUT4 (Prop_lut4_I2_O)        0.043     2.290 f  buffer23/fifo/minusOp_carry_i_9/O
                         net (fo=11, routed)          0.523     2.813    control_merge2/tehb/control/dataReg_reg[0]_2
    SLICE_X6Y140         LUT4 (Prop_lut4_I3_O)        0.045     2.858 f  control_merge2/tehb/control/outputValid_i_4__0/O
                         net (fo=26, routed)          0.457     3.315    buffer31/fifo/Memory_reg[0][0]_1
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.126     3.441 r  buffer31/fifo/a_loadEn_INST_0_i_4/O
                         net (fo=146, routed)         0.790     4.231    buffer31/fifo/Memory_reg[0][0]_0
    SLICE_X20Y141        LUT3 (Prop_lut3_I0_O)        0.043     4.274 r  buffer31/fifo/i___0_i_3/O
                         net (fo=23, routed)          0.348     4.622    buffer31/fifo/fullReg_reg
    SLICE_X18Y142        LUT5 (Prop_lut5_I0_O)        0.045     4.667 r  buffer31/fifo/transmitValue_i_2__13/O
                         net (fo=4, routed)           0.459     5.126    buffer31/fifo/transmitValue_reg_1
    SLICE_X20Y142        LUT5 (Prop_lut5_I0_O)        0.126     5.252 r  buffer31/fifo/fullReg_i_4__1/O
                         net (fo=4, routed)           0.097     5.349    buffer31/fifo/fullReg_i_4__1_n_0
    SLICE_X20Y142        LUT6 (Prop_lut6_I2_O)        0.043     5.392 r  buffer31/fifo/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.512     5.904    buffer35/E[0]
    SLICE_X20Y152        FDRE                                         r  buffer35/dataReg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=861, unset)          0.483     7.683    buffer35/clk
    SLICE_X20Y152        FDRE                                         r  buffer35/dataReg_reg[31]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X20Y152        FDRE (Setup_fdre_C_CE)      -0.169     7.478    buffer35/dataReg_reg[31]
  -------------------------------------------------------------------
                         required time                          7.478    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                  1.574    




