#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Aug 27 23:33:26 2018
# Process ID: 12372
# Current directory: D:/proyecto_integrador/rtl_projects/top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7440 D:\proyecto_integrador\rtl_projects\top\top.xpr
# Log file: D:/proyecto_integrador/rtl_projects/top/vivado.log
# Journal file: D:/proyecto_integrador/rtl_projects/top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/proyecto_integrador/rtl_projects/top/top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 739.867 ; gain = 102.480
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/top/top.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-311] analyzing module addr_counter
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-311] analyzing module top_mixer
INFO: [VRFC 10-311] analyzing module sin_ram
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-311] analyzing module tx_top
INFO: [VRFC 10-311] analyzing module splitter_top
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-311] analyzing module info_block_ram
INFO: [VRFC 10-311] analyzing module info_ram_addr_counter
INFO: [VRFC 10-311] analyzing module fcsg
INFO: [VRFC 10-311] analyzing module tx_filter
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-311] analyzing module read_unit
INFO: [VRFC 10-311] analyzing module write_unit
INFO: [VRFC 10-311] analyzing module prbs
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol write_uart, assumed default net type wire [D:/proyecto_integrador/rtl_projects/top/top.srcs/sources_1/new/top.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/top/top.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 51a0ba88ba914dabaede8fa828df3886 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-93] out_read_unit_for_sim is not declared under prefix u_top [D:/proyecto_integrador/rtl_projects/top/top.srcs/sim_1/new/tb_top.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/top/top.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-311] analyzing module addr_counter
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-311] analyzing module top_mixer
INFO: [VRFC 10-311] analyzing module sin_ram
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-311] analyzing module tx_top
INFO: [VRFC 10-311] analyzing module splitter_top
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-311] analyzing module info_block_ram
INFO: [VRFC 10-311] analyzing module info_ram_addr_counter
INFO: [VRFC 10-311] analyzing module fcsg
INFO: [VRFC 10-311] analyzing module tx_filter
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-311] analyzing module read_unit
INFO: [VRFC 10-311] analyzing module write_unit
INFO: [VRFC 10-311] analyzing module prbs
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol write_uart, assumed default net type wire [D:/proyecto_integrador/rtl_projects/top/top.srcs/sources_1/new/top.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/top/top.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 51a0ba88ba914dabaede8fa828df3886 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.addr_counter(EXP_BAUD=3,EXP_OS=2...
Compiling module xil_defaultlib.block_ram(RAM_EXP=15,RAM_WIDTH=3...
Compiling module xil_defaultlib.register_file(NB_MICRO_IN=32,INF...
Compiling module xil_defaultlib.info_block_ram(RAM_EXP=15,RAM_WI...
Compiling module xil_defaultlib.fcsg(EXP_OS=2)
Compiling module xil_defaultlib.splitter(RAM_WIDTH=8)
Compiling module xil_defaultlib.info_ram_addr_counter(EXP_BAUD=3...
Compiling module xil_defaultlib.splitter_top(RAM_WIDTH=8,RAM_EXP...
Compiling module xil_defaultlib.tx_filter(NB_COEF=8,NBF_COEF_SRR...
Compiling module xil_defaultlib.tx_top(INFO_RAM_EXP=15,INFO_RAM_...
Compiling module xil_defaultlib.mixer(NB_IN=8,NBF_IN=6,NB_OUT=8,...
Compiling module xil_defaultlib.sin_ram(RAM_EXP=8,RAM_WIDTH=6,IN...
Compiling module xil_defaultlib.sin_ram(RAM_EXP=8,RAM_WIDTH=6,IN...
Compiling module xil_defaultlib.top_mixer(NB_IN=8,NBF_IN=6,NB_OU...
Compiling module xil_defaultlib.simple_adder(NB_IN=8,NBF_IN=6,NB...
Compiling module xil_defaultlib.uart_rx(DBIT=8,SB_TICK=16)
Compiling module xil_defaultlib.uart_tx(DBIT=8,SB_TICK=16)
Compiling module xil_defaultlib.fifo(B=8,W=2)
Compiling module xil_defaultlib.mod_m_counter(N=10,M=651)
Compiling module xil_defaultlib.uart_top(DBIT=8,SB_TICK=16,DVSR=...
Compiling module xil_defaultlib.read_unit
Compiling module xil_defaultlib.write_unit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 27 23:42:32 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 812.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/proyecto_integrador/rtl_projects/top/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
open_wave_config D:/proyecto_integrador/rtl_projects/top/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 813.742 ; gain = 0.895
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 27 23:45:58 2018...
