2|518|Public
40|$|The {{measured}} and calculated values of t he Flip Flop parameters needed to specify synchronizer reliability are presented for 3 different depletion-load, silicon gate, NMOS, <b>R-S</b> <b>Flip</b> <b>Flop</b> circuits with gate lengths ranging from 6 μm to 4. 2 μm. Estimates of {{the probability of}} synchronizer failure to resolve within allowed or desired times can be determined from these parameters...|$|E
40|$|A power {{controller}} device {{which uses a}} voltage-to-frequency converter {{in conjunction with a}} zero crossing detector to linearly and proportionally control AC power being supplied to a load. The output of the voltage to frequency converter controls the reset input of a <b>R-S</b> <b>flip</b> <b>flop,</b> while an 0 crossing detector controls the set input. The output of the flip flop triggers a monostable multivibrator controlling the SCR or TRIAC firing circuit connected to the load. Logic gates prevent the direct triggering of the multivibrator in the rare instance where the reset and set inputs of the flip flop are in coincidence. The control circuit can be supplemented with a control loop, providing compensation for line voltage variations...|$|E
40|$|<b>Flip</b> <b>flops</b> are the {{fundamental}} {{building blocks for}} all sequential circuits. Data transition look ahead D <b>flip</b> <b>flop</b> consumes less power than the conventional D <b>Flip</b> <b>flop.</b> The power consumption of CMOS LSI’s {{is a very important}} issue these days. Here we propose a modified data transition D <b>flip</b> <b>flop</b> which consumes less power than existing data transition D <b>flip</b> <b>flop.</b> The total power reduction of proposed data transition D <b>flip</b> <b>flop</b> is 18. 37 % when compared with existing data transition D <b>flip</b> <b>flop.</b> We design a 3 bit synchronous counter which consumes less power than existing data transition look ahead D <b>flip</b> <b>flop</b> and D <b>flip</b> <b>flop...</b>|$|R
40|$|Abstract—This paper {{provides}} the initial threshold to building of more complex system having reversible sequential circuits as a primitive component and which can execute more complicated operations using quantum computers. The reversible circuits form the {{basic building block}} of quantum computers as all quantum operations are reversible. The important reversible gates used for reversible logic synthesis are Feynman Gate, New Gate and Fredkin gate. The novelty of {{the paper is the}} reversible designs of <b>Flip</b> <b>Flops.</b> The <b>Flip</b> <b>Flops</b> that are synthesized using reversible logic are RS <b>Flip</b> <b>Flop,</b> JK <b>Flip</b> <b>Flop,</b> D <b>Flip</b> <b>Flop,</b> T <b>Flip</b> <b>Flop</b> and Master Slave <b>Flip</b> <b>Flop.</b> I...|$|R
50|$|A {{ring counter}} with 15 sequentially-ordered states {{is an example}} of a state machine. A 'one-hot' {{implementation}} would have 15 <b>flip</b> <b>flops</b> chained in series with the Q output of each <b>flip</b> <b>flop</b> connected to the D input of the next and the D input of the first <b>flip</b> <b>flop</b> connected to the Q output of the 15th <b>flip</b> <b>flop.</b> The first <b>flip</b> <b>flop</b> in the chain represents the first state, the second represents the second state, and so on to the 15th <b>flip</b> <b>flop</b> which represents the last state. Upon reset of the state machine all of the <b>flip</b> <b>flops</b> are reset to '0' except the first in the chain which is set to '1'. The next clock edge arriving at the <b>flip</b> <b>flops</b> advances the one 'hot' bit to the second <b>flip</b> <b>flop.</b> The 'hot' bit advances in this way until the 15th state, after which the state machine returns to the first state.|$|R
40|$|This paper {{provides}} the initial threshold to building of more complex system having reversible sequential circuits as a primitive component and which can execute more complicated operations using quantum computers. The reversible circuits form the {{basic building block}} of quantum computers as all quantum operations are reversible. The important reversible gates used for reversible logic synthesis are Feynman Gate, New Gate and Fredkin gate. The novelty of {{the paper is the}} reversible designs of <b>Flip</b> <b>Flops.</b> The <b>Flip</b> <b>Flops</b> that are synthesized using reversible logic are RS <b>Flip</b> <b>Flop,</b> JK <b>Flip</b> <b>Flop,</b> D <b>Flip</b> <b>Flop,</b> T <b>Flip</b> <b>Flop</b> and Master Slave Flip Flo...|$|R
50|$|Roundoff + <b>flip</b> <b>flop</b> + double {{twisting}} double back somersault (G), roundoff + <b>flip</b> <b>flop</b> + double layout (F); switch ring leap (C) + switch side leap 1/2 (C); roundoff + back layout 3/2 (C) out to roundoff + <b>flip</b> <b>flop</b> + double tuck (D); tour jete 1/1 (D); roundoff + <b>flip</b> <b>flop</b> + double pike (D).|$|R
40|$|Abstract—This project {{examines}} {{the operations of}} a <b>flip</b> <b>flop</b> in the subthreshold region. Subthreshold operation is emerging as a good technique for low power design of circuits where speed of execution is not a primary concern. In this project, I aim to find the minimum energy point of a <b>flip</b> <b>flop,</b> and compare my results with the result obtained in [3]. The <b>flip</b> <b>flop</b> designed for this project is a master-slave D <b>flip</b> <b>flop.</b> The <b>flip</b> <b>flop</b> was designed in Design Architect, and the netlist was modified to 90 nm technology. The simulation was done using HSPICE. Results show that the <b>flip</b> <b>flop</b> operates perfectly in the subthreshold region of 90 nm technology while providing reasonable power and energy savings. Index Terms—master-slave <b>flip</b> <b>flop,</b> low voltage operation, very low power design, subthreshold operation. T I...|$|R
40|$|The main {{constraint}} in any VLSI {{chip design}} are reducing power consumption and area and increasing speed. In this project my {{aim is to}} obtain reduced clock power by replacing single bit <b>flip</b> <b>flops</b> into multi bit <b>flip</b> <b>flops.</b> To perform a co-ordinate transformation, identify those <b>flip</b> <b>flops</b> that can be merged and their legal regions. The legal placement region of the <b>flip</b> <b>flop</b> {{can be obtained by}} the overlapped area of these regions and these regions are in the diamond shape, {{it is not easy to}} identify the overlapped area. The overlapped area can be identified more easily to get rectangular regions. To avoid wasting time in finding impossible combination of <b>flip</b> <b>flops,</b> first build a combination table before actually merging two <b>flip</b> <b>flops.</b> All possible combinations of <b>flip</b> <b>flops</b> in order to get a new multi-bit <b>flip</b> <b>flops</b> provided by the library. The <b>flip</b> <b>flops</b> can be merged with the help of the combination table. Then partition a chip in to several sub regions and perform replacement in each sub region to reduce the complexity. Then combine several bins into a larger bin and repeat this step until no <b>flip</b> <b>flop</b> can be merged any more. It is applicable for other low power design circuits such as counter and shift register which are used in data processing applications...|$|R
5000|$|Roundoff + <b>Flip</b> <b>Flop</b> two-feet + Double Tuck 2/1 (Silivas) (G); Roundoff + Back Layout 3/2 (C) out to roundoff + <b>Flip</b> <b>Flop</b> two-feet + Triple Twist (E); Triple Turn with leg below {{horizontal}} (C); Switch Split Leap (B) + Split Leap 1/1 (C); Roundoff + <b>Flip</b> <b>Flop</b> two-feet + Back Layout 5/2 (D) + Front Layout (B); Johnson 1/2 (C); Roundoff + <b>Flip</b> <b>Flop</b> two-feet + Double Pike Dismount (D).|$|R
5000|$|Side Split Mount (A); Front Aerial Walkover (D) + {{one-armed}} <b>Flip</b> <b>Flop</b> step-out (B) + Layout Step-Out (C); Switch Split Leap (C) + Back Pike (C); Split Jump (A) + Sissone (A); Tucked Side Somi (D); Full Turn with leg at horizontal (C) + Full Turn (A); Johnson 1/2 (D); Aerial Cartwheel (D); Back Tuck 1/1 (F) + <b>Flip</b> <b>Flop</b> step-out (B); <b>Flip</b> <b>Flop</b> step-out (B) + <b>Flip</b> <b>Flop</b> two-feet (B) + 2.5 Twist Dismount (D).|$|R
5000|$|Roundoff + <b>Flip</b> <b>Flop</b> two-feet + Double Tuck 2/1 (Silivas) (G); Roundoff + Back Layout 3/2 (C) out to roundoff + <b>Flip</b> <b>Flop</b> two-feet + Triple Twist (E) + Stag Jump (A): Triple Turn with leg below {{horizontal}} (C); Switch Split Leap (B) + Johnson 1/2 (C); Roundoff + <b>Flip</b> <b>Flop</b> two-feet + Back Layout 5/2 (D) + Split Jump (A); Split Leap 3/2 (D); Front Aerial Walkover (A); Roundoff + <b>Flip</b> <b>Flop</b> two-feet + Double Pike Dismount (D).|$|R
5000|$|Side Split Mount (A); Front Aerial Walkover (D) + {{one-armed}} <b>Flip</b> <b>Flop</b> step-out (B) + Layout Step-Out (C); Front Handspring (B) + Back Tuck 1/1 (F) + <b>Flip</b> <b>Flop</b> step-out (B); Switch Split Leap (C) + Back Pike (C); Aerial Cartwheel (D) + Tucked Side Somi (D); Split Jump (A) + Sissone (A); Switch Leap 1/4 (Johnson) (C); Full Turn with leg at horizontal (C) + Full Turn (A); <b>Flip</b> <b>Flop</b> step-out (B) + <b>Flip</b> <b>Flop</b> two-feet (B) + 2.5 Twist Dismount (D).|$|R
5000|$|<b>Flip</b> <b>Flop</b> Shops {{was founded}} in 2004 and is an {{authentic}} retail chain retailing popular brands and the latest styles of <b>flip</b> <b>flops</b> and casual footwear.|$|R
40|$|An all optical set-reset <b>flip</b> <b>flop</b> is {{presented}} {{that is based}} on two coupled identical laser diodes. The lasers are coupled so that when one of the lasers lases it quenches lasing in the other laser. The state of the <b>flip</b> <b>flop</b> is determined by which laser is currently lasing. Rate equations are used to model the <b>flip</b> <b>flop</b> and obtain steady state characteristics. The <b>flip</b> <b>flop</b> is experimentally demonstrated by use of antireflection coated laser diodes and free space optics. Comment: 9 pages, 4 postscript figure...|$|R
40|$|Graduation date: 1995 A CMOS {{implementation}} of a True-Q <b>Flip</b> <b>Flop</b> is presented. It can perform either as an asynchronous storage element in micropipelines or {{a part of the}} synchronizer. It is capable of double-edge triggering which latches data at both the rising and the trailing edges. It is also free of the metastability state problem. Some analog and digital circuits are incorporated with a true double-edge triggered <b>Flip</b> <b>Flop</b> (DETFF) making it a True-Q <b>Flip</b> <b>Flop.</b> A True-Q <b>Flip</b> <b>Flop</b> outputs an acknowledge signal only after the Q and NQ are stabilized. Therefore, if the proceeding stages utilize this acknowledge signal as the triggering signal, then, the value of Q from the <b>flip</b> <b>flop</b> will not be received by the next stage if Q is in a metastable state. The number of transistors used in this {{implementation of}} True-Q <b>flip</b> <b>flop</b> is 90. Due to the overhead of circuit complexity, the time delay from Request to Acknowledge signal is 6. 5 ns...|$|R
40|$|In this paper, {{we examine}} the {{problems}} in the CDN of the <b>flip</b> <b>flop</b> & design an improved CDNoriented Flip-flop which is Clocked Pair Shared <b>Flip</b> <b>Flop</b> (CPSFF). Clock Division Network (CDN) ’S playsan important role in the <b>flip</b> <b>flop</b> design and it’s the major element in the flip –flop for producing the logicaloutputs it’s much important to design the CDN with low power and area. Power consumption is the maintraffic jam of system performance. Low power flip-flops which plays a vital role for the design of low-powerdigital systems. <b>Flip</b> <b>flops</b> and latches consume a large amount of power due to redundant transitions andclocking system. In addition, the energy consumed by low skew clock distribution network is steadilyincreasing and becoming a larger fraction of the chip power. Almost, 30 % - 60 % of total power dissipation ina system is due to <b>flip</b> <b>flops</b> and clock distribution network. In order to achieve a design that is both highperformances while also being power efficient, careful attention must be paid to the design of <b>flip</b> <b>flops</b> andlatches. We survey a set of <b>flip</b> <b>flops</b> designed for low power and High performance...|$|R
40|$|Reversible {{circuits}} for SR <b>flip</b> <b>flop,</b> JK <b>flip</b> <b>flop,</b> D <b>flip</b> <b>flop,</b> T <b>flip</b> <b>flop,</b> Master Slave D <b>flip</b> <b>flop</b> and Master Slave JK <b>flip</b> <b>flop</b> {{have been}} provided with three different logical approaches. All the circuits have been optimized {{with the help of}} existing local optimization algorithms (e. g. template matching, moving rule and deletion rule) and the optimized sequential circuits have been compared with the earlier proposals for the same. It has been shown that the present proposals have lower gate complexities and lower number of garbage bits compared to the earlier proposals. It has also been shown that the advantage in gate count obtained in some of the earlier proposals by introduction of New gates is an blackartifact and if it is allowed then every circuit block (unless there is a measurement) can be reduced to a single gate. Further, it is shown that a reversible <b>flip</b> <b>flop</b> can be constructed even without a feedback. In this context, some important conceptual issues related to the designing and optimization of sequential reversible circuits have also been addressed. Comment: 9 pages, 8 Figures, LaTeX 2 e...|$|R
40|$|A {{guidance}} sensor for a wire-following vehicle {{which is}} phase sensitive, includes {{an array of}} coils positioned to sense the vertical component of a magnetic field produced by the ac current through the guidance wire. The outputs of the coils are fed to associated <b>flip</b> <b>flops.</b> <b>Flip</b> <b>flops</b> associated with coils, through which flux passes in one direction, e. g., up, are driven to one state, e. g., true, and <b>flip</b> <b>flops</b> associated with coils through which flux passes in the opposite direction, e. g., down, are driven to a false state. The control signal to guide the vehicle over the wire {{is a function of}} the number of <b>flip</b> <b>flops</b> in the true state. Circuitry is included to prevent <b>flip</b> <b>flops</b> from assuming a wrong state due to noise...|$|R
50|$|Opanka - is {{the brand}} of <b>flip</b> <b>flop</b> and slipper, this brand is a {{competitor}} of Havaianas {{a brand of}} Alpargatas {{and that is the}} largest manufacturer of <b>flip</b> <b>flop</b> in the world.|$|R
5000|$|Balance Beam: piked front mount, wolf jump, tucked Korbut; <b>flip</b> <b>flop,</b> full (or <b>flip</b> <b>flop,</b> layout step out, Korbut); switch side; front tuck, tuck jump; 3/4 {{twisting}} Shushonova; cartwheel, {{swing through}} double full dismount ...|$|R
40|$|ABSTRACT- In present CMOS circuits, {{the power}} {{dissipation}} caused by leakage current cannot be neglected any more. The current use of multi-Vt to control leakage power targets combinational gates, even though sequential {{elements such as}} <b>flip</b> <b>flops</b> also contribute appreciable leakage. In this paper low power, high speed design of D <b>flip</b> <b>flop</b> is enumerated. Numerous techniques are utilized to minimize sub-threshold leakage power {{as well as the}} power consumption of the CMOS circuits. The proposed circuit in this paper shows a design for D <b>flip</b> <b>flop</b> to increase overall speed of the circuit as compared to other circuits by using minimum number of transistors to achieve lowest power consumption. This paper proposes four leakage reduction techniques such as leakage feedback; gate-length biasing, dual threshold techniques and MTCMOS for use in D <b>flip</b> <b>flop.</b> This work analyses the leakage- current and power of different implementation of D <b>flip</b> <b>flop</b> using transmission gate. All the designs are simulated using Cadence in 45 nm process technology. Simulation result shows that the proposed MTCMOS based D <b>flip</b> <b>flop</b> has the least leakage power dissipation...|$|R
40|$|This paper {{represents}} {{the design and}} implementation of a low power 4 -bit LFSR using Dual edge triggered <b>flip</b> <b>flop.</b> A linear feedback shift register (LFSR) is assembled by N number of <b>flip</b> <b>flops</b> connected in series and a combinational logic generally xor gate. An LFSR can generate random number sequence which acts as cipher in cryptography. A known text encrypted over long PN sequence, {{in order to improve}} security sequence made longer ie 128 bit; require long chain of <b>flip</b> <b>flop</b> leads to more power consumption. In this paper a novel circuit of random sequence generator using dual edge triggered <b>flip</b> <b>flop</b> has been proposed. Data has been generated on every edge of <b>flip</b> <b>flop</b> instead of single edge. A DETFF-LFSR can generate random number require with less number of clock cycle, it minimizes the number of <b>flip</b> <b>flop</b> result in power saving. In this paper we concentrates on the designing of power competent Test Pattern Generator (TPG) using four dual edge triggered flip-flops as the basic building block, overall there is reduction of power around 25 % by using these techniques...|$|R
40|$|Efficient power {{management}} in {{wireless sensor network}} is a critical issue as the sensor nodes are low powered devices. In a sensor node, <b>flip</b> <b>flop</b> consumes large amount of power as they make maximum number of internal transitions. Reduction in the power consumed by flip-flops shows a deep impact on the total power consumed. Hence, designing low power <b>flip</b> <b>flop</b> cells are highly important for enhancing the life time of network. This paper presents a comparative study of different <b>flip</b> <b>flop</b> cells for WSN applications based on simulation at 90 nm and 45 nm technology. The simulation results show that <b>flip</b> <b>flop</b> using multiplexers offers the best overall performance...|$|R
40|$|The chief goal {{of partial}} scan/BIST {{selection}} {{is to identify}} the minimum number of <b>flip</b> <b>flops</b> in a design which can be converted into test <b>flip</b> <b>flops</b> to enable high fault coverage. We propose the elimination of reconvergent fanout during partial scan/BIST selection by choosing <b>flip</b> <b>flops</b> on reconvergent fanout paths. We present a partial scan/BIST selection algorithm which minimizes reconvergent fanout. Experimental results show the significant fault coverage gain enabled by this approach. II...|$|R
40|$|Abstract [...] <b>Flip</b> <b>flop</b> is an {{important}} component for any digital circuit. Any synchronous circuit’s performance depends on the performance of the <b>flip</b> <b>flop.</b> The effectively enable of halving the clock frequency called Dual Edge Triggered <b>Flip</b> <b>Flop</b> (DET-FF) is used for low power designs. A high speedy, low power consuming DET-SAFF is designed along with a clock distribution network with reduced delay and power consumption is proposed. The power distribution is reduced at low switching activity by incorporating the DET as baseline for designing the clock distribution network. Embedding of control circuit is implemented for the explicit pulse generator to disable the PULS generation at the redundant event. The latency of the <b>flip</b> <b>flop</b> can be minimized by making use of a fast schematic latch. This increases the operating speed of the <b>flip</b> <b>flop.</b> Keywords- Clock distribution networks, Clock gating, Dual edge trigger, Latency, Switching activity I...|$|R
50|$|In October 2015, Cherokee {{acquired}} <b>Flip</b> <b>Flop</b> Shops, {{a leading}} franchise retail chain dedicated to offering the hottest brands and latest styles of <b>flip</b> <b>flops,</b> casual footwear and accessories. In November 2016, Cherokee acquired the Hi-Tec and Magnum brands.|$|R
40|$|Abstract — Low power {{flip-flops}} {{which plays}} {{a vital role}} {{for the design of}} low-power digital systems. <b>Flip</b> <b>flops</b> and latches consume a large amount of power due to redundant transitions and clocking system. In addition, the energy consumed by low skew clock distribution network is steadily increasing and becoming a larger fraction of the chip power. Almost, 30 %- 60 % of total power dissipation in a system is due to <b>flip</b> <b>flops</b> and clock distribution network. In order to achieve a design that is both high performances while also being power efficient, careful attention must be paid to the design of <b>flip</b> <b>flops</b> and latches. We survey a set of <b>flip</b> <b>flops</b> designed for low power and High performance...|$|R
50|$|<b>Flip</b> <b>Flop</b> Hologram Masters Origination is a {{technique}} used to produce holograms that display <b>flip</b> <b>flop</b> effect. They are produced used 2D/3D master shooting system. This two channel effect of 2D/3D holograms displays two different images from different angles. These holograms are often fabricated using supreme quality material. The final master obtained from this <b>flip</b> <b>flop</b> mastering technique are used to manufacture holograms which gives flip-flop effects. Having an excellent blend of 2D/3D and flipping images offers holographic images an excellent depth and a dazzling appeal.|$|R
40|$|Abstract: In this paper, {{implementations}} of the flip-flops {{are presented}} which are level triggered and negative edge triggered using CMOS 180 nm Technology. The gate sizes are optimized precisely for low delay propagation and low power dissipation without affecting the basic {{operation of the}} <b>flip</b> <b>flops</b> with a supply voltage of 1 V. The designed D <b>flip</b> <b>flop</b> and SR <b>flip</b> <b>flop</b> dissipates power of 41. 29 nW and 24. 9 nW respectively whereas JK and T <b>flip</b> <b>flops</b> dissipates higher power of 6. 51 uW and 4. 23 uW which is {{because the number of}} MOS transistors increases for its implementation. There are three important factors in CMOS i. e the gate size area, power dissipation and speed of operation which always compromise between them when it is implemented in the field of IC circuit design. The main objective {{of this paper is to}} implement all the basic <b>flip</b> <b>flops</b> using CMOS transistors with voltage and Gate size scaling technique to reduce power dissipation without distorting the normal function of the basic <b>flip</b> <b>flops.</b> In any circuit design which is powered by a battery source, if the total power dissipation is low, the heat dissipation is also low which leads to more circuit reliability and durability without any circuit breakdown...|$|R
40|$|ABSTRACT – Universal shift registers, as {{all other}} types of registers, are used in {{computers}} as memory elements. Flip-flops are an inherent building block in Universal shift registers design. In order to achieve Universal shift registers, that is both high performances while also being power efficient, careful attention must {{be paid to the}} design of <b>flip</b> <b>flops.</b> Several fast low power <b>flip</b> <b>flops,</b> called pulse triggered <b>flip</b> <b>flop</b> (PTFF), design is analyzed and designed the universal shift registers [...] The paper presents a modified design for explicit pulse triggered Flip-flop with reduced transistor count for low power and high performance applications. HSPICE simulation results of Shift Register at a frequency of 1 GHz indicate improvement in power-delay product with respect to the Existing pulse triggered <b>flip</b> <b>flop</b> configurations using CMOS technology...|$|R
40|$|The {{very low}} power and high speed dual VDD <b>Flip</b> <b>Flop</b> (FF) is {{proposed}} in this paper. The power reduction has achieved by introducing dual VDD technique with two different supply voltages as Vdd 1 and Vdd 2. The {{small number of}} MOS transistors are connected to clock signal, reduces drastic leakage power consumption, and the smaller no of transistor count makes the cell area equals to conventional FFs. In addition, fully static full-swing operation makes the cell tolerant of supply voltage and input slew variation. With dual VDD, topologically compressed <b>flip</b> <b>flop</b> gives 82. 72 % improvement over power, delay and power delay product and the nontopologically compressed <b>flip</b> <b>flop</b> gives only 30. 79 % improvement as compared with conventional <b>flip</b> <b>flops.</b> An experimental chip design is carried out by 90 nm CMOS technology...|$|R
50|$|To {{celebrate}} its tenth {{anniversary in}} 2007, Tropical Smoothie Cafe created a holiday called National <b>Flip</b> <b>Flop</b> Day. Every year, {{on the third}} Friday in June, Tropical Smoothie Café celebrates National <b>Flip</b> <b>Flop</b> Day. Customers who come into a participating Cafe across the nation from 2 pm to 7 pm while wearing <b>flip</b> <b>flops</b> will receive a free 24oz. Jetty Punch Smoothie. Tropical Smoothie gives proceeds of a $1 paper <b>flip</b> <b>flop</b> from customers to send ill {{children and their families}} to Camp Sunshine. Camp Sunshine is a retreat based in Casco, Maine, whose mission is focused solely on addressing the effects of a life-threatening illness on every member of the immediate family—the ill child, the parents, and the siblings. The year-round program is free of charge to families.|$|R
40|$|In {{integrated}} circuits, {{power consumption}} is a {{one of the}} top three challenges like area, power and speed. Power optimization of IC’s can be achieved in gate level, logical level, algorithmic level and circuit level (transistor level). From these levels one of the best optimization is transistor level, because the structure of the transistor will {{play a major role in}} power dissipation. Practically, clocking system consumes large portion of total chip power which consists of clock distribution network and flop-flops. Various design techniques are available to reduce the <b>flip</b> <b>flop</b> power. In this paper removal of noise coupling transistor approach is implemented in new <b>flip</b> <b>flop</b> then further power reduction is carried out by employing already existing methods like double edge triggering and SVL method. Based upon those techniques, the proposed <b>flip</b> <b>flops</b> in this paper having improved power reduction capability than existing <b>flip</b> <b>flop</b> by 6 %~ 90 % and improved PDP by 9 %~ 90 %. Some of the proposed <b>flip</b> <b>flops</b> are used in multimedia and error detector application. KEYWORDS...|$|R
40|$|This paper {{reports a}} design {{technique}} to harden CMOS memory circuits against Single Event Upset (SEU) {{in the space}} environment. A RAM cell and <b>Flip</b> <b>Flop</b> design are presented to demonstrate the method. The <b>Flip</b> <b>Flop</b> {{was used in the}} control circuitry for a Reed Solomon encoder designed for the Space Station...|$|R
40|$|In many digital Very Large Scale Integration design, {{clock system}} {{is one of}} the most power {{consumption}} component. It consumes 30 % to 60 % of the total system power. As we are in need to reduce the power consumption on portable digital circuit because power budget is severely limited on portable digital circuit. To achieve this requirement, a clock system employing two techniques such as Dual Edge Triggered Sense Amplifier <b>Flip</b> <b>Flop</b> (DETSAFF) and Clock Gated Sense Amplifier <b>Flip</b> <b>Flop</b> (CGSAFF) is proposed. Dual Edge Triggering Sense Amplifier <b>Flip</b> <b>flop</b> will reduce the power consumption up to 30 %. Clocked Gated Sense Amplifier <b>Flip</b> <b>Flop</b> (CG SAFF) is engaged when switching activity is less than 0. 5. During zero input switching activity, CGSAFF offers up to 86 % power saving. We can further reduce the power consumption of the clock system by using low swing differential conditional capturing flip-flop...|$|R
