#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 18 20:32:23 2017
# Process ID: 7452
# Current directory: X:/final_project/lzw_compression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent788 X:\final_project\lzw_compression\lzw_compression.xpr
# Log file: X:/final_project/lzw_compression/vivado.log
# Journal file: X:/final_project/lzw_compression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/final_project/lzw_compression/lzw_compression.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'x:/final_project/lzw_compression/lzw_compression.ipdefs/axi_compression_1.0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 803.527 ; gain = 148.883
archive_project X:/final_project/lzw_compression.xpr.zip -temp_dir X:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'X:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'x:/final_project/lzw_compression/lzw_compression.ipdefs/axi_compression_1.0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
