;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	JMN 100, 9
	JMN 100, 9
	SUB @127, 103
	SUB <0, @42
	ADD 270, 30
	SLT -721, 11
	MOV -721, 11
	SLT -721, 11
	SLT -721, 11
	MOV @127, 106
	DJN -1, @-20
	SUB 1, <-1
	SUB 1, <-1
	SPL 0, -202
	DJN -7, @-420
	MOV -721, 11
	DJN -7, @-420
	SLT -721, 11
	SLT -721, 11
	SUB @121, 103
	SLT 121, 0
	SUB 1, <-1
	SPL 0, @-2
	SUB 12, @10
	SPL 0, @-2
	SPL 0, -202
	SPL 0, -202
	DJN -7, @-420
	CMP <0, @42
	MOV #1, <-101
	SUB @127, 106
	SLT 121, 0
	SUB 1, <-1
	SUB 12, @10
	DJN -7, @-420
	SUB @121, 106
	SUB @127, 103
	SUB -721, 11
	SLT -721, 11
	DJN -1, @-20
	DJN 8, @-420
	SUB @121, 103
	SUB @121, 103
	SPL 0, -202
	MOV -1, <-20
