/*****************************************************************************
 *
 *  $Id$
 *
 *  Copyright (C) 2007-2009  Florian Pose, Ingenieurgemeinschaft IgH
 *
 *  This file is part of the IgH EtherCAT Master.
 *
 *  The IgH EtherCAT Master is free software; you can redistribute it and/or
 *  modify it under the terms of the GNU General Public License version 2, as
 *  published by the Free Software Foundation.
 *
 *  The IgH EtherCAT Master is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General
 *  Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License along
 *  with the IgH EtherCAT Master; if not, write to the Free Software
 *  Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
 *
 *  ---
 *
 *  The license mentioned above concerns the source code only. Using the
 *  EtherCAT technology and brand is only permitted in compliance with the
 *  industrial property and similar rights of Beckhoff Automation GmbH.
 *
 ****************************************************************************/

#include <errno.h>
#include <signal.h>
#include <stdio.h>
#include <string.h>
#include <sys/resource.h>
#include <sys/time.h>
#include <sys/types.h>
#include <unistd.h>
#include <time.h> /* clock_gettime() */
#include <sys/mman.h> /* mlockall() */
#include <sched.h> /* sched_setscheduler() */

/****************************************************************************/

#include "ecrt.h"

/****************************************************************************/

/** Task period in ns. */
#define PERIOD_NS   (1000000)

#define MAX_SAFE_STACK (8 * 1024) /* The maximum stack size which is
                                     guranteed safe to access without
                                     faulting */

/****************************************************************************/

/* Constants */
#define NSEC_PER_SEC (1000000000)
#define FREQUENCY (NSEC_PER_SEC / PERIOD_NS)

/****************************************************************************/

// EtherCAT
static ec_master_t *master = NULL;
static ec_master_state_t master_state = {};

static ec_domain_t *domain1 = NULL;
static ec_domain_state_t domain1_state = {};

static ec_slave_config_t *sc_ana_in = NULL;
static ec_slave_config_state_t sc_ana_in_state = {};

/****************************************************************************/

// process data
static uint8_t *domain1_pd = NULL;

static unsigned int counter = 0;
static uint8_t buzz = 0;
static uint8_t SegData = 65;

static uint32_t offsetAlarm;
static uint32_t offsetTemperature;
static uint32_t offsetSegment;
static uint32_t offsetPot;
static uint32_t offsetSwitch;

float TempData;
uint16_t PotData;
uint8_t SwitchData;

void check_domain1_state(void)
{
    ec_domain_state_t ds;

    ecrt_domain_state(domain1, &ds);

    if (ds.working_counter != domain1_state.working_counter) {
        printf("Domain1: WC %u.\n", ds.working_counter);
    }
    if (ds.wc_state != domain1_state.wc_state) {
        printf("Domain1: State %u.\n", ds.wc_state);
    }

    domain1_state = ds;
}

/*****************************************************************************/

void check_master_state(void)
{
    ec_master_state_t ms;

    ecrt_master_state(master, &ms);

    if (ms.slaves_responding != master_state.slaves_responding) {
        printf("%u slave(s).\n", ms.slaves_responding);
    }
    if (ms.al_states != master_state.al_states) {
        printf("AL states: 0x%02X.\n", ms.al_states);
    }
    if (ms.link_up != master_state.link_up) {
        printf("Link is %s.\n", ms.link_up ? "up" : "down");
    }

    master_state = ms;
}

/*****************************************************************************/

void check_slave_config_states(void)
{
    ec_slave_config_state_t s;

    ecrt_slave_config_state(sc_ana_in, &s);

    if (s.al_state != sc_ana_in_state.al_state) {
        printf("AnaIn: State 0x%02X.\n", s.al_state);
    }
    if (s.online != sc_ana_in_state.online) {
        printf("AnaIn: %s.\n", s.online ? "online" : "offline");
    }
    if (s.operational != sc_ana_in_state.operational) {
        printf("AnaIn: %soperational.\n", s.operational ? "" : "Not ");
    }

    sc_ana_in_state = s;
}

/*****************************************************************************/

void cyclic_task()
{
    // CKim - receive process data
    ecrt_master_receive(master);
    ecrt_domain_process(domain1);

//     // check process data state (optional)
//     check_domain1_state();

    // CKim - Read and write process data
    if (counter) {
        counter--;
    } 
    else { // do this at 1 Hz
        counter = FREQUENCY;

        // check for master state (optional)
        //check_master_state();
        // check for slave configuration state(s) (optional)
        //check_slave_config_states();

        
        // CKim - Update new data to write
        buzz = !buzz;
        SegData++;

        // CKim - Print received data
        printf("Temperature : %.2f\t Pot : %d\t Switch : %d\n", TempData,PotData,SwitchData);
    }            

    // read process data
    TempData = EC_READ_REAL(domain1_pd + offsetTemperature);
    PotData = EC_READ_U16(domain1_pd + offsetPot);
    SwitchData = EC_READ_U8(domain1_pd + offsetSwitch);

    // write process data
    //EC_WRITE_U8(domain1_pd + offsetAlarm, buzz ? 0xFF : 0x00);
    EC_WRITE_U8(domain1_pd + offsetAlarm, 127);
    EC_WRITE_U8(domain1_pd + offsetSegment, SegData);

    // CKim - send process data
    ecrt_domain_queue(domain1);
    ecrt_master_send(master);
}

/****************************************************************************/

void stack_prefault(void)
{
    unsigned char dummy[MAX_SAFE_STACK];

    memset(dummy, 0, MAX_SAFE_STACK);
}

/****************************************************************************/

int main(int argc, char **argv)
{
    // CKim - 1. Request master
    // To access IgH EtherCAT master inside your application, 
    // one must first request the master. 
    // 'ecrt_request_master(index)'. Returns pointer to 'ec_master_t' 
    master = ecrt_request_master(0);
    if (!master) {
        return -1;
    }
    printf("Requested master!!\n");

    // CKim - 2. Create a Process Data Domain
    // Image of the process data objects (PDO) that will be 
    // exchanged through EtherCAT communication are managed by 
    //'Process Data Domain'. 
    // 'ecrt_master_create_domain'. Returns pointer to ec_domain_t
    domain1 = ecrt_master_create_domain(master);
    if (!domain1) {
        return -1;
    }
    printf("Created process data domain!!\n");

    // CKim - 3. Configure slaves
    // Tell master about the topology of the slave networks. 
    // This can be done by creating “slave configurations” that will provide 
    // bus position, vendor id and product code.
    // ecrt_master_slave_config(master, alias, position, vendor_id, product code)
    // If alias is 0, slaves are addressed by absolute position, 
    // otherwise, position 'p 'means p'th slave after the slave with the 'alias' name. 
    
    // alias, position, vendor_id and product code can be found by connecting the slaves
    // and running command line program 'ethercat cstruct'
    // In this eample, two EasyCAT slaves are connected. 
    ec_slave_config_t *sc1;
    ec_slave_config_t *sc2;
    uint32_t VendorID_EasyCAT = 0x0000079a;
    uint32_t ProductCode_LAB1 = 0xababa001;
    uint32_t ProductCode_LAB2 = 0xababa002;
    
    if (!(sc1 = ecrt_master_slave_config(master,0,0,VendorID_EasyCAT,ProductCode_LAB1))) {
        fprintf(stderr, "Failed to get slave configuration.\n");
        return -1;
    }    
    if (!(sc2 = ecrt_master_slave_config(master,0,1,VendorID_EasyCAT,ProductCode_LAB2))) {
        fprintf(stderr, "Failed to get slave configuration.\n");
        return -1;
    }    
    printf("Configured Slaves!!\n");

    // CKim - 4. For each slaves, configure Process Data Objects (PDO)
    // Each slave has 'sync manager' that coordinates the synchronization of 
    // data exchange by PDOs. Configure the PDO mapping of the sync manager
    
    // PDO mapping consists of 
    // 1. 'ec_pdo_entry_info_t' which specifies index/subindex/size of 
    //     an object (PDO Entry) that will be mapped to PDO
    // 2. 'ec_pdo_info_t' which specifies index in a slave's object dictionary 
    //    (PDO index) that the entry information will be stored. 
    //    {PDOidx, number of PDO entry, pointer to pdo entries}
    // 3. 'ec_sync_info_t', sync manager configuration information
    //     index / direction / number of PDOs to be managed / PDO info / watchdog mode

    // CKim - PDO Entry Info Slave 0
    ec_pdo_entry_info_t slave_0_pdo_entries[] = 
    {
        {0x0005, 0x01, 8}, /* Alarm : Master writes value and slave will sound alarm. Output*/
        {0x0006, 0x01, 32}, /* Temperature : Master will read tempearture. Input */
    };

    // CKim - PDO Entry Info Slave 1
    ec_pdo_entry_info_t slave_1_pdo_entries[] = 
    {
        {0x0005, 0x01, 8}, /* Segments : Master writes value and slave will display. Output */
        {0x0006, 0x01, 16}, /* Potentiometer : Master will read pot value. Input */
        {0x0006, 0x02, 8}, /* Switches : Master will read switch press. Input */
    };

    // CKim - PDO mapping info Slave 0
    ec_pdo_info_t slave_0_pdos[] = {
        {0x1600, 1, slave_0_pdo_entries + 0}, /* Outputs : RxPDO. slave reads from master*/
        {0x1a00, 1, slave_0_pdo_entries + 1}, /* Inputs : TxPDO. slave transmits to master */
    };

    // CKim - PDO mapping info Slave 1
    ec_pdo_info_t slave_1_pdos[] = {
        {0x1600, 1, slave_1_pdo_entries + 0}, /* Outputs */
        {0x1a00, 2, slave_1_pdo_entries + 1}, /* Inputs */
    };

    // CKim - Sync manager configuration Slave 0
    // Sync manager 0, EC_DIR_OUTPUT = written by master, 1 RxPDO 
    // Sync manager 1, EC_DIR_INPUT = read by master, 1 TxPDO 
    ec_sync_info_t slave_0_syncs[] = {
        {0, EC_DIR_OUTPUT, 1, slave_0_pdos + 0, EC_WD_ENABLE},
        {1, EC_DIR_INPUT, 1, slave_0_pdos + 1, EC_WD_DISABLE},
        {0xff}
    };

    // CKim - Sync manager configuration Slave 1
    // Sync manager 0, EC_DIR_OUTPUT = written by master, 1 RxPDO 
    // Sync manager 1, EC_DIR_INPUT = read by master, 1 TxPDO 
    ec_sync_info_t slave_1_syncs[] = {
        {0, EC_DIR_OUTPUT, 1, slave_1_pdos + 0, EC_WD_ENABLE},
        {1, EC_DIR_INPUT, 1, slave_1_pdos + 1, EC_WD_DISABLE},
        {0xff}
    };

    // CKim - Connect the configured Sync manager to corresponding slaves
    // ecrt_slave_config_pdos (slave configuration, number of sync manager, array of sync manager configuration): 
    printf("Configuring PDOs...\n");
    if (ecrt_slave_config_pdos(sc1, EC_END, slave_0_syncs)) {
        fprintf(stderr, "Failed to configure PDOs.\n");
        return -1;
    }

    if (ecrt_slave_config_pdos(sc2, EC_END, slave_1_syncs)) {
        fprintf(stderr, "Failed to configure PDOs.\n");
        return -1;
    }

    // CKim 5. - Register PDO configuration (sync manager configuration) 
    // of each slave to Process Data Domain. Only the registered entry will be 
    // communicated by master. 
    // ecrt_slave_config_reg_pdo_entry()
    // Returns offset (in bytes) of the PDO entry's process data from the beginning of the 
    // domain data, which is used for read/write
    // ecrt_domain_reg_pdo_entry_list()
    // offset = ecrt_slave_config_reg_pdo_entry
    // (slave configuration, index, subindex, domain)   
     offsetAlarm = ecrt_slave_config_reg_pdo_entry(sc1, 0x0005, 0x01, domain1, NULL);
    if( offsetTemperature < 0) {
        fprintf(stderr, "Failed to register PDO entry to domain.\n");
        return -1;
    }
    offsetTemperature = ecrt_slave_config_reg_pdo_entry(sc1, 0x0006, 0x01, domain1, NULL);
    if( offsetTemperature < 0 ) {
        fprintf(stderr, "Failed to register PDO entry to domain.\n");
        return -1;
    }
    offsetSegment = ecrt_slave_config_reg_pdo_entry(sc2, 0x0005, 0x01, domain1, NULL);
    if( offsetSegment < 0) {
        fprintf(stderr, "Failed to register PDO entry to domain.\n");
        return -1;
    }
    offsetPot = ecrt_slave_config_reg_pdo_entry(sc2, 0x0006, 0x01, domain1, NULL);
    if(offsetPot < 0) {
        fprintf(stderr, "Failed to register PDO entry to domain.\n");
        return -1;
    }
    offsetSwitch = ecrt_slave_config_reg_pdo_entry(sc2, 0x0006, 0x02, domain1, NULL);
    if(offsetSwitch < 0) {
        fprintf(stderr, "Failed to register PDO entry to domain.\n");
        return -1;
    }

    printf("%d,%d,%d,%d,%d\n",offsetAlarm,offsetTemperature,offsetSegment,offsetPot,offsetSwitch);

    // if (ecrt_domain_reg_pdo_entry_list(domain1, domain1_regs)) {
    //     fprintf(stderr, "PDO entry registration failed!\n");
    //     return -1;
    // }


    // CKim 6. - Configure SYNC signal 
    ecrt_slave_config_dc(sc1, 0x0006, PERIOD_NS, 1000, 0, 0);
    ecrt_slave_config_dc(sc2, 0x0006, PERIOD_NS, 1000, 0, 0);


    // CKim 7. - Activate master, obtain pointer to process data domain's memory
    printf("Activating master...\n");
    if (ecrt_master_activate(master)) {
        return -1;
    }

    if (!(domain1_pd = ecrt_domain_data(domain1))) {
        return -1;
    }

    // CKim - Configure realtime thread priority
    /* Set priority */
    struct sched_param param = {};
    param.sched_priority = sched_get_priority_max(SCHED_FIFO);

    printf("Using priority %i.", param.sched_priority);
    if (sched_setscheduler(0, SCHED_FIFO, &param) == -1) {
        perror("sched_setscheduler failed");
    }

    /* Lock memory */
    if (mlockall(MCL_CURRENT | MCL_FUTURE) == -1) {
        fprintf(stderr, "Warning: Failed to lock memory: %s\n",
                strerror(errno));
    }

    stack_prefault();

    // CKim 8. - Start cyclic data exchange
    struct timespec wakeup_time;
    int ret = 0;

    printf("Starting RT task with dt=%u ns.\n", PERIOD_NS);

    clock_gettime(CLOCK_MONOTONIC, &wakeup_time);
    wakeup_time.tv_sec += 1; /* start in future */
    wakeup_time.tv_nsec = 0;

    while (1) {
        ret = clock_nanosleep(CLOCK_MONOTONIC, TIMER_ABSTIME,
                &wakeup_time, NULL);
        if (ret) {
            fprintf(stderr, "clock_nanosleep(): %s\n", strerror(ret));
            break;
        }

        cyclic_task();

        wakeup_time.tv_nsec += PERIOD_NS;
        while (wakeup_time.tv_nsec >= NSEC_PER_SEC) {
            wakeup_time.tv_nsec -= NSEC_PER_SEC;
            wakeup_time.tv_sec++;
        }
    }

    return ret;
}

/****************************************************************************/
