	component test is
		port (
			clk_clk                                 : in  std_logic                    := 'X';             -- clk
			led_pio_external_connection_export      : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n                           : in  std_logic                    := 'X';             -- reset_n
			switches_pio_external_connection_export : in  std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component test;

