--  Simulation Model Generator
--  Xilinx EDK 13.4 EDK_O.87xd
--  Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--
--  File     system.prj (Mon May  7 15:53:53 2018)
--
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_upsizer.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_upsizer.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_upsizer.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_upsizer.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_downsizer.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_downsizer.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/b_downsizer.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_downsizer.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_downsizer.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_data_fifo.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_fifo.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_srl_fifo.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_reg_srl_fifo.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/ndeep_srl.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_mask_static.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_mask.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_mask_static.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_mask.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_static.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_and.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_latch_and.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_or.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_latch_or.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/command_fifo.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi3_conv.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_axi3_conv.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_axi3_conv.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_axi3_conv.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/protocol_conv_bank.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/si_transactor.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/wdata_router.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/wdata_mux.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/nto1_mux.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/arbiter_resp.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_accel.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_decel.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_02_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axilite_conv.v" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_types_pkg.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_types_pkg_body.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_isa_be_pkg.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mux_bus.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/parity.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/comparator.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_and.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_or.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_equal.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare_mask.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare_const.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/find_first_bit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mux4_8.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mux4.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/gen_srlfifo.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/alu_bit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/alu.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg_bit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/dsp_module.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mul_unit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/div_unit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/div_unit_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_bit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pc_bit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pc_module.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pc_module_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/prefetch_buffer.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/prefetch_buffer_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/register_file_bit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/register_file.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/register_file_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_bit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/zero_detect.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/zero_detect_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/barrel_shifter.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/barrel_shifter_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_bit_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_read_steering.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/byte_doublet_handle.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/byte_doublet_handle_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_logic_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fsl_module.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/streaming_axi.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/exception_registers.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/exception_registers_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_addsub.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_div.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_conv.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_sqrt.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pvr.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/result_mux_bit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/result_mux.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/jump_logic_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/decode.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/address_hit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/address_data_hit.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/debug.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/iplb_interface.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/dplb_interface.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/daxi_interface.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/iaxi_interface.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/ram_module.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/victim_cache.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/stream_cache.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/cache_interface.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/icache.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/dcache.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/dcache_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/cache_valid_bit_detect.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/cachehit_detect.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/dcache_wb.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/instr_mux.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/read_data_mux_gti.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/interrupt_mode_converter.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_types_pkg.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_tlb.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_utlb_ram.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_utlb.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu.vhd"
vhdl microblaze_v8_00_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd"
vhdl lmb_v10_v1_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/hdl/vhdl/lmb_v10.vhd"
vhdl lmb_bram_if_cntlr_v2_10_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v2_10_b/hdl/vhdl/pselect_mask.vhd"
vhdl lmb_bram_if_cntlr_v2_10_b "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v2_10_b/hdl/vhdl/lmb_bram_if_cntlr.vhd"
verilog microblaze_0_bram_block_elaborate_v1_00_a "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/verilog/microblaze_0_bram_block_elaborate.v" -i "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
vhdl proc_sys_reset_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd"
vhdl proc_sys_reset_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd"
vhdl proc_sys_reset_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd"
vhdl proc_sys_reset_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd"
vhdl proc_common_v3_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd"
vhdl axi_lite_ipif_v1_01_a "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd"
vhdl axi_lite_ipif_v1_01_a "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd"
vhdl axi_lite_ipif_v1_01_a "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd"
vhdl axi_uartlite_v1_01_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_uartlite_v1_01_a/hdl/vhdl/baudrate.vhd"
vhdl axi_uartlite_v1_01_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_uartlite_v1_01_a/hdl/vhdl/uartlite_rx.vhd"
vhdl axi_uartlite_v1_01_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_uartlite_v1_01_a/hdl/vhdl/uartlite_tx.vhd"
vhdl axi_uartlite_v1_01_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_uartlite_v1_01_a/hdl/vhdl/uartlite_core.vhd"
vhdl axi_uartlite_v1_01_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_uartlite_v1_01_a/hdl/vhdl/axi_uartlite.vhd"
vhdl clock_generator_v4_01_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/clock_generator_v4_01_a/hdl/vhdl/dcm_module.vhd"
vhdl clock_generator_v4_01_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/clock_generator_v4_01_a/hdl/vhdl/pll_module.vhd"
vhdl clock_generator_v4_01_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/clock_generator_v4_01_a/hdl/vhdl/mmcm_module.vhd"
vhdl clock_generator_0_v4_01_a "elaborate/clock_generator_0_v4_01_a/hdl/vhdl/clock_generator.vhd"
vhdl diff_input_buf_v1_00_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/diff_input_buf_v1_00_a/hdl/vhdl/diff_input_buf.vhd"
vhdl nf10_mdio_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_mdio_v1_00_a/hdl/vhdl/mdio_if.vhd"
vhdl nf10_mdio_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_mdio_v1_00_a/hdl/vhdl/axi_interface.vhd"
vhdl nf10_mdio_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_mdio_v1_00_a/hdl/vhdl/mdio_ipif.vhd"
vhdl nf10_mdio_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_mdio_v1_00_a/hdl/vhdl/nf10_mdio.vhd"
vhdl axi_timebase_wdt_v1_01_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_timebase_wdt_v1_01_a/hdl/vhdl/timebase_wdt_core.vhd"
vhdl axi_timebase_wdt_v1_01_a "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/axi_timebase_wdt_v1_01_a/hdl/vhdl/axi_timebase_wdt.vhd"
verilog nf10_input_arbiter_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_input_arbiter_v1_00_a/hdl/verilog/nf10_input_arbiter.v" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_input_arbiter_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog nf10_input_arbiter_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_input_arbiter_v1_00_a/hdl/verilog/small_fifo_v3.v" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_input_arbiter_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog nf10_input_arbiter_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_input_arbiter_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_input_arbiter_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog nf10_bram_output_queues_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_bram_output_queues_v1_00_a/hdl/verilog/nf10_bram_output_queues.v" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_bram_output_queues_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog nf10_bram_output_queues_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_bram_output_queues_v1_00_a/hdl/verilog/small_fifo_v3.v" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_bram_output_queues_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog nf10_bram_output_queues_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_bram_output_queues_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_bram_output_queues_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/openflow_datapath.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/pkt_preprocessor.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/header_parser.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/lu_entry_composer.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/host_inf.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/s_counter.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/flow_table_controller.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/header_hash.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/crc_func_0_d256.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/crc_func_1_d256.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/openflow_cam.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/action_processor.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/small_fifo_v3.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/dp_bram_1024x256.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/dp_bram_1024x384.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/dp_bram_32x384.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/dp_bram_1024x64.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/dp_bram_32x64.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog openflow_datapath_v1_00_a "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/cam.v" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
vhdl nf10_axis_sim_pkg_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axis_sim_pkg_v1_00_a/simhdl/vhdl/nf10_axis_sim_pkg.vhd"
vhdl nf10_axi_sim_transactor_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axi_sim_transactor_v1_00_a/simhdl/vhdl/transactor_fifos.vhd"
vhdl nf10_axi_sim_transactor_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axi_sim_transactor_v1_00_a/simhdl/vhdl/nf10_axi_sim_transactor.vhd"
vhdl nf10_axis_sim_stim_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axis_sim_stim_v1_00_a/simhdl/vhdl/nf10_axis_sim_stim.vhd"
verilog nf10_axis_sim_record_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axis_sim_record_v1_00_a/simhdl/verilog/nf10_axis_sim_record.v" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axis_sim_record_v1_00_a/simhdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog nf10_axis_converter_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/nf10_axis_converter.v" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog nf10_axis_converter_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/small_fifo_v3.v" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog nf10_axis_converter_v1_00_a "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/" -i "/root/netfpga_10g_GET/lib/hw/contrib/pcores/" -i "/root/netfpga_10g_GET/lib/hw/std/pcores/" -i "/root/netfpga_10g_GET/lib/hw/xilinx/pcores/" -i "/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog work "axi_interconnect_0_wrapper.v"
vhdl work "microblaze_0_wrapper.vhd"
vhdl work "microblaze_0_ilmb_wrapper.vhd"
vhdl work "microblaze_0_dlmb_wrapper.vhd"
vhdl work "microblaze_0_i_bram_ctrl_wrapper.vhd"
vhdl work "microblaze_0_d_bram_ctrl_wrapper.vhd"
verilog work "microblaze_0_bram_block_wrapper.v"
vhdl work "reset_0_wrapper.vhd"
vhdl work "rs232_uart_1_wrapper.vhd"
vhdl work "clock_generator_0_wrapper.vhd"
vhdl work "diff_input_buf_0_wrapper.vhd"
vhdl work "diff_input_buf_1_wrapper.vhd"
vhdl work "diff_input_buf_2_wrapper.vhd"
vhdl work "diff_input_buf_3_wrapper.vhd"
vhdl work "nf10_mdio_0_wrapper.vhd"
vhdl work "axi_timebase_wdt_0_wrapper.vhd"
verilog work "nf10_input_arbiter_0_wrapper.v"
verilog work "nf10_bram_output_queues_0_wrapper.v"
verilog work "openflow_datapath_0_wrapper.v"
vhdl work "nf10_axi_sim_transactor_0_wrapper.vhd"
vhdl work "nf10_axis_sim_stim_0_wrapper.vhd"
vhdl work "nf10_axis_sim_stim_1_wrapper.vhd"
vhdl work "nf10_axis_sim_stim_2_wrapper.vhd"
vhdl work "nf10_axis_sim_stim_3_wrapper.vhd"
vhdl work "nf10_axis_sim_stim_4_wrapper.vhd"
verilog work "nf10_axis_sim_record_0_wrapper.v"
verilog work "nf10_axis_sim_record_1_wrapper.v"
verilog work "nf10_axis_sim_record_2_wrapper.v"
verilog work "nf10_axis_sim_record_3_wrapper.v"
verilog work "nf10_axis_sim_record_4_wrapper.v"
verilog work "nf10_axis_converter_0_wrapper.v"
verilog work "nf10_axis_converter_1_wrapper.v"
verilog work "nf10_axis_converter_2_wrapper.v"
verilog work "nf10_axis_converter_3_wrapper.v"
verilog work "nf10_axis_converter_4_wrapper.v"
verilog work "system.v"
verilog work "system_tb.v"
verilog work "/opt/Xilinx/13.4/ISE_DS/ISE/verilog/src/glbl.v" -i "/opt/Xilinx/13.4/ISE_DS/ISE/verilog/src/"
nosort
