// Seed: 1396770530
module module_0;
  generate
    assign id_1[1] = id_1;
  endgenerate
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output tri0  id_4
    , id_9,
    input  wor   id_5,
    output tri0  id_6,
    input  wire  id_7
);
  reg id_10 = (1) ** id_3;
  initial begin
    id_10 <= 1;
  end
  always @(1 or posedge 1) id_9 = 1 == {id_5{1'd0}};
  module_0();
endmodule
