Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Nov 26 10:38:31 2025
| Host         : sogang-500TGA-500SGA running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file design_riscv_cache_wrapper_control_sets_placed.rpt
| Design       : design_riscv_cache_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   583 |
|    Minimum number of control sets                        |   583 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1688 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   583 |
| >= 0 to < 4        |    79 |
| >= 4 to < 6        |   137 |
| >= 6 to < 8        |    20 |
| >= 8 to < 10       |    50 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     4 |
| >= 16              |   261 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3946 |         1079 |
| No           | No                    | Yes                    |             836 |          376 |
| No           | Yes                   | No                     |            1226 |          472 |
| Yes          | No                    | No                     |            2115 |          778 |
| Yes          | No                    | Yes                    |            3400 |         1197 |
| Yes          | Yes                   | No                     |            1677 |          676 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                       Clock Signal                                      |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[8]_0  |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_6                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[9]_0  |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_5                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[7]_0  |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_7                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[0]_0  |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_14                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[10]_0 |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_4                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[11]_0 |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_3                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[12]_0 |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_2                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[13]_0 |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_1                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[15]_0 |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[6]_0  |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_8                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[5]_0  |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_9                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[4]_0  |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_10                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[3]_0  |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_11                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[2]_0  |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_12                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[1]_0  |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_13                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[14]_0 |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[11]_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_13                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[10]_0                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[12]_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[0]_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[13]_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[14]_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[15]_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[1]_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[2]_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[3]_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[4]_0                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[5]_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[6]_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_12                                                                                                                                                          |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[9]_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[8]_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[7]_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_0                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_1                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_9                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_10                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_11                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_14                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_2                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_3                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_4                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_5                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_6                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_7                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/axi_aresetn_8                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                        |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/num_bit[3]_i_1__0_n_0                                                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                             | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_fifo_snd_a/p_6_in                                                                                                                                                                                  | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_fifo_rcv_a/items[3]_i_1__0_n_0                                                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/cnt                                                                                                                                                                                  | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_axi_lite_if_a/E[0]                                                                                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/FSM_sequential_stateAW[0]_i_1__2_n_0                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/FSM_sequential_stateAW[0]_i_1__1_n_0                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/FSM_sequential_stateAW[0]_i_1__0_n_0                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/FSM_sequential_stateAW[0]_i_1_n_0                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/sl_mode_reg[1]_i_1_n_0                                                                                                                                                                       | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_fifo_rcv_a/bram_tail                                                                                                                                                                               | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_fifo_rcv_a/p_6_in                                                                                                                                                                                  | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_fifo_snd_a/items[3]_i_1_n_0                                                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_fifo_snd_a/bram_tail                                                                                                                                                                               | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/width_reg                                                                                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/FSM_sequential_stateR[3]_i_1_n_0                                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_wb_q_reg[4]_1                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                   |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                               | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                          |                2 |              4 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg_0                                                                                                                                                                               | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/num_bit[3]_i_1_n_0                                                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__72_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                       |                3 |              4 |         1.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/item_cnt[4]_i_1__1_n_0                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/stateR_i_1__0_n_0                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/item_cnt[4]_i_1__0_n_0                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/item_cnt[4]_i_1_n_0                                                                                                                    | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/item_cnt[4]_i_1__2_n_0                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/E[0]                                                                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/axi_aresetn                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_wb_q_reg[4]_2[0]                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/rstmgra_0/inst/cpu_resetn_reg[4]_i_1_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/items[4]_i_1_n_0                                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/Twdata[4]_i_1_n_0                                                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/axi_aresetn                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/bram_tail[4]_i_1_n_0                                                                                                                                                               | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m0/u_axi_arbiter_stom_s3/stateR_i_1_n_0                                                                                                                                         | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/E[0]                                                                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/Twen_reg_1[0]                                                                                                                                                                            | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/axi_aresetn                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/Twen_reg_2[0]                                                                                                                                                                            | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/axi_aresetn                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m2/u_axi_arbiter_stom_s3/stateR_i_1__1_n_0                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                4 |              5 |         1.25 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_uncached/u_req/E[0]                                                                                                                                                            | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m2/u_axi_arbiter_stom_s3/stateB_i_1__1_n_0                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/stateB_i_1__0_n_0                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                4 |              5 |         1.25 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m0/u_axi_arbiter_stom_s3/stateB_i_1_n_0                                                                                                                                         | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                4 |              5 |         1.25 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail[4]_i_1__0_n_0                                                                                                                                                         | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/E[0]                                                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/rd_cnt[4]_i_1__0_n_0                                                                                                                                                               | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[2][1]                                                                  | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                      |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/bram_tail[4]_i_1_n_0                                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/bram_head[4]_i_1_n_0                                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/rd_cnt[4]_i_1_n_0                                                                                                                                                                  | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head[4]_i_1__0_n_0                                                                                                                                                         | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp20                                                                                                                                          | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                          |                2 |              6 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/csr_wr_wb_q_reg_0[0]                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |                2 |              6 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_bid[5]_i_1_n_0                                                                                                                                                                               | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                  | design_riscv_cache_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp[5]_i_1_n_0                                                                                                       | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                          |                3 |              6 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_2_n_0                                                                                                        | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                       |                5 |              6 |         1.20 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_uncached/u_req/ram_q[1][63]_i_1_n_0                                                                                                                                            | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_uncached/u_req/ram_q[1][69]_i_1_n_0                                                                                                                           |                2 |              6 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_uncached/u_req/ram_q[0][63]_i_1_n_0                                                                                                                                            | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_uncached/u_req/ram_q[0][69]_i_1_n_0                                                                                                                           |                2 |              6 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_default_slave/BID[5]_i_1_n_0                                                                                                                                                         | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                          |                2 |              6 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_axi/u_req/ram_q_reg[0][68]_0[0]                                                                                                                                                | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/Traddr[7]_i_1_n_0                                                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/axi_aresetn                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/beatR[7]_i_1_n_0                                                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/rx_data                                                                                                                                                                              | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/Tren_reg_0[0]                                                                                                                                                                            | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/axi_aresetn                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                   | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                          |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/E[0]                                                                                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/Twaddr[7]_i_1_n_0                                                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/axi_aresetn                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/beatW[7]_i_1_n_0                                                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/rxd_reg[7]_i_1_n_0                                                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_axi_lite_if/Twaddr[7]_i_1_n_0                                                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_axi_lite_if/Traddr[7]_i_1_n_0                                                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_axi_lite_if/E[0]                                                                                                                                                                                    | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_axi_lite_if/Twaddr[7]_i_1_n_0                                                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_core/axi_aresetn                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_axi_lite_if/Traddr[7]_i_1_n_0                                                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_core/axi_aresetn                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/pmem_rd_q_reg[0]                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/FSM_sequential_state_q_reg[1][0]                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_axi/u_axi/E[0]                                                                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/reg_tx_data_1                                                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_axi_lite_if_a/Twaddr[7]_i_1_n_0                                                                                                                                                                    | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_axi_lite_if_a/Traddr[7]_i_1_n_0                                                                                                                                                                    | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CLENG[7]_i_1_n_0                                                                                                                                                                              | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail0                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_axi_lite_if_a/Twen_reg_0[0]                                                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail[4]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail[4]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail0                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_lite_bus/u_amba_axi_lite_m6_core/axil_araddr                                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_lite_bus/u_amba_axi_lite_m6_core/s_axi_lite_awready_i_2_n_0                                                                                                                           |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_lite_bus/u_amba_axi_lite_m6_core/axil_awaddr[7]_i_1_n_0                                                                                                                                                | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_lite_bus/u_amba_axi_lite_m6_core/s_axi_lite_awready_i_2_n_0                                                                                                                           |                1 |              8 |         8.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/countW[8]_i_1_n_0                                                                                                                                                                             | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/FSM_onehot_state_reg[0]_0[0]                                                                                                                                                    | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/txd_reg[7]_i_1_n_0                                                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/FSM_onehot_state_reg[0][0]                                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/state_read_reg[1][0]                                                                                                                                                               | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/FSM_sequential_state_reg[0][0]                                                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/fifo_wr_dat[8]_i_1_n_0                                                                                                                                                                    | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                5 |              9 |         1.80 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/FSM_sequential_state_reg[1][0]                                                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/s_axi_rdata[29]_i_1_n_0                                                                                                                                                                  | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/axi_aresetn                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/bram_data_sav0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/axi_aresetn[0]                                                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_fifo_rcv_a/bram_data_sav0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_default_slave/countW                                                                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_default_slave/countR[8]_i_1_n_0                                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/Mem_reg_0_15_36_40_i_1_n_0                                                                                                                                                         | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail0                                                                                                                             | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head0                                                                                                                             | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_0_5_i_1__0_n_0                                                                                                                                                        | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head0                                                                                                                             | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail[4]_i_1__0_n_0                                                                                                                | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail[4]_i_1_n_0                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head0                                                                                                                             | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head0                                                                                                                             | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail0                                                                                                                             | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                3 |             10 |         3.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[2][0]                                                                  | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                      |                5 |             10 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |                7 |             10 |         1.43 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             10 |         1.43 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/E[0]                                                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |                5 |             11 |         2.20 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/FSM_sequential_state_q_reg[0][0]                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |                6 |             11 |         1.83 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                        |                6 |             12 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                        |                5 |             12 |         2.40 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CLENG_reg[11]_i_1_n_0                                                                                                                                                                         | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E_0                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A_0                                                                                                                              |                3 |             12 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_gpio/u_axi_lite_if/s_axi_awready_i_2_n_0                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_fifo_snd_a/bram_data_sav0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_axi_lite_if_a/Traddr_reg[6]_0[0]                                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head0                                                                                                                                                                         | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_default_slave/awlen_reg                                                                                                                                                              | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/fifo_head0                                                                                                                                                                         | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_default_slave/arlen_reg[8]_i_1_n_0                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |                6 |             15 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_FLAGA[0]                                                                                                                                                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_en_reg_1                                                                                                                                                                             | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_axi_lite_if_a/Twaddr_reg[5]_1[0]                                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/GPOUT[15]_i_1_n_0                                                                                                                                                                             | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/addrW[16]_i_1_n_0                                                                                                                                                                                  | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |                6 |             17 |         2.83 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/addrR_reg[16]_i_1_n_0                                                                                                                                                                              | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |               13 |             17 |         1.31 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             17 |         3.40 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/GEN_AW_DUAL.aw_active_reg                                                                                                                      | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                          |               11 |             18 |         1.64 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_lite_bus/u_amba_axi_lite_m6_core/s_axi_lite_awready_i_2_n_0                                                                                                                           |               12 |             18 |         1.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                4 |             18 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                5 |             18 |         3.60 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |         3.60 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/AWLEN_reg[7]_i_1_n_0                                                                                                                                                                               | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |                8 |             19 |         2.38 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/ARLEN_reg                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |                8 |             19 |         2.38 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_core/axi_aresetn                                                                                                                                                                  |                7 |             19 |         2.71 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/regAwid                                                                                                                                                                               | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                7 |             19 |         2.71 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/regArid                                                                                                                                                                                | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |                9 |             19 |         2.11 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                          |               12 |             19 |         1.58 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_axi_lite_if/Twen_reg_1                                                                                                                                                                              | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                7 |             20 |         2.86 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/f2u_int_data[31]_i_1_n_0                                                                                                                                                                      | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |               10 |             21 |         2.10 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_pic/u_pic_lite_if/axi_aresetn                                                                                                                                                             |                9 |             21 |         2.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/I2C_DONE_reg_0[0]                                                                                                                                                                    | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |                7 |             21 |         3.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_axi_lite_if/Twdata[22]_i_1_n_0                                                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                8 |             23 |         2.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             25 |         1.56 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[20]_0                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               19 |             25 |         1.32 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/axi_aresetn                                                                                                                                                 |               19 |             26 |         1.37 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                        |                7 |             27 |         3.86 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                        |                6 |             27 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                        |                6 |             27 |         4.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[31]_i_1_n_0                                                                                                                                                                     | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0                                                                                                                                                            |               14 |             28 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/ram_reg_64_127_0_2_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/ram_reg_192_255_0_2_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/ram_reg_128_191_0_2_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/ram_reg_192_255_0_2_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_4_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/ram_reg_128_191_0_2_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_axi_lite_if/Tren_reg_0[0]                                                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |               12 |             29 |         2.42 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/FSM_sequential_state_q_reg[1][0]                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |                8 |             30 |         3.75 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_axi_lite_if/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |                7 |             30 |         4.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_axi/u_req/E[0]                                                                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |               13 |             30 |         2.31 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/FSM_sequential_state_q_reg[1]_1[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |                5 |             30 |         6.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/E[0]                                                                                                                                                                      | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |                5 |             31 |         6.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |         3.44 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_1_n_0                                                                                                                                                    | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |                8 |             31 |         3.88 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/dataR                                                                                                                                                                                              | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |               15 |             32 |         2.13 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[7]_1[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               13 |             32 |         2.46 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CADDR[31]_i_1_n_0                                                                                                                                                                             | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                            | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                       |                8 |             32 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                          | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                          |               10 |             32 |         3.20 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[7]_4[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               17 |             32 |         1.88 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[7]_2[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               19 |             32 |         1.68 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[7]_6[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               11 |             32 |         2.91 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_csr/u_csrfile/csr_mcycle_h_q                                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |                8 |             32 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[7]_3[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               15 |             32 |         2.13 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                           |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/E[0]                                                                                                                                                                               | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/E[0]                                                                                                                                                                            | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |               14 |             32 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/FSM_onehot_state_lite_reg[2][0]                                                                                                                                                | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn_0                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/bram_data_sav0                                                                                                                                                                 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/bram_data_sav[31]_i_1_n_0                                                                                                                                     |               11 |             32 |         2.91 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_lite_bus/u_amba_axi_lite_m6_core/axil_wdata[31]_i_1_n_0                                                                                                                                                | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_lite_bus/u_amba_axi_lite_m6_core/s_axi_lite_awready_i_2_n_0                                                                                                                           |                8 |             32 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/addrW[31]_i_1_n_0                                                                                                                                                                             | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data[31]_i_1_n_0                                                                                                                                                                      | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0                                                                                                                                                            |                6 |             32 |         5.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_axi_lite_if_a/Twdata[31]_i_1_n_0                                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[7]_0[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               16 |             32 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[9]_6[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               15 |             32 |         2.13 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data[31]_i_1_n_0                                                                                                                                                                      | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0                                                                                                                                                            |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_axi_lite_if_a/Twaddr_reg[3]_1[0]                                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[9]_5[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               14 |             32 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_axi_lite_if_a/Twen_reg_1[0]                                                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |               14 |             32 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[10]_0[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               11 |             32 |         2.91 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[10]_2[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               17 |             32 |         1.88 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[10]_1[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               12 |             32 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[7]_5[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               14 |             32 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[11]_2[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               18 |             32 |         1.78 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[22]_0[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               12 |             32 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[8]_2[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               14 |             32 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[8]_1[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               13 |             32 |         2.46 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[11]_0[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               14 |             32 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[10]_6[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               15 |             32 |         2.13 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[10]_3[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               12 |             32 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[11]_1[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               17 |             32 |         1.88 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_wb_q_reg[4]_0[0]                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               14 |             32 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/csr_wr_wb_q_reg_3[0]                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               15 |             32 |         2.13 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/csr_wr_wb_q_reg_2[0]                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               16 |             32 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/csr_wr_wb_q_reg_1[0]                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               15 |             32 |         2.13 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_24[0]                                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               11 |             32 |         2.91 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/div_complete_w                                                                                                                                                               | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               11 |             32 |         2.91 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_axi/u_req/count_q_reg[0]_1                                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |               16 |             32 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[10]_4[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               14 |             32 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_axi_lite_if/E[0]                                                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_core/axi_aresetn                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_axi_lite_if/Twdata[31]_i_1_n_0                                                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_core/axi_aresetn                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_axi_lite_if/Tren_reg_0[0]                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_core/axi_aresetn                                                                                                                                                                  |               12 |             32 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_core/csr_counter[31]_i_1_n_0                                                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_core/axi_aresetn                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[8]_0[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               14 |             32 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[8]_3[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               17 |             32 |         1.88 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[8]_4[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               22 |             32 |         1.45 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[9]_4[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               15 |             32 |         2.13 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[9]_3[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               13 |             32 |         2.46 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[9]_2[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               15 |             32 |         2.13 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[9]_1[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               22 |             32 |         1.45 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[9]_0[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               15 |             32 |         2.13 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[8]_6[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               15 |             32 |         2.13 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[8]_5[0]                                                                                                                                        | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               14 |             32 |         2.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_wb_q_reg[10]_5[0]                                                                                                                                       | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               12 |             32 |         2.67 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_lite_bus/u_amba_axi_lite_m6_core/s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_lite_bus/u_amba_axi_lite_m6_core/s_axi_lite_awready_i_2_n_0                                                                                                                           |               14 |             33 |         2.36 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_axi_lite_if_a/s_axi_rdata[31]_i_1_n_0                                                                                                                                                              | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |                6 |             33 |         5.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_axi_lite_if/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                | design_riscv_cache_i/riscv_cache_soc_0/inst/u_timer/u_core/axi_aresetn                                                                                                                                                                  |                8 |             33 |         4.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_data_sav0                                                                                                                                                                  | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_data_sav[33]_i_1_n_0                                                                                                                                      |               15 |             34 |         2.27 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                            | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |               14 |             35 |         2.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             36 |         2.57 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/ram_q                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               17 |             36 |         2.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/ram_q[0][35]_i_1_n_0                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               17 |             36 |         2.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld54_out                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             37 |         2.18 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe[2]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                         |               14 |             37 |         2.64 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               19 |             41 |         2.16 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |               20 |             43 |         2.15 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                          |               30 |             43 |         1.43 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_0_5_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             48 |         8.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |               31 |             48 |         1.55 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/AWID[3]_i_1_n_0                                                                                                                                                                               | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |               24 |             49 |         2.04 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ARID[3]_i_1_n_0                                                                                                                                                                               | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/ARESETn_0                                                                                                                                                         |               22 |             49 |         2.23 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/csr_ctl_rst_reg_0                                                                                                                                                           |               25 |             50 |         2.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0                                                                                                                                                            |               23 |             50 |         2.17 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_csr_a/axi_aresetn                                                                                                                                                                 |               25 |             52 |         2.08 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/Mem_reg_0_15_36_40_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr[2]_rep_i_1_n_0                                                                                                                                                                              | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |               18 |             60 |         3.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_uncached/u_req/ram_q[1][63]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               28 |             62 |         2.21 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_uncached/u_req/ram_q[0][63]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               27 |             62 |         2.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |             63 |         2.03 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/quotient_q                                                                                                                                                                   | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               12 |             64 |         5.33 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_axi/u_axi/valid_q                                                                                                                                                              | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |               31 |             67 |         2.16 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_axi/u_req/ram_q[1][71]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |             68 |         2.62 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_axi/u_req/ram_q[0][71]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               25 |             68 |         2.72 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/axi_aresetn                                                                                                                                                       |               20 |             70 |         3.50 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/E[0]                                                                                                                                                               | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/AR[0]                                                                                                                                                    |               26 |             70 |         2.69 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |               50 |             74 |         1.48 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_rd_q                                                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               27 |             78 |         2.89 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             89 |         5.56 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/q_mask_q                                                                                                                                                                     | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               25 |             95 |         3.80 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr                                                                                                                                                                                             | design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0                                                                                                                                                             |               31 |             96 |         3.10 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               82 |            174 |         2.12 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               45 |            174 |         3.87 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |               84 |            198 |         2.36 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |              140 |            401 |         2.86 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/E[0]                                                                                                                                                           | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0]                                                                                                                                           |              162 |            434 |         2.68 |
|  design_riscv_cache_i/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1003 |           4141 |         4.13 |
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


