{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599315331810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599315331812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 10:15:31 2020 " "Processing started: Sat Sep 05 10:15:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599315331812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315331812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SOC -c SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315331812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599315332695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50to100_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_50to100_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_50to100_Dual-rtl " "Found design unit 1: Clock_50to100_Dual-rtl" {  } { { "Clock_50to100_Dual.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_50to100_Dual " "Found entity 1: Clock_50to100_Dual" {  } { { "Clock_50to100_Dual.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50to100_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_50to100_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_50to100_Dual-rtl " "Found design unit 1: Clock_50to100_Dual-rtl" {  } { { "Clock_50to100_Dual.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344617 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_50to100_Dual " "Found entity 1: Clock_50to100_Dual" {  } { { "Clock_50to100_Dual.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50to100_dual/clock_50to100_dual_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_50to100_dual/clock_50to100_dual_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_50to100_Dual_0002 " "Found entity 1: Clock_50to100_Dual_0002" {  } { { "Clock_50to100_Dual/Clock_50to100_Dual_0002.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual/Clock_50to100_Dual_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/statusleds_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/statusleds_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statusleds_pwm-rtl " "Found design unit 1: statusleds_pwm-rtl" {  } { { "../../../Board/c5board/statusleds_pwm.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/statusleds_pwm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344623 ""} { "Info" "ISGN_ENTITY_NAME" "1 statusleds_pwm " "Found entity 1: statusleds_pwm" {  } { { "../../../Board/c5board/statusleds_pwm.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/statusleds_pwm.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/c5boardtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/c5boardtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C5BoardToplevel-RTL " "Found design unit 1: C5BoardToplevel-RTL" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344626 ""} { "Info" "ISGN_ENTITY_NAME" "1 C5BoardToplevel " "Found entity 1: C5BoardToplevel" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_interface-rtl " "Found design unit 1: spi_interface-rtl" {  } { { "../../../RTL/Peripherals/spi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/spi.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344629 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "../../../RTL/Peripherals/spi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/spi.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/peripheral_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/peripheral_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_controller-rtl " "Found design unit 1: peripheral_controller-rtl" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344633 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_controller " "Found entity 1: peripheral_controller" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/io_ps2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/io_ps2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_com-rtl " "Found design unit 1: io_ps2_com-rtl" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/io_ps2_com.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344636 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_com " "Found entity 1: io_ps2_com" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/io_ps2_com.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-rtl " "Found design unit 1: interrupt_controller-rtl" {  } { { "../../../RTL/Peripherals/interrupt_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/interrupt_controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344638 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../RTL/Peripherals/interrupt_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/interrupt_controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/charrom/charrom_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/charrom/charrom_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharROM_ROM-arch " "Found design unit 1: CharROM_ROM-arch" {  } { { "../../../CharROM/CharROM_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/CharROM/CharROM_ROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344642 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharROM_ROM " "Found entity 1: CharROM_ROM" {  } { { "../../../CharROM/CharROM_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/CharROM/CharROM_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/video_vga_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/video_vga_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vga_master-rtl " "Found design unit 1: video_vga_master-rtl" {  } { { "../../../RTL/Video/video_vga_master.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_master.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344645 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_vga_master " "Found entity 1: video_vga_master" {  } { { "../../../RTL/Video/video_vga_master.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_master.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/video_vga_dither.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/video_vga_dither.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vga_dither-rtl " "Found design unit 1: video_vga_dither-rtl" {  } { { "../../../RTL/Video/video_vga_dither.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_dither.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344647 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_vga_dither " "Found entity 1: video_vga_dither" {  } { { "../../../RTL/Video/video_vga_dither.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_dither.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-rtl " "Found design unit 1: vga_controller-rtl" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344651 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/chargen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/chargen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 charactergenerator-rtl " "Found design unit 1: charactergenerator-rtl" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344654 ""} { "Info" "ISGN_ENTITY_NAME" "1 charactergenerator " "Found entity 1: charactergenerator" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/twowaycache.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/twowaycache.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoWayCache " "Found entity 1: TwoWayCache" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-rtl " "Found design unit 1: sdram-rtl" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344662 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/toplevel_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/toplevel_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel_Config " "Found design unit 1: Toplevel_Config" {  } { { "../../RTL/Toplevel_Config.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/Toplevel_Config.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/soc_virtualtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/soc_virtualtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VirtualToplevel-rtl " "Found design unit 1: VirtualToplevel-rtl" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344668 ""} { "Info" "ISGN_ENTITY_NAME" "1 VirtualToplevel " "Found entity 1: VirtualToplevel" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/simple_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/simple_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_uart-rtl " "Found design unit 1: simple_uart-rtl" {  } { { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/simple_uart.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344671 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_uart " "Found entity 1: simple_uart" {  } { { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/simple_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68kdotc_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68kdotc_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68KdotC_Kernel-logic " "Found design unit 1: TG68KdotC_Kernel-logic" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344686 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68KdotC_Kernel " "Found entity 1: TG68KdotC_Kernel" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68k_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68k_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_Pack " "Found design unit 1: TG68K_Pack" {  } { { "../../../RTL/CPU/TG68K_Pack.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_Pack.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68k_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68k_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_ALU-logic " "Found design unit 1: TG68K_ALU-logic" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344701 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K_ALU " "Found entity 1: TG68K_ALU" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/cascade_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/cascade_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cascade_timer-rtl " "Found design unit 1: cascade_timer-rtl" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/cascade_timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344704 ""} { "Info" "ISGN_ENTITY_NAME" "1 cascade_timer " "Found entity 1: cascade_timer" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/cascade_timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmacache-rtl " "Found design unit 1: dmacache-rtl" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344708 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMACache " "Found entity 1: DMACache" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM-arch " "Found design unit 1: DualPortRAM-arch" {  } { { "../../../RTL/Memory/DualPortRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DualPortRAM.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344710 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM " "Found entity 1: DualPortRAM" {  } { { "../../../RTL/Memory/DualPortRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DualPortRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-RTL " "Found design unit 1: debounce-RTL" {  } { { "../../../RTL/Misc/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/Debounce.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344713 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../../RTL/Misc/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/Debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/firmware/sdbootstrap_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/firmware/sdbootstrap_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdbootstrap_ROM-arch " "Found design unit 1: sdbootstrap_ROM-arch" {  } { { "../../Firmware/sdbootstrap_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/Firmware/sdbootstrap_ROM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344719 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdbootstrap_ROM " "Found entity 1: sdbootstrap_ROM" {  } { { "../../Firmware/sdbootstrap_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/Firmware/sdbootstrap_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacache_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacache_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACache_pkg " "Found design unit 1: DMACache_pkg" {  } { { "../../../RTL/Memory/DMACache_pkg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/dmacache_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/dmacache_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACache_config " "Found design unit 1: DMACache_config" {  } { { "../../RTL/DMACache_config.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/DMACache_config.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacacheram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacacheram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACacheRAM-RTL " "Found design unit 1: DMACacheRAM-RTL" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACacheRAM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344731 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMACacheRAM " "Found entity 1: DMACacheRAM" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACacheRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/poweronreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/poweronreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 poweronreset-rtl " "Found design unit 1: poweronreset-rtl" {  } { { "../../../RTL/Misc/poweronreset.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344737 ""} { "Info" "ISGN_ENTITY_NAME" "1 poweronreset " "Found entity 1: poweronreset" {  } { { "../../../RTL/Misc/poweronreset.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/sound_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/sound_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_controller-rtl " "Found design unit 1: sound_controller-rtl" {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344743 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_controller " "Found entity 1: sound_controller" {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_controller.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/sound_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/sound_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_wrapper-rtl " "Found design unit 1: sound_wrapper-rtl" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344750 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_wrapper " "Found entity 1: sound_wrapper" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/risingedge_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/risingedge_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risingedge_divider-behavioural " "Found design unit 1: risingedge_divider-behavioural" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/risingedge_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344756 ""} { "Info" "ISGN_ENTITY_NAME" "1 risingedge_divider " "Found entity 1: risingedge_divider" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/risingedge_divider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/hybrid_pwm_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/hybrid_pwm_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_pwm_sd " "Found entity 1: hybrid_pwm_sd" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/hybrid_pwm_sd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/fifo_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/fifo_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_Counter-RTL " "Found design unit 1: FIFO_Counter-RTL" {  } { { "../../../RTL/Misc/FIFO_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/FIFO_Counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344765 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Counter " "Found entity 1: FIFO_Counter" {  } { { "../../../RTL/Misc/FIFO_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/FIFO_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315344765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315344765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5BoardToplevel " "Elaborating entity \"C5BoardToplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599315345029 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_rts C5BoardToplevel.vhd(72) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(72): used explicit default value for signal \"n_rts\" because signal was never assigned a value" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599315345031 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sramAddress C5BoardToplevel.vhd(84) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(84): used explicit default value for signal \"sramAddress\" because signal was never assigned a value" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599315345031 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamWE C5BoardToplevel.vhd(85) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(85): used explicit default value for signal \"n_sRamWE\" because signal was never assigned a value" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599315345032 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamCS C5BoardToplevel.vhd(86) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(86): used explicit default value for signal \"n_sRamCS\" because signal was never assigned a value" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599315345032 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamOE C5BoardToplevel.vhd(87) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(87): used explicit default value for signal \"n_sRamOE\" because signal was never assigned a value" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599315345032 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_debugvalue C5BoardToplevel.vhd(104) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(104): used implicit default value for signal \"w_debugvalue\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599315345032 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_power_led\[1..0\] C5BoardToplevel.vhd(116) " "Using initial value X (don't care) for net \"w_power_led\[1..0\]\" at C5BoardToplevel.vhd(116)" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 116 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315345036 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_disk_led\[1..0\] C5BoardToplevel.vhd(117) " "Using initial value X (don't care) for net \"w_disk_led\[1..0\]\" at C5BoardToplevel.vhd(117)" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 117 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315345036 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_net_led\[1..0\] C5BoardToplevel.vhd(118) " "Using initial value X (don't care) for net \"w_net_led\[1..0\]\" at C5BoardToplevel.vhd(118)" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 118 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315345036 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_odd_led\[1..0\] C5BoardToplevel.vhd(119) " "Using initial value X (don't care) for net \"w_odd_led\[1..0\]\" at C5BoardToplevel.vhd(119)" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 119 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315345036 "|C5BoardToplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_50to100_Dual Clock_50to100_Dual:mypll " "Elaborating entity \"Clock_50to100_Dual\" for hierarchy \"Clock_50to100_Dual:mypll\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "mypll" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_50to100_Dual_0002 Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst " "Elaborating entity \"Clock_50to100_Dual_0002\" for hierarchy \"Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\"" {  } { { "Clock_50to100_Dual.vhd" "clock_50to100_dual_inst" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\"" {  } { { "Clock_50to100_Dual/Clock_50to100_Dual_0002.v" "altera_pll_i" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual/Clock_50to100_Dual_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599315345146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\"" {  } { { "Clock_50to100_Dual/Clock_50to100_Dual_0002.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual/Clock_50to100_Dual_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315345147 ""}  } { { "Clock_50to100_Dual/Clock_50to100_Dual_0002.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual/Clock_50to100_Dual_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599315345147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statusleds_pwm statusleds_pwm:myleds " "Elaborating entity \"statusleds_pwm\" for hierarchy \"statusleds_pwm:myleds\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "myleds" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poweronreset poweronreset:myw_reset " "Elaborating entity \"poweronreset\" for hierarchy \"poweronreset:myw_reset\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "myw_reset" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce poweronreset:myw_reset\|debounce:mydb " "Elaborating entity \"debounce\" for hierarchy \"poweronreset:myw_reset\|debounce:mydb\"" {  } { { "../../../RTL/Misc/poweronreset.vhd" "mydb" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce poweronreset:myw_reset\|debounce:mydb2 " "Elaborating entity \"debounce\" for hierarchy \"poweronreset:myw_reset\|debounce:mydb2\"" {  } { { "../../../RTL/Misc/poweronreset.vhd" "mydb2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_dither video_vga_dither:mydither " "Elaborating entity \"video_vga_dither\" for hierarchy \"video_vga_dither:mydither\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "mydither" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VirtualToplevel VirtualToplevel:tg68tst " "Elaborating entity \"VirtualToplevel\" for hierarchy \"VirtualToplevel:tg68tst\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "tg68tst" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345160 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_newframe SOC_VirtualToplevel.vhd(121) " "VHDL Signal Declaration warning at SOC_VirtualToplevel.vhd(121): used implicit default value for signal \"vga_newframe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599315345165 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2m_clk_db SOC_VirtualToplevel.vhd(189) " "Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(189): object \"ps2m_clk_db\" assigned a value but never read" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345165 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2k_clk_db SOC_VirtualToplevel.vhd(190) " "Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(190): object \"ps2k_clk_db\" assigned a value but never read" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345165 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_fast SOC_VirtualToplevel.vhd(298) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(298): signal \"clk_fast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345165 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SOC_VirtualToplevel.vhd(310) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(310): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345165 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SOC_VirtualToplevel.vhd(423) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(423): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345165 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_fast SOC_VirtualToplevel.vhd(426) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(426): signal \"clk_fast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345165 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce VirtualToplevel:tg68tst\|debounce:ps2m_db " "Elaborating entity \"debounce\" for hierarchy \"VirtualToplevel:tg68tst\|debounce:ps2m_db\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "ps2m_db" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller VirtualToplevel:tg68tst\|interrupt_controller:myint " "Elaborating entity \"interrupt_controller\" for hierarchy \"VirtualToplevel:tg68tst\|interrupt_controller:myint\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myint" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68KdotC_Kernel VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68 " "Elaborating entity \"TG68KdotC_Kernel\" for hierarchy \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myTG68" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68KdotC_Kernel.vhd(228) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(228): object \"illegal_write_mode\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345194 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68KdotC_Kernel.vhd(229) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object \"illegal_read_mode\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345194 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68KdotC_Kernel.vhd(230) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345194 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte TG68KdotC_Kernel.vhd(250) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(250): object \"byte\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345194 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68K_ALU VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|TG68K_ALU:ALU " "Elaborating entity \"TG68K_ALU\" for hierarchy \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|TG68K_ALU:ALU\"" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "ALU" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345195 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_QB TG68K_ALU.vhd(367) " "VHDL Process Statement warning at TG68K_ALU.vhd(367): signal \"reg_QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345202 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_QB TG68K_ALU.vhd(369) " "VHDL Process Statement warning at TG68K_ALU.vhd(369): signal \"reg_QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345202 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbootstrap_ROM VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom " "Elaborating entity \"sdbootstrap_ROM\" for hierarchy \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mybootrom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram VirtualToplevel:tg68tst\|sdram:mysdram " "Elaborating entity \"sdram\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mysdram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_cs sdram.vhd(80) " "Verilog HDL or VHDL warning at sdram.vhd(80): object \"cas_sd_cs\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345212 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_ras sdram.vhd(81) " "Verilog HDL or VHDL warning at sdram.vhd(81): object \"cas_sd_ras\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345212 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_cas sdram.vhd(82) " "Verilog HDL or VHDL warning at sdram.vhd(82): object \"cas_sd_cas\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345212 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_we sdram.vhd(83) " "Verilog HDL or VHDL warning at sdram.vhd(83): object \"cas_sd_we\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345212 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_slot1_readwrite sdram.vhd(103) " "Verilog HDL or VHDL warning at sdram.vhd(103): object \"sdram_slot1_readwrite\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345212 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_slot2_readwrite sdram.vhd(105) " "Verilog HDL or VHDL warning at sdram.vhd(105): object \"sdram_slot2_readwrite\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345212 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port1_dtack sdram.vhd(192) " "VHDL Process Statement warning at sdram.vhd(192): signal \"port1_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345212 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writecache_dtack sdram.vhd(192) " "VHDL Process Statement warning at sdram.vhd(192): signal \"writecache_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345212 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readcache_dtack sdram.vhd(192) " "VHDL Process Statement warning at sdram.vhd(192): signal \"readcache_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345213 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sdram.vhd(215) " "VHDL Process Statement warning at sdram.vhd(215): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345213 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sdram.vhd(396) " "VHDL Process Statement warning at sdram.vhd(396): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345213 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoWayCache VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc " "Elaborating entity \"TwoWayCache\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\"" {  } { { "../../../RTL/Memory/sdram.vhd" "mytwc" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TwoWayCache.v(198) " "Verilog HDL assignment warning at TwoWayCache.v(198): truncated value with size 32 to match size of target (10)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345216 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 TwoWayCache.v(271) " "Verilog HDL assignment warning at TwoWayCache.v(271): truncated value with size 18 to match size of target (16)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345216 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 TwoWayCache.v(281) " "Verilog HDL assignment warning at TwoWayCache.v(281): truncated value with size 18 to match size of target (16)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345217 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(350) " "Verilog HDL assignment warning at TwoWayCache.v(350): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345217 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(362) " "Verilog HDL assignment warning at TwoWayCache.v(362): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345217 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(373) " "Verilog HDL assignment warning at TwoWayCache.v(373): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345217 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(384) " "Verilog HDL assignment warning at TwoWayCache.v(384): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345217 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(395) " "Verilog HDL assignment warning at TwoWayCache.v(395): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345217 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(406) " "Verilog HDL assignment warning at TwoWayCache.v(406): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345217 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(417) " "Verilog HDL assignment warning at TwoWayCache.v(417): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345217 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_to_sdram TwoWayCache.v(37) " "Output port \"data_to_sdram\" at TwoWayCache.v(37) has no driver" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599315345217 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\"" {  } { { "../../../RTL/Memory/TwoWayCache.v" "dataram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\"" {  } { { "../../../RTL/Memory/TwoWayCache.v" "tagram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMACache VirtualToplevel:tg68tst\|DMACache:mydmacache " "Elaborating entity \"DMACache\" for hierarchy \"VirtualToplevel:tg68tst\|DMACache:mydmacache\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mydmacache" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345224 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internals DMACache.vhd(125) " "VHDL Process Statement warning at DMACache.vhd(125): signal \"internals\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345231 "|C5BoardToplevel|VirtualToplevel:mytg68test|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activechannel DMACache.vhd(125) " "VHDL Process Statement warning at DMACache.vhd(125): signal \"activechannel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345231 "|C5BoardToplevel|VirtualToplevel:mytg68test|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internals DMACache.vhd(126) " "VHDL Process Statement warning at DMACache.vhd(126): signal \"internals\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345231 "|C5BoardToplevel|VirtualToplevel:mytg68test|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_wraddr_lsb DMACache.vhd(127) " "VHDL Process Statement warning at DMACache.vhd(127): signal \"cache_wraddr_lsb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345231 "|C5BoardToplevel|VirtualToplevel:mytg68test|DMACache:mydmacache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Counter VirtualToplevel:tg68tst\|DMACache:mydmacache\|FIFO_Counter:\\FIFOCounters:0:myfifocounter " "Elaborating entity \"FIFO_Counter\" for hierarchy \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|FIFO_Counter:\\FIFOCounters:0:myfifocounter\"" {  } { { "../../../RTL/Memory/DMACache.vhd" "\\FIFOCounters:0:myfifocounter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMACacheRAM VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM " "Elaborating entity \"DMACacheRAM\" for hierarchy \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\"" {  } { { "../../../RTL/Memory/DMACache.vhd" "myDMACacheRAM" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345239 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress DMACacheRAM.vhd(41) " "VHDL Process Statement warning at DMACacheRAM.vhd(41): signal \"rdaddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACacheRAM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345240 "|C5BoardToplevel|VirtualToplevel:mytg68test|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller VirtualToplevel:tg68tst\|vga_controller:myvga " "Elaborating entity \"vga_controller\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myvga" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345244 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_newframe vga_controller.vhd(132) " "Verilog HDL or VHDL warning at vga_controller.vhd(132): object \"vga_newframe\" assigned a value but never read" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345250 "|C5BoardToplevel|VirtualToplevel:mytg68test|vga_controller:myvga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chargen_overlay vga_controller.vhd(142) " "Verilog HDL or VHDL warning at vga_controller.vhd(142): object \"chargen_overlay\" assigned a value but never read" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345250 "|C5BoardToplevel|VirtualToplevel:mytg68test|vga_controller:myvga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_req vga_controller.vhd(163) " "VHDL Process Statement warning at vga_controller.vhd(163): signal \"reg_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345250 "|C5BoardToplevel|VirtualToplevel:mytg68test|vga_controller:myvga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_d vga_controller.vhd(163) " "VHDL Process Statement warning at vga_controller.vhd(163): signal \"req_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345250 "|C5BoardToplevel|VirtualToplevel:mytg68test|vga_controller:myvga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_master VirtualToplevel:tg68tst\|vga_controller:myvga\|video_vga_master:myVgaMaster " "Elaborating entity \"video_vga_master\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|video_vga_master:myVgaMaster\"" {  } { { "../../../RTL/Video/vga_controller.vhd" "myVgaMaster" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charactergenerator VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen " "Elaborating entity \"charactergenerator\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\"" {  } { { "../../../RTL/Video/vga_controller.vhd" "mychargen" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345255 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upd chargen.vhd(38) " "Verilog HDL or VHDL warning at chargen.vhd(38): object \"upd\" assigned a value but never read" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599315345257 "|C5BoardToplevel|VirtualToplevel:mytg68test|vga_controller:myvga|charactergenerator:mychargen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharROM_ROM VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom " "Elaborating entity \"CharROM_ROM\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\"" {  } { { "../../../RTL/Video/chargen.vhd" "mycharrom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\"" {  } { { "../../../RTL/Video/chargen.vhd" "mymessagerom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_controller VirtualToplevel:tg68tst\|peripheral_controller:myperipheral " "Elaborating entity \"peripheral_controller\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myperipheral" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345266 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_req peripheral_controller.vhd(170) " "VHDL Process Statement warning at peripheral_controller.vhd(170): signal \"reg_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345269 "|C5BoardToplevel|VirtualToplevel:mytg68test|peripheral_controller:myperipheral"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_d peripheral_controller.vhd(170) " "VHDL Process Statement warning at peripheral_controller.vhd(170): signal \"req_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345269 "|C5BoardToplevel|VirtualToplevel:mytg68test|peripheral_controller:myperipheral"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|spi_interface:myspi " "Elaborating entity \"spi_interface\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|spi_interface:myspi\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "myspi" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_uart VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|simple_uart:myuart " "Elaborating entity \"simple_uart\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|simple_uart:myuart\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "myuart" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cascade_timer VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|cascade_timer:mytimer " "Elaborating entity \"cascade_timer\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|cascade_timer:mytimer\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "mytimer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345276 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset cascade_timer.vhd(38) " "VHDL Process Statement warning at cascade_timer.vhd(38): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/cascade_timer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345280 "|C5BoardToplevel|VirtualToplevel:mytg68test|peripheral_controller:myperipheral|cascade_timer:mytimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_com VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard " "Elaborating entity \"io_ps2_com\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "mykeyboard" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_wrapper VirtualToplevel:tg68tst\|sound_wrapper:myaudio " "Elaborating entity \"sound_wrapper\" for hierarchy \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myaudio" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345287 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_data_out sound_wrapper.vhd(20) " "VHDL Signal Declaration warning at sound_wrapper.vhd(20): used implicit default value for signal \"reg_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599315345289 "|C5BoardToplevel|VirtualToplevel:mytg68test|sound_wrapper:myaudio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risingedge_divider VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|risingedge_divider:myclkdiv " "Elaborating entity \"risingedge_divider\" for hierarchy \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|risingedge_divider:myclkdiv\"" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "myclkdiv" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345291 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n risingedge_divider.vhd(27) " "VHDL Process Statement warning at risingedge_divider.vhd(27): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/risingedge_divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599315345292 "|C5BoardToplevel|VirtualToplevel:mytg68test|sound_wrapper:myaudio|risingedge_divider:myclkdiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_controller VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0 " "Elaborating entity \"sound_controller\" for hierarchy \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\"" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "channel0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345294 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "audio_int sound_controller.vhd(35) " "VHDL Signal Declaration warning at sound_controller.vhd(35): used implicit default value for signal \"audio_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599315345303 "|C5BoardToplevel|VirtualToplevel:mytg68test|sound_wrapper:myaudio|sound_controller:channel0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_pwm_sd hybrid_pwm_sd:\\audio2:leftsd " "Elaborating entity \"hybrid_pwm_sd\" for hierarchy \"hybrid_pwm_sd:\\audio2:leftsd\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "\\audio2:leftsd" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315345366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hybrid_pwm_sd.v(31) " "Verilog HDL assignment warning at hybrid_pwm_sd.v(31): truncated value with size 32 to match size of target (5)" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/hybrid_pwm_sd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599315345367 "|C5BoardToplevel|hybrid_pwm_sd:\audio2:leftsd"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0 " "Inferred RAM node \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1599315347803 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0 " "Inferred RAM node \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1599315347805 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile " "RAM logic \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile\" is uninferred due to asynchronous read logic" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "regfile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 127 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1599315347805 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1599315347805 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif " "Parameter INIT_FILE set to db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif " "Parameter INIT_FILE set to db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599315357053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599315357053 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599315357053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315357157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357158 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599315357158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ebs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ebs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ebs1 " "Found entity 1: altsyncram_ebs1" {  } { { "db/altsyncram_ebs1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ebs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315357224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315357224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315357247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357247 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599315357247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ets1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ets1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ets1 " "Found entity 1: altsyncram_ets1" {  } { { "db/altsyncram_ets1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ets1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315357306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315357306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315357317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357317 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599315357317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o422.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o422.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o422 " "Found entity 1: altsyncram_o422" {  } { { "db/altsyncram_o422.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_o422.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315357382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315357382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315357404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357405 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599315357405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5k1 " "Found entity 1: altsyncram_v5k1" {  } { { "db/altsyncram_v5k1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_v5k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315357471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315357471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315357482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357482 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599315357482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7d1 " "Found entity 1: altsyncram_e7d1" {  } { { "db/altsyncram_e7d1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_e7d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315357539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315357539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315357550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357550 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599315357550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3t1 " "Found entity 1: altsyncram_c3t1" {  } { { "db/altsyncram_c3t1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_c3t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315357611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315357611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315357621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599315357621 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599315357621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2k1 " "Found entity 1: altsyncram_f2k1" {  } { { "db/altsyncram_f2k1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_f2k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599315357683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315357683 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599315357840 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[0\] " "bidirectional pin \"sramData\[0\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1599315361218 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[1\] " "bidirectional pin \"sramData\[1\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1599315361218 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[2\] " "bidirectional pin \"sramData\[2\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1599315361218 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[3\] " "bidirectional pin \"sramData\[3\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1599315361218 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[4\] " "bidirectional pin \"sramData\[4\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1599315361218 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[5\] " "bidirectional pin \"sramData\[5\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1599315361218 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[6\] " "bidirectional pin \"sramData\[6\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1599315361218 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[7\] " "bidirectional pin \"sramData\[7\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1599315361218 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1599315361218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] VCC " "Pin \"leds\[2\]\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sdram_cke VCC " "Pin \"o_sdram_cke\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|o_sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_rts GND " "Pin \"n_rts\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|n_rts"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[15\] GND " "Pin \"IO_PIN\[15\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[16\] GND " "Pin \"IO_PIN\[16\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[17\] GND " "Pin \"IO_PIN\[17\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[18\] GND " "Pin \"IO_PIN\[18\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[19\] GND " "Pin \"IO_PIN\[19\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[20\] GND " "Pin \"IO_PIN\[20\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[21\] GND " "Pin \"IO_PIN\[21\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[22\] GND " "Pin \"IO_PIN\[22\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[23\] GND " "Pin \"IO_PIN\[23\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[24\] GND " "Pin \"IO_PIN\[24\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[25\] GND " "Pin \"IO_PIN\[25\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[26\] GND " "Pin \"IO_PIN\[26\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[27\] GND " "Pin \"IO_PIN\[27\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[28\] GND " "Pin \"IO_PIN\[28\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[29\] GND " "Pin \"IO_PIN\[29\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[30\] GND " "Pin \"IO_PIN\[30\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[31\] GND " "Pin \"IO_PIN\[31\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[32\] GND " "Pin \"IO_PIN\[32\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[33\] GND " "Pin \"IO_PIN\[33\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[34\] GND " "Pin \"IO_PIN\[34\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[35\] GND " "Pin \"IO_PIN\[35\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[36\] GND " "Pin \"IO_PIN\[36\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[37\] GND " "Pin \"IO_PIN\[37\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[38\] GND " "Pin \"IO_PIN\[38\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[39\] GND " "Pin \"IO_PIN\[39\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[40\] GND " "Pin \"IO_PIN\[40\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[41\] GND " "Pin \"IO_PIN\[41\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[42\] GND " "Pin \"IO_PIN\[42\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|IO_PIN[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[0\] GND " "Pin \"sramAddress\[0\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[1\] GND " "Pin \"sramAddress\[1\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[2\] GND " "Pin \"sramAddress\[2\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[3\] GND " "Pin \"sramAddress\[3\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[4\] GND " "Pin \"sramAddress\[4\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[5\] GND " "Pin \"sramAddress\[5\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[6\] GND " "Pin \"sramAddress\[6\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[7\] GND " "Pin \"sramAddress\[7\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[8\] GND " "Pin \"sramAddress\[8\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[9\] GND " "Pin \"sramAddress\[9\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[10\] GND " "Pin \"sramAddress\[10\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[11\] GND " "Pin \"sramAddress\[11\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[12\] GND " "Pin \"sramAddress\[12\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[13\] GND " "Pin \"sramAddress\[13\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[14\] GND " "Pin \"sramAddress\[14\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[15\] GND " "Pin \"sramAddress\[15\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[16\] GND " "Pin \"sramAddress\[16\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[17\] GND " "Pin \"sramAddress\[17\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[18\] GND " "Pin \"sramAddress\[18\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[19\] GND " "Pin \"sramAddress\[19\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|sramAddress[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamWE VCC " "Pin \"n_sRamWE\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|n_sRamWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamCS VCC " "Pin \"n_sRamCS\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|n_sRamCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamOE VCC " "Pin \"n_sRamOE\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599315443556 "|C5BoardToplevel|n_sRamOE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599315443556 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599315444034 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "IO_PIN\[45\] ps2k_clk " "Output pin \"IO_PIN\[45\]\" driven by bidirectional pin \"ps2k_clk\" cannot be tri-stated" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 59 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1599315444628 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "IO_PIN\[46\] ps2k_dat " "Output pin \"IO_PIN\[46\]\" driven by bidirectional pin \"ps2k_dat\" cannot be tri-stated" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 80 -1 0 } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1599315444628 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "255 " "255 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599315454185 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\|altsyncram_ets1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\|altsyncram_ets1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ets1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ets1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 110 0 0 } } { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 295 0 0 } } { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 451 0 0 } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 257 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315454218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 0 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599315455229 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599315455229 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1599315455609 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1599315455609 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1599315455625 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1599315455625 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1599315455640 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1599315455640 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_cts " "No output dependent on input pin \"n_cts\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599315456127 "|C5BoardToplevel|n_cts"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599315456127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7705 " "Implemented 7705 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599315456151 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599315456151 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1599315456151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7458 " "Implemented 7458 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599315456151 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599315456151 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1599315456151 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1599315456151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599315456151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599315456268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 10:17:36 2020 " "Processing ended: Sat Sep 05 10:17:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599315456268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599315456268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599315456268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599315456268 ""}
