# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do topoPart3_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/Part3/somadorCompleto4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity somadorCompleto4bits
# -- Compiling architecture som4bit of somadorCompleto4bits
# vcom -93 -work work {C:/altera/Part3/topoPart3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity topoPart3
# -- Compiling architecture topo_estru of topoPart3
# vcom -93 -work work {C:/altera/Part3/somador1bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity somador1bit
# -- Compiling architecture som1bit of somador1bit
# 
vsim +altera -do topoPart3_run_msim_rtl_vhdl.do -l msim_transcript -gui work.topopart3
# vsim +altera -do topoPart3_run_msim_rtl_vhdl.do -l msim_transcript -gui work.topopart3 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.topopart3(topo_estru)
# Loading work.somadorcompleto4bits(som4bit)
# Loading work.somador1bit(som1bit)
# do topoPart3_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/altera/Part3/somadorCompleto4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity somadorCompleto4bits
# -- Compiling architecture som4bit of somadorCompleto4bits
# vcom -93 -work work {C:/altera/Part3/topoPart3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity topoPart3
# -- Compiling architecture topo_estru of topoPart3
# vcom -93 -work work {C:/altera/Part3/somador1bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity somador1bit
# -- Compiling architecture som1bit of somador1bit
# 
add wave  \
sim:/topopart3/SW \
sim:/topopart3/LEDR \
sim:/topopart3/LEDG \
sim:/topopart3/saida \
sim:/topopart3/signalCOut
force -freeze sim:/topopart3/SW(8) 0 0
force -freeze sim:/topopart3/SW(7) U0 0
# ** Error: (vsim-4026) Value "u0" does not represent a literal of the enumeration type.
# ** Error: (vsim-4011) Invalid force value: U0 0.
# 
force -freeze sim:/topopart3/SW(6) 0 0
force -freeze sim:/topopart3/SW(5) 0 0
force -freeze sim:/topopart3/SW(4) 0 0
force -freeze sim:/topopart3/SW(3) 0 0
force -freeze sim:/topopart3/SW(2) 0 0
force -freeze sim:/topopart3/SW(1) 0 0
force -freeze sim:/topopart3/SW(0) 0 0
run
force -freeze sim:/topopart3/SW(7) 0 0
run
force -freeze sim:/topopart3/SW(4) 1 0
force -freeze sim:/topopart3/SW(0) 1 0
run
force -freeze sim:/topopart3/SW(4) 0 0
force -freeze sim:/topopart3/SW(0) 0 0
run
force -freeze sim:/topopart3/SW(7) 1 0
force -freeze sim:/topopart3/SW(3) 1 0
run
