<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/led_matrix/src/led_matrix.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan 26 01:40:21 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>led_matrix</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.049s, Elapsed time = 0h 0m 0.041s, Peak memory usage = 429.645MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.006s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 429.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 429.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 429.645MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 429.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.006s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 429.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 429.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 429.645MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.017s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 429.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 429.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 429.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.333s, Elapsed time = 0h 0m 0.322s, Peak memory usage = 429.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.088s, Elapsed time = 0h 0m 0.082s, Peak memory usage = 429.645MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.182s, Elapsed time = 0h 0m 0.181s, Peak memory usage = 429.645MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.698s, Elapsed time = 0h 0m 0.665s, Peak memory usage = 429.645MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>51</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>172</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>74</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>139</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>6</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>315(176 LUT, 139 ALU) / 20736</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>60 / 16173</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>60 / 16173</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_27MHz</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_27MHz_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27MHz</td>
<td>100.000(MHz)</td>
<td>44.491(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>column_5_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>column_5_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c1/dx_6_s2/I0</td>
</tr>
<tr>
<td>1.583</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>c1/dx_6_s2/F</td>
</tr>
<tr>
<td>2.057</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>c1/add_69_s4/B0[17]</td>
</tr>
<tr>
<td>5.837</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>c1/add_69_s4/DOUT[2]</td>
</tr>
<tr>
<td>6.311</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_0_s2/I1</td>
</tr>
<tr>
<td>6.881</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/z_depth_0_s2/COUT</td>
</tr>
<tr>
<td>6.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/z_depth_1_s1/CIN</td>
</tr>
<tr>
<td>6.916</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/z_depth_1_s1/COUT</td>
</tr>
<tr>
<td>6.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_2_s1/CIN</td>
</tr>
<tr>
<td>6.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>6.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>6.987</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>6.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>7.022</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>7.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>7.057</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>7.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>7.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_6_s1/COUT</td>
</tr>
<tr>
<td>7.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_7_s1/CIN</td>
</tr>
<tr>
<td>7.562</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>c1/z_depth_7_s1/SUM</td>
</tr>
<tr>
<td>8.036</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>c1/add_96_s5/B1[2]</td>
</tr>
<tr>
<td>11.816</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>c1/add_96_s5/DOUT[0]</td>
</tr>
<tr>
<td>12.290</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n198_s/I1</td>
</tr>
<tr>
<td>12.860</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/n198_s/COUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/n197_s/CIN</td>
</tr>
<tr>
<td>12.895</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/n197_s/COUT</td>
</tr>
<tr>
<td>12.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n196_s/CIN</td>
</tr>
<tr>
<td>12.931</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/n196_s/COUT</td>
</tr>
<tr>
<td>12.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n195_s/CIN</td>
</tr>
<tr>
<td>13.401</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/n195_s/SUM</td>
</tr>
<tr>
<td>13.875</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n206_s/I1</td>
</tr>
<tr>
<td>14.445</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/n206_s/COUT</td>
</tr>
<tr>
<td>14.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/n205_s/CIN</td>
</tr>
<tr>
<td>14.915</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/n205_s/SUM</td>
</tr>
<tr>
<td>15.389</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c1/noise_raw_5_s0/I0</td>
</tr>
<tr>
<td>15.906</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/noise_raw_5_s0/F</td>
</tr>
<tr>
<td>16.380</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/pattern_5_s/I0</td>
</tr>
<tr>
<td>16.929</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/pattern_5_s/COUT</td>
</tr>
<tr>
<td>16.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/pattern_6_s/CIN</td>
</tr>
<tr>
<td>17.399</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>c1/pattern_6_s/SUM</td>
</tr>
<tr>
<td>17.873</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c1/red1_6_s1/I1</td>
</tr>
<tr>
<td>18.428</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/red1_6_s1/F</td>
</tr>
<tr>
<td>18.902</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c1/red1_6_s/I2</td>
</tr>
<tr>
<td>19.355</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>c1/red1_6_s/F</td>
</tr>
<tr>
<td>19.829</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n55_s13/I0</td>
</tr>
<tr>
<td>20.346</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n55_s13/F</td>
</tr>
<tr>
<td>20.820</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n55_s23/I0</td>
</tr>
<tr>
<td>21.337</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n55_s23/F</td>
</tr>
<tr>
<td>21.811</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n55_s22/I0</td>
</tr>
<tr>
<td>22.328</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n55_s22/F</td>
</tr>
<tr>
<td>22.802</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb1_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rgb1_0_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rgb1_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.574, 69.396%; route: 6.636, 29.570%; tC2Q: 0.232, 1.034%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>column_5_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>column_5_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c1/dx_6_s2/I0</td>
</tr>
<tr>
<td>1.583</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>c1/dx_6_s2/F</td>
</tr>
<tr>
<td>2.057</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>c1/add_69_s4/B0[17]</td>
</tr>
<tr>
<td>5.837</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>c1/add_69_s4/DOUT[2]</td>
</tr>
<tr>
<td>6.311</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_0_s2/I1</td>
</tr>
<tr>
<td>6.881</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/z_depth_0_s2/COUT</td>
</tr>
<tr>
<td>6.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/z_depth_1_s1/CIN</td>
</tr>
<tr>
<td>6.916</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/z_depth_1_s1/COUT</td>
</tr>
<tr>
<td>6.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_2_s1/CIN</td>
</tr>
<tr>
<td>6.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>6.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>6.987</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>6.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>7.022</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>7.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>7.057</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>7.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>7.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_6_s1/COUT</td>
</tr>
<tr>
<td>7.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_7_s1/CIN</td>
</tr>
<tr>
<td>7.562</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>c1/z_depth_7_s1/SUM</td>
</tr>
<tr>
<td>8.036</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>c1/add_96_s5/B1[2]</td>
</tr>
<tr>
<td>11.816</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>c1/add_96_s5/DOUT[0]</td>
</tr>
<tr>
<td>12.290</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n198_s/I1</td>
</tr>
<tr>
<td>12.860</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/n198_s/COUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/n197_s/CIN</td>
</tr>
<tr>
<td>12.895</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/n197_s/COUT</td>
</tr>
<tr>
<td>12.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n196_s/CIN</td>
</tr>
<tr>
<td>13.365</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/n196_s/SUM</td>
</tr>
<tr>
<td>13.839</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n207_s/I1</td>
</tr>
<tr>
<td>14.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/n207_s/COUT</td>
</tr>
<tr>
<td>14.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/n206_s/CIN</td>
</tr>
<tr>
<td>14.879</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/n206_s/SUM</td>
</tr>
<tr>
<td>15.353</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c1/noise_raw_4_s0/I0</td>
</tr>
<tr>
<td>15.870</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/noise_raw_4_s0/F</td>
</tr>
<tr>
<td>16.344</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/pattern_4_s/I0</td>
</tr>
<tr>
<td>16.893</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/pattern_4_s/COUT</td>
</tr>
<tr>
<td>16.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/pattern_5_s/CIN</td>
</tr>
<tr>
<td>17.363</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>c1/pattern_5_s/SUM</td>
</tr>
<tr>
<td>17.837</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n329_s/I1</td>
</tr>
<tr>
<td>18.407</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/n329_s/COUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/n328_s/CIN</td>
</tr>
<tr>
<td>18.877</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/n328_s/SUM</td>
</tr>
<tr>
<td>19.351</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n56_s20/I1</td>
</tr>
<tr>
<td>19.906</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n56_s20/F</td>
</tr>
<tr>
<td>20.380</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n56_s17/I0</td>
</tr>
<tr>
<td>20.483</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n56_s17/O</td>
</tr>
<tr>
<td>20.957</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n56_s14/I1</td>
</tr>
<tr>
<td>21.060</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n56_s14/O</td>
</tr>
<tr>
<td>21.534</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c1/green1_0_s/I3</td>
</tr>
<tr>
<td>21.905</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/green1_0_s/F</td>
</tr>
<tr>
<td>22.379</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb1_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rgb1_1_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rgb1_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.151, 68.809%; route: 6.636, 30.137%; tC2Q: 0.232, 1.054%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb1_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>column_5_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>column_5_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c1/dx_6_s2/I0</td>
</tr>
<tr>
<td>1.583</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>c1/dx_6_s2/F</td>
</tr>
<tr>
<td>2.057</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>c1/add_69_s4/B0[17]</td>
</tr>
<tr>
<td>5.837</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>c1/add_69_s4/DOUT[2]</td>
</tr>
<tr>
<td>6.311</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_0_s2/I1</td>
</tr>
<tr>
<td>6.881</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/z_depth_0_s2/COUT</td>
</tr>
<tr>
<td>6.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/z_depth_1_s1/CIN</td>
</tr>
<tr>
<td>6.916</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/z_depth_1_s1/COUT</td>
</tr>
<tr>
<td>6.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_2_s1/CIN</td>
</tr>
<tr>
<td>6.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>6.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>6.987</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>6.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>7.022</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>7.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>7.057</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>7.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>7.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/z_depth_6_s1/COUT</td>
</tr>
<tr>
<td>7.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/z_depth_7_s1/CIN</td>
</tr>
<tr>
<td>7.562</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>c1/z_depth_7_s1/SUM</td>
</tr>
<tr>
<td>8.036</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>c1/add_96_s5/B1[2]</td>
</tr>
<tr>
<td>11.816</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>c1/add_96_s5/DOUT[0]</td>
</tr>
<tr>
<td>12.290</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n198_s/I1</td>
</tr>
<tr>
<td>12.860</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/n198_s/COUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/n197_s/CIN</td>
</tr>
<tr>
<td>13.330</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/n197_s/SUM</td>
</tr>
<tr>
<td>13.804</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n208_s/I1</td>
</tr>
<tr>
<td>14.374</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/n208_s/COUT</td>
</tr>
<tr>
<td>14.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/n207_s/CIN</td>
</tr>
<tr>
<td>14.844</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/n207_s/SUM</td>
</tr>
<tr>
<td>15.318</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c1/noise_raw_3_s0/I0</td>
</tr>
<tr>
<td>15.835</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/noise_raw_3_s0/F</td>
</tr>
<tr>
<td>16.309</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/pattern_3_s/I0</td>
</tr>
<tr>
<td>16.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/pattern_3_s/COUT</td>
</tr>
<tr>
<td>16.858</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/pattern_4_s/CIN</td>
</tr>
<tr>
<td>17.328</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>c1/pattern_4_s/SUM</td>
</tr>
<tr>
<td>17.802</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c1/n312_s/I1</td>
</tr>
<tr>
<td>18.372</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c1/n312_s/COUT</td>
</tr>
<tr>
<td>18.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c1/n311_s/CIN</td>
</tr>
<tr>
<td>18.842</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c1/n311_s/SUM</td>
</tr>
<tr>
<td>19.316</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n57_s19/I1</td>
</tr>
<tr>
<td>19.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n57_s19/F</td>
</tr>
<tr>
<td>20.345</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n57_s16/I0</td>
</tr>
<tr>
<td>20.448</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n57_s16/O</td>
</tr>
<tr>
<td>20.922</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n57_s14/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n57_s14/O</td>
</tr>
<tr>
<td>21.499</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c1/blue1_0_s/I3</td>
</tr>
<tr>
<td>21.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c1/blue1_0_s/F</td>
</tr>
<tr>
<td>22.344</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb1_2_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rgb1_2_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rgb1_2_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.116, 68.760%; route: 6.636, 30.185%; tC2Q: 0.232, 1.055%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>c2/add_69_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>145</td>
<td>c2/add_69_s4/CLK</td>
</tr>
<tr>
<td>0.619</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>c2/add_69_s4/DOUT[2]</td>
</tr>
<tr>
<td>1.093</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_0_s2/I1</td>
</tr>
<tr>
<td>1.663</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c2/z_depth_0_s2/COUT</td>
</tr>
<tr>
<td>1.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c2/z_depth_1_s1/CIN</td>
</tr>
<tr>
<td>1.698</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c2/z_depth_1_s1/COUT</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_2_s1/CIN</td>
</tr>
<tr>
<td>1.733</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>1.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>1.768</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>1.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>1.803</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>1.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>1.839</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>1.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>1.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/z_depth_6_s1/COUT</td>
</tr>
<tr>
<td>1.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_7_s1/CIN</td>
</tr>
<tr>
<td>2.344</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>c2/z_depth_7_s1/SUM</td>
</tr>
<tr>
<td>2.818</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>c2/add_96_s5/B1[2]</td>
</tr>
<tr>
<td>6.598</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>c2/add_96_s5/DOUT[0]</td>
</tr>
<tr>
<td>7.072</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/n198_s/I1</td>
</tr>
<tr>
<td>7.642</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c2/n198_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c2/n197_s/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c2/n197_s/COUT</td>
</tr>
<tr>
<td>7.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/n196_s/CIN</td>
</tr>
<tr>
<td>7.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/n196_s/COUT</td>
</tr>
<tr>
<td>7.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/n195_s/CIN</td>
</tr>
<tr>
<td>8.182</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/n195_s/SUM</td>
</tr>
<tr>
<td>8.656</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/n206_s/I1</td>
</tr>
<tr>
<td>9.226</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c2/n206_s/COUT</td>
</tr>
<tr>
<td>9.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c2/n205_s/CIN</td>
</tr>
<tr>
<td>9.696</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c2/n205_s/SUM</td>
</tr>
<tr>
<td>10.170</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c2/noise_raw_5_s0/I0</td>
</tr>
<tr>
<td>10.687</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/noise_raw_5_s0/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/pattern_5_s/I0</td>
</tr>
<tr>
<td>11.710</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c2/pattern_5_s/COUT</td>
</tr>
<tr>
<td>11.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c2/pattern_6_s/CIN</td>
</tr>
<tr>
<td>12.180</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>c2/pattern_6_s/SUM</td>
</tr>
<tr>
<td>12.654</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c2/red2_6_s1/I1</td>
</tr>
<tr>
<td>13.209</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/red2_6_s1/F</td>
</tr>
<tr>
<td>13.683</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c2/red2_6_s/I2</td>
</tr>
<tr>
<td>14.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>c2/red2_6_s/F</td>
</tr>
<tr>
<td>14.610</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n58_s13/I0</td>
</tr>
<tr>
<td>15.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n58_s13/F</td>
</tr>
<tr>
<td>15.601</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n58_s23/I1</td>
</tr>
<tr>
<td>16.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n58_s23/F</td>
</tr>
<tr>
<td>16.630</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n58_s22/I0</td>
</tr>
<tr>
<td>17.147</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n58_s22/F</td>
</tr>
<tr>
<td>17.621</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb2_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rgb2_0_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rgb2_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.315, 65.549%; route: 5.688, 32.952%; tC2Q: 0.259, 1.499%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>c2/add_69_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>145</td>
<td>c2/add_69_s4/CLK</td>
</tr>
<tr>
<td>0.619</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>c2/add_69_s4/DOUT[2]</td>
</tr>
<tr>
<td>1.093</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_0_s2/I1</td>
</tr>
<tr>
<td>1.663</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c2/z_depth_0_s2/COUT</td>
</tr>
<tr>
<td>1.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c2/z_depth_1_s1/CIN</td>
</tr>
<tr>
<td>1.698</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c2/z_depth_1_s1/COUT</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_2_s1/CIN</td>
</tr>
<tr>
<td>1.733</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>1.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>1.768</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>1.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>1.803</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>1.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>1.839</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>1.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>1.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/z_depth_6_s1/COUT</td>
</tr>
<tr>
<td>1.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/z_depth_7_s1/CIN</td>
</tr>
<tr>
<td>2.344</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>c2/z_depth_7_s1/SUM</td>
</tr>
<tr>
<td>2.818</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>c2/add_96_s5/B1[2]</td>
</tr>
<tr>
<td>6.598</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>c2/add_96_s5/DOUT[0]</td>
</tr>
<tr>
<td>7.072</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/n198_s/I1</td>
</tr>
<tr>
<td>7.642</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c2/n198_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c2/n197_s/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c2/n197_s/COUT</td>
</tr>
<tr>
<td>7.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/n196_s/CIN</td>
</tr>
<tr>
<td>8.147</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/n196_s/SUM</td>
</tr>
<tr>
<td>8.621</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/n207_s/I1</td>
</tr>
<tr>
<td>9.191</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c2/n207_s/COUT</td>
</tr>
<tr>
<td>9.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c2/n206_s/CIN</td>
</tr>
<tr>
<td>9.661</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c2/n206_s/SUM</td>
</tr>
<tr>
<td>10.135</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c2/noise_raw_4_s0/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/noise_raw_4_s0/F</td>
</tr>
<tr>
<td>11.126</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/pattern_4_s/I0</td>
</tr>
<tr>
<td>11.675</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c2/pattern_4_s/COUT</td>
</tr>
<tr>
<td>11.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c2/pattern_5_s/CIN</td>
</tr>
<tr>
<td>12.145</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>c2/pattern_5_s/SUM</td>
</tr>
<tr>
<td>12.619</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>c2/n329_s/I1</td>
</tr>
<tr>
<td>13.189</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>c2/n329_s/COUT</td>
</tr>
<tr>
<td>13.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>c2/n328_s/CIN</td>
</tr>
<tr>
<td>13.659</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>c2/n328_s/SUM</td>
</tr>
<tr>
<td>14.133</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n59_s20/I1</td>
</tr>
<tr>
<td>14.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n59_s20/F</td>
</tr>
<tr>
<td>15.162</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n59_s17/I0</td>
</tr>
<tr>
<td>15.265</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n59_s17/O</td>
</tr>
<tr>
<td>15.739</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n59_s14/I1</td>
</tr>
<tr>
<td>15.842</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n59_s14/O</td>
</tr>
<tr>
<td>16.316</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>c2/green2_0_s/I3</td>
</tr>
<tr>
<td>16.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>c2/green2_0_s/F</td>
</tr>
<tr>
<td>17.161</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rgb2_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rgb2_1_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rgb2_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.854, 64.605%; route: 5.688, 33.855%; tC2Q: 0.259, 1.540%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
