
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000417                       # Number of seconds simulated
sim_ticks                                   417423600                       # Number of ticks simulated
final_tick                                  417423600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153906                       # Simulator instruction rate (inst/s)
host_op_rate                                   281946                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              356340970                       # Simulator tick rate (ticks/s)
host_mem_usage                                 682764                       # Number of bytes of host memory used
host_seconds                                     1.17                       # Real time elapsed on the host
sim_insts                                      180286                       # Number of instructions simulated
sim_ops                                        330274                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           400                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            72448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           154368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              226816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        72448                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          72448                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst              1132                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2412                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3544                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst           173559904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           369811386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              543371290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst      173559904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         173559904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst          173559904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          369811386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             543371290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3544                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  226816                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   226816                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                243                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                156                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                267                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                273                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                262                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                242                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                221                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                303                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               367                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                76                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               258                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      417352800                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3544                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3285                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      248                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          543                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     414.880295                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    252.632003                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    370.249081                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           146     26.89%     26.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          104     19.15%     46.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           64     11.79%     57.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           47      8.66%     66.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      5.52%     72.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           18      3.31%     75.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      1.84%     77.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           14      2.58%     79.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          110     20.26%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           543                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      43450072                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                103138120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    13297088                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12260.18                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     3752.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29102.18                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        543.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     543.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          3.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.05                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2995                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.51                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      117763.21                       # Average gap between requests
system.mem_ctrl.pageHitRate                     84.51                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              3192291.648000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              1565281.872000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             12515636.448000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          33519647.616000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          32640869.184000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          1038681.168000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     159972253.056000                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     13969438.896000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      6735545.376000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            265149645.264000                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             635.204494                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             352989316                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        855600                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13532000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      23213520                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     27070596                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       49821126                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    302930758                       # Time in different power states
system.mem_ctrl_1.actEnergy              2591761.536000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy              1258465.824000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy             10940426.784000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          30941213.184000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy          29183431.200000                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy          2749964.616000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy     141008594.496000                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy     13564808.208000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      16801471.008000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            249132143.400000                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             596.832242                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             355759844                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       4703200                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       12510000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      62432070                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     26288558                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       44412198                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    267077574                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      79                       # Number of BP lookups
system.cpu.branchPred.condPredicted                79                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                31                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   34                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               34                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       67473                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       17122                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1693                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       69777                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       417423600                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1043559                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      180286                       # Number of instructions committed
system.cpu.committedOps                        330274                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                         73836                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               5.788353                       # CPI: cycles per instruction
system.cpu.ipc                               0.172761                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1287      0.39%      0.39% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  253310     76.70%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                     61      0.02%     77.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1131      0.34%     77.45% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2227      0.67%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::MemRead                  54608     16.53%     94.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 16484      4.99%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               782      0.24%     99.88% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   330274                       # Class of committed instruction
system.cpu.tickCycles                          490760                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          552799                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1695                       # number of replacements
system.cpu.dcache.tags.tagsinuse           803.807206                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               79364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2719                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.188672                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         278151200                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   803.807206                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.784968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.784968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          641                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            167683                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           167683                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        63454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63454                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        15910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15910                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         79364                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            79364                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        79364                       # number of overall hits
system.cpu.dcache.overall_hits::total           79364                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2160                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2160                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          958                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          958                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3118                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3118                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3118                       # number of overall misses
system.cpu.dcache.overall_misses::total          3118                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    140882800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    140882800                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     61519600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61519600                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    202402400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    202402400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    202402400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    202402400                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        65614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        65614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        16868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        16868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        82482                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        82482                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        82482                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        82482                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.032920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032920                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.056794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056794                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.037802                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037802                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.037802                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037802                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65223.518519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65223.518519                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64216.701461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64216.701461                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64914.175754                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64914.175754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64914.175754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64914.175754                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          581                       # number of writebacks
system.cpu.dcache.writebacks::total               581                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          377                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          377                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          399                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          399                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2138                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          581                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          581                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2719                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2719                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2719                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2719                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    137557200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    137557200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     37914800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37914800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    175472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    175472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    175472000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    175472000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.034444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.032965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.032965                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032965                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64339.195510                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64339.195510                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65257.831325                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65257.831325                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 64535.490989                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64535.490989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 64535.490989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64535.490989                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               712                       # number of replacements
system.cpu.icache.tags.tagsinuse           445.493637                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               68559                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1217                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.334429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   445.493637                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.870105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.870105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            140771                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           140771                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        68559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           68559                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         68559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            68559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        68559                       # number of overall hits
system.cpu.icache.overall_hits::total           68559                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1218                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1218                       # number of overall misses
system.cpu.icache.overall_misses::total          1218                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     80952000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     80952000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     80952000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     80952000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     80952000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     80952000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        69777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        69777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        69777                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        69777                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        69777                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        69777                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.017456                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017456                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.017456                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017456                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.017456                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017456                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66463.054187                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66463.054187                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66463.054187                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66463.054187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66463.054187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66463.054187                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1218                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1218                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1218                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1218                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1218                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1218                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     79978400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79978400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     79978400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79978400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     79978400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79978400                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017456                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017456                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017456                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017456                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 65663.711002                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65663.711002                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 65663.711002                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65663.711002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 65663.711002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65663.711002                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           6344                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3355                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           581                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1826                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                581                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               581                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3356                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3147                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7133                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10280                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        77888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       211200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   289088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3937                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001524                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.039014                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3931     99.85%     99.85% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.15%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3937                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3002400                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1460400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3262800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             2103.974018                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2795                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3544                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.788657                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   702.768918                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1401.205101                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.010723                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.021381                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.032104                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3544                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2970                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.054077                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                54264                       # Number of tag accesses
system.l2cache.tags.data_accesses               54264                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          581                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          581                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            48                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               48                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           85                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          259                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          344                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               85                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              307                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 392                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              85                       # number of overall hits
system.l2cache.overall_hits::cpu.data             307                       # number of overall hits
system.l2cache.overall_hits::total                392                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          533                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            533                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1133                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1879                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3012                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1133                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2412                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3545                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1133                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2412                       # number of overall misses
system.l2cache.overall_misses::total             3545                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     36808000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     36808000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     77801600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    132809600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    210611200                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     77801600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    169617600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    247419200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     77801600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    169617600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    247419200                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          581                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          581                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          581                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          581                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1218                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2138                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3356                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1218                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2719                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3937                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1218                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2719                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3937                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.917384                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.917384                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.930213                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.878859                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.897497                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.930213                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.887091                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.900432                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.930213                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.887091                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.900432                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 69058.161351                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69058.161351                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 68668.667255                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 70681.000532                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69924.037185                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 68668.667255                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 70322.388060                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69793.850494                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 68668.667255                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 70322.388060                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69793.850494                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data          533                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          533                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1133                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1879                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3012                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1133                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2412                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3545                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1133                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2412                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3545                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     32544000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     32544000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     68745600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    117777600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    186523200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     68745600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    150321600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    219067200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     68745600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    150321600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    219067200                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.917384                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.917384                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.930213                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.878859                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.897497                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.930213                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.887091                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.900432                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.930213                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.887091                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.900432                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61058.161351                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61058.161351                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 60675.728155                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 62681.000532                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61926.693227                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60675.728155                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 62322.388060                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61796.107193                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60675.728155                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 62322.388060                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61796.107193                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3544                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    417423600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3011                       # Transaction distribution
system.membus.trans_dist::ReadExReq               533                       # Transaction distribution
system.membus.trans_dist::ReadExResp              533                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3011                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       226816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       226816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  226816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3544                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1417600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            8191480                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
