{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685430784924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685430784928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 00:13:04 2023 " "Processing started: Tue May 30 00:13:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685430784928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430784928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430784928 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1685430785014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430785851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430785851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430785880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430785880 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685430786528 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685430786528 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685430786528 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685430786528 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430786528 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430786560 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_Divider:Generate_LCD_scope_Clk\|outclk Clk_Divider:Generate_LCD_scope_Clk\|outclk " "create_clock -period 40.000 -name Clk_Divider:Generate_LCD_scope_Clk\|outclk Clk_Divider:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_Divider:Gen_1KHz_clk\|outclk Clk_Divider:Gen_1KHz_clk\|outclk " "create_clock -period 40.000 -name Clk_Divider:Gen_1KHz_clk\|outclk Clk_Divider:Gen_1KHz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clock_1Hz Clock_1Hz " "create_clock -period 40.000 -name Clock_1Hz Clock_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_Divider:Gen_2Hz_clk\|outclk Clk_Divider:Gen_2Hz_clk\|outclk " "create_clock -period 40.000 -name Clk_Divider:Gen_2Hz_clk\|outclk Clk_Divider:Gen_2Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685430786566 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430786566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430786567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1685430808434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.796 " "Worst-case setup slack is 5.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.796               0.000 CLOCK_50  " "    5.796               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.363               0.000 altera_reserved_tck  " "   10.363               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.513               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk  " "   10.513               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.260               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   15.260               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.296               0.000 Clk_Divider:Gen_2Hz_clk\|outclk  " "   15.296               0.000 Clk_Divider:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.932               0.000 Clk_Divider:Gen_1KHz_clk\|outclk  " "   15.932               0.000 Clk_Divider:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.568               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.568               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.773               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.773               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.886               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   34.886               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.567               0.000 Clock_1Hz  " "   35.567               0.000 Clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.629               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   36.629               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.274               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk  " "    0.287               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 Clk_Divider:Gen_1KHz_clk\|outclk  " "    0.290               0.000 Clk_Divider:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 altera_reserved_tck  " "    0.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 CLOCK_50  " "    0.381               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.436               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.483               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.718               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 Clock_1Hz  " "    0.780               0.000 Clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 Clk_Divider:Gen_2Hz_clk\|outclk  " "    0.782               0.000 Clk_Divider:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.242               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.038 " "Worst-case recovery slack is 5.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.038               0.000 speed_up_event_trigger  " "    5.038               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.066               0.000 speed_down_event_trigger  " "    5.066               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.945               0.000 CLOCK_50  " "    7.945               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.721               0.000 doublesync:key2_doublsync\|reg2  " "   13.721               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.044               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   15.044               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.529               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   15.529               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.857               0.000 altera_reserved_tck  " "   28.857               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.786 " "Worst-case removal slack is 0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786               0.000 altera_reserved_tck  " "    0.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.648               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.648               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.212               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.212               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.216               0.000 doublesync:key2_doublsync\|reg2  " "    4.216               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.752               0.000 CLOCK_50  " "   10.752               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.115               0.000 speed_up_event_trigger  " "   13.115               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.140               0.000 speed_down_event_trigger  " "   13.140               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.595 " "Worst-case minimum pulse width slack is 8.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.595               0.000 CLOCK_50  " "    8.595               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.081               0.000 altera_reserved_tck  " "   15.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.731               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk  " "   18.731               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.248               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.248               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.298               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.298               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.317               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.317               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.317               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.317               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.327               0.000 speed_up_event_trigger  " "   19.327               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.369               0.000 Clk_Divider:Gen_1KHz_clk\|outclk  " "   19.369               0.000 Clk_Divider:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.400               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.400               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.400               0.000 speed_down_event_trigger  " "   19.400               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.404               0.000 Clock_1Hz  " "   19.404               0.000 Clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.404               0.000 doublesync:key2_doublsync\|reg2  " "   19.404               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.407               0.000 Clk_Divider:Gen_2Hz_clk\|outclk  " "   19.407               0.000 Clk_Divider:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685430808637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808637 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 55 synchronizer chains. " "Report Metastability: Found 55 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685430808674 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 55 " "Number of Synchronizer Chains Found: 55" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685430808674 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685430808674 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685430808674 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.256 ns " "Worst Case Available Settling Time: 26.256 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685430808674 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685430808674 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808674 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.796 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.796" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808694 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.796  " "Path #1: Setup slack is 5.796 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM105 " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM105" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg1 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      3.772  R        clock network delay " "     3.772      3.772  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM105 " "     3.772      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM105" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_NEW_REG104\|q " "     3.772      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_NEW_REG104\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.331      0.559 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|dataa " "     4.331      0.559 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.389      1.058 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|sumout " "     5.389      1.058 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.851      0.462 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_NEW16\|dataf " "     5.851      0.462 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_NEW16\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.924      0.073 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_NEW16\|combout " "     5.924      0.073 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_NEW16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.158      1.234 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[1\] " "     7.158      1.234 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.689      0.531 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg1 " "     7.689      0.531 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.438      3.438  F        clock network delay " "    13.438      3.438  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.795      0.357           clock pessimism removed " "    13.795      0.357           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.485     -0.310           clock uncertainty " "    13.485     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.485      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg1 " "    13.485      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.689 " "Data Arrival Time  :     7.689" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.485 " "Data Required Time :    13.485" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.796  " "Slack              :     5.796 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808694 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808694 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.363 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.363" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808710 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.363  " "Path #1: Setup slack is 10.363 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.973      1.973  R        clock network delay " "     1.973      1.973  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.973      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "     1.973      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.973      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q " "     1.973      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.217      2.244 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datab " "     4.217      2.244 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.687      0.470 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout " "     4.687      0.470 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.747      1.060 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae " "     5.747      1.060 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.913      0.166 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     5.913      0.166 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.732      0.819 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|dataf " "     6.732      0.819 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.803      0.071 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout " "     6.803      0.071 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.417      0.614 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac " "     7.417      0.614 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.827      0.410 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     7.827      0.410 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.827      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     7.827      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.046      0.219 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     8.046      0.219 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.647      1.981  F        clock network delay " "    18.647      1.981  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.719      0.072           clock pessimism removed " "    18.719      0.072           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.409     -0.310           clock uncertainty " "    18.409     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.409      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.409      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.046 " "Data Arrival Time  :     8.046" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.409 " "Data Required Time :    18.409" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.363  " "Slack              :    10.363 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808711 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808711 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.513 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.513" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk_Divider:Generate_LCD_scope_Clk\|outclk\}\] " "-to_clock \[get_clocks \{Clk_Divider:Generate_LCD_scope_Clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808717 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.513  " "Path #1: Setup slack is 10.513 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Tone_Organ:u_tone_organ\|Clk_Divider:Gen_987Hz_clk\|outclk " "From Node    : Tone_Organ:u_tone_organ\|Clk_Divider:Gen_987Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[7\] " "To Node      : sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk_Divider:Generate_LCD_scope_Clk\|outclk " "Latch Clock  : Clk_Divider:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.802      3.802  R        clock network delay " "    23.802      3.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.802      0.000     uTco  Tone_Organ:u_tone_organ\|Clk_Divider:Gen_987Hz_clk\|outclk " "    23.802      0.000     uTco  Tone_Organ:u_tone_organ\|Clk_Divider:Gen_987Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.802      0.000 FF  CELL  u_tone_organ\|Gen_987Hz_clk\|outclk\|q " "    23.802      0.000 FF  CELL  u_tone_organ\|Gen_987Hz_clk\|outclk\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.197      1.395 FF    IC  u_tone_organ\|Mux0~5\|datab " "    25.197      1.395 FF    IC  u_tone_organ\|Mux0~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.690      0.493 FF  CELL  u_tone_organ\|Mux0~5\|combout " "    25.690      0.493 FF  CELL  u_tone_organ\|Mux0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.866      0.176 FF    IC  u_tone_organ\|Mux0~0\|dataf " "    25.866      0.176 FF    IC  u_tone_organ\|Mux0~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.939      0.073 FF  CELL  u_tone_organ\|Mux0~0\|combout " "    25.939      0.073 FF  CELL  u_tone_organ\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.110      0.171 FF    IC  ScopeChannelASignal\|dataf " "    26.110      0.171 FF    IC  ScopeChannelASignal\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.182      0.072 FF  CELL  ScopeChannelASignal\|combout " "    26.182      0.072 FF  CELL  ScopeChannelASignal\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.483      2.301 FF    IC  ScopeChannelASignal~_wirecell\|datae " "    28.483      2.301 FF    IC  ScopeChannelASignal~_wirecell\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.766      0.283 FR  CELL  ScopeChannelASignal~_wirecell\|combout " "    28.766      0.283 FR  CELL  ScopeChannelASignal~_wirecell\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.948      1.182 RR    IC  auto_signaltap_0\|acq_data_in_reg\[7\]\|asdata " "    29.948      1.182 RR    IC  auto_signaltap_0\|acq_data_in_reg\[7\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.457      0.509 RR  CELL  sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[7\] " "    30.457      0.509 RR  CELL  sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.320      1.320  R        clock network delay " "    41.320      1.320  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.970     -0.350           clock uncertainty " "    40.970     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.970      0.000     uTsu  sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[7\] " "    40.970      0.000     uTsu  sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    30.457 " "Data Arrival Time  :    30.457" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.970 " "Data Required Time :    40.970" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.513  " "Slack              :    10.513 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808717 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808717 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.260 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.260" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808718 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.260  " "Path #1: Setup slack is 15.260 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[4\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747      3.747  R        clock network delay " "     3.747      3.747  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[4\] " "     3.747      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[4\]\|q " "     3.747      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.399      0.652 FF    IC  interface_actual_audio_data_right\|outdata\[4\]\|asdata " "     4.399      0.652 FF    IC  interface_actual_audio_data_right\|outdata\[4\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.903      0.504 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\] " "     4.903      0.504 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.513      0.513  F        clock network delay " "    20.513      0.513  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.163     -0.350           clock uncertainty " "    20.163     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.163      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\] " "    20.163      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.903 " "Data Arrival Time  :     4.903" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.163 " "Data Required Time :    20.163" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.260  " "Slack              :    15.260 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808718 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808718 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.296 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.296" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk_Divider:Gen_2Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Clk_Divider:Gen_2Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808719 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.296  " "Path #1: Setup slack is 15.296 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[2\] " "From Node    : scope_sampling_clock_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[2\] " "To Node      : regd_actual_7seg_output\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk_Divider:Gen_2Hz_clk\|outclk " "Latch Clock  : Clk_Divider:Gen_2Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.773      3.773  R        clock network delay " "    23.773      3.773  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.773      0.000     uTco  scope_sampling_clock_count\[2\] " "    23.773      0.000     uTco  scope_sampling_clock_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.773      0.000 FF  CELL  scope_sampling_clock_count\[2\]\|q " "    23.773      0.000 FF  CELL  scope_sampling_clock_count\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.650      0.877 FF    IC  regd_actual_7seg_output\[2\]\|asdata " "    24.650      0.877 FF    IC  regd_actual_7seg_output\[2\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.160      0.510 FF  CELL  regd_actual_7seg_output\[2\] " "    25.160      0.510 FF  CELL  regd_actual_7seg_output\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.806      0.806  R        clock network delay " "    40.806      0.806  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.456     -0.350           clock uncertainty " "    40.456     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.456      0.000     uTsu  regd_actual_7seg_output\[2\] " "    40.456      0.000     uTsu  regd_actual_7seg_output\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.160 " "Data Arrival Time  :    25.160" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.456 " "Data Required Time :    40.456" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.296  " "Slack              :    15.296 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808719 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808719 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.932 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.932" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk_Divider:Gen_1KHz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Clk_Divider:Gen_1KHz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808720 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.932  " "Path #1: Setup slack is 15.932 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_up_event_trigger " "From Node    : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_up_event_trigger " "To Node      : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger (INVERTED) " "Launch Clock : speed_up_event_trigger (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk_Divider:Gen_1KHz_clk\|outclk " "Latch Clock  : Clk_Divider:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.413      1.413 FF    IC  speed_up_event_trigger~0\|datac " "    21.413      1.413 FF    IC  speed_up_event_trigger~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.848      0.435 FF  CELL  speed_up_event_trigger~0\|combout " "    21.848      0.435 FF  CELL  speed_up_event_trigger~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.178      2.330 FF    IC  speed_up_event_trigger\|asdata " "    24.178      2.330 FF    IC  speed_up_event_trigger\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.693      0.515 FF  CELL  speed_up_event_trigger " "    24.693      0.515 FF  CELL  speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.005      1.005  R        clock network delay " "    41.005      1.005  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.625     -0.380           clock uncertainty " "    40.625     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.625      0.000     uTsu  speed_up_event_trigger " "    40.625      0.000     uTsu  speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.693 " "Data Arrival Time  :    24.693" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.625 " "Data Required Time :    40.625" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.932  " "Slack              :    15.932 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808720 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808720 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.568 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.568" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.568  " "Path #1: Setup slack is 16.568 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.624      0.624 FF    IC  audio_control\|u4\|LRCK_1X~0\|datac " "    20.624      0.624 FF    IC  audio_control\|u4\|LRCK_1X~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.058      0.434 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout " "    21.058      0.434 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.569      2.511 FF    IC  audio_control\|u4\|LRCK_1X\|asdata " "    23.569      2.511 FF    IC  audio_control\|u4\|LRCK_1X\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.079      0.510 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    24.079      0.510 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.027      1.027  R        clock network delay " "    41.027      1.027  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.647     -0.380           clock uncertainty " "    40.647     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.647      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    40.647      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.079 " "Data Arrival Time  :    24.079" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.647 " "Data Required Time :    40.647" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.568  " "Slack              :    16.568 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808721 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.773 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.773" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808722 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.773  " "Path #1: Setup slack is 17.773 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.027      1.027 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf " "     1.027      1.027 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.110      0.083 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "     1.110      0.083 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.761      0.651 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab " "     1.761      0.651 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.210      0.449 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "     2.210      0.449 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.210      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "     2.210      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.429      0.219 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     2.429      0.219 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.582      0.582  F        clock network delay " "    20.582      0.582  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.202     -0.380           clock uncertainty " "    20.202     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.202      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.202      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.429 " "Data Arrival Time  :     2.429" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.202 " "Data Required Time :    20.202" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.773  " "Slack              :    17.773 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808722 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808722 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.886 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.886" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808724 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 34.886  " "Path #1: Setup slack is 34.886 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[4\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\] " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.238      1.238  R        clock network delay " "     1.238      1.238  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.238      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[4\] " "     1.238      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.238      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[4\]\|q " "     1.238      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.879      1.641 FF    IC  audio_control\|u3\|LessThan1~0\|datad " "     2.879      1.641 FF    IC  audio_control\|u3\|LessThan1~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.444 FF  CELL  audio_control\|u3\|LessThan1~0\|combout " "     3.323      0.444 FF  CELL  audio_control\|u3\|LessThan1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.517      0.194 FF    IC  audio_control\|u3\|LUT_INDEX~2\|dataa " "     3.517      0.194 FF    IC  audio_control\|u3\|LUT_INDEX~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.973      0.456 FF  CELL  audio_control\|u3\|LUT_INDEX~2\|combout " "     3.973      0.456 FF  CELL  audio_control\|u3\|LUT_INDEX~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.294      1.321 FF    IC  audio_control\|u3\|LUT_INDEX\[3\]\|asdata " "     5.294      1.321 FF    IC  audio_control\|u3\|LUT_INDEX\[3\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.802      0.508 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\] " "     5.802      0.508 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.984      0.984  R        clock network delay " "    40.984      0.984  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.068      0.084           clock pessimism removed " "    41.068      0.084           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.688     -0.380           clock uncertainty " "    40.688     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.688      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\] " "    40.688      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.802 " "Data Arrival Time  :     5.802" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.688 " "Data Required Time :    40.688" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    34.886  " "Slack              :    34.886 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808724 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808724 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.567 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.567" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock_1Hz\}\] " "-to_clock \[get_clocks \{Clock_1Hz\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808725 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 35.567  " "Path #1: Setup slack is 35.567 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LED_side2side:leds2s\|LED\[4\] " "From Node    : LED_side2side:leds2s\|LED\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LED_side2side:leds2s\|LED\[0\] " "To Node      : LED_side2side:leds2s\|LED\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock_1Hz " "Launch Clock : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock_1Hz " "Latch Clock  : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.918      0.918  R        clock network delay " "     0.918      0.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.918      0.000     uTco  LED_side2side:leds2s\|LED\[4\] " "     0.918      0.000     uTco  LED_side2side:leds2s\|LED\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.918      0.000 FF  CELL  leds2s\|LED\[4\]\|q " "     0.918      0.000 FF  CELL  leds2s\|LED\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.203      1.285 FF    IC  leds2s\|WideOr1~0\|dataa " "     2.203      1.285 FF    IC  leds2s\|WideOr1~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.689      0.486 FR  CELL  leds2s\|WideOr1~0\|combout " "     2.689      0.486 FR  CELL  leds2s\|WideOr1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.141      0.452 RR    IC  leds2s\|Selector7~0\|datad " "     3.141      0.452 RR    IC  leds2s\|Selector7~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.510      0.369 RR  CELL  leds2s\|Selector7~0\|combout " "     3.510      0.369 RR  CELL  leds2s\|Selector7~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.093      0.583 RR    IC  leds2s\|LED\[0\]~feeder\|datab " "     4.093      0.583 RR    IC  leds2s\|LED\[0\]~feeder\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.562      0.469 RR  CELL  leds2s\|LED\[0\]~feeder\|combout " "     4.562      0.469 RR  CELL  leds2s\|LED\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.562      0.000 RR    IC  leds2s\|LED\[0\]\|d " "     4.562      0.000 RR    IC  leds2s\|LED\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.796      0.234 RR  CELL  LED_side2side:leds2s\|LED\[0\] " "     4.796      0.234 RR  CELL  LED_side2side:leds2s\|LED\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.710      0.710  R        clock network delay " "    40.710      0.710  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.743      0.033           clock pessimism removed " "    40.743      0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.363     -0.380           clock uncertainty " "    40.363     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.363      0.000     uTsu  LED_side2side:leds2s\|LED\[0\] " "    40.363      0.000     uTsu  LED_side2side:leds2s\|LED\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.796 " "Data Arrival Time  :     4.796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.363 " "Data Required Time :    40.363" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    35.567  " "Slack              :    35.567 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808725 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808725 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.629 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.629" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808726 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808726 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 36.629  " "Path #1: Setup slack is 36.629 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.918      0.918  F        clock network delay " "    20.918      0.918  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.918      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    20.918      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.918      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[1\]\|q " "    20.918      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.497      0.579 FF    IC  audio_control\|u5\|Add0~1\|dataa " "    21.497      0.579 FF    IC  audio_control\|u5\|Add0~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.971      0.474 FF  CELL  audio_control\|u5\|Add0~1\|combout " "    21.971      0.474 FF  CELL  audio_control\|u5\|Add0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.041      1.070 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|asdata " "    23.041      1.070 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.566      0.525 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    23.566      0.525 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.000     60.000           latch edge time " "    60.000     60.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.550      0.550  F        clock network delay " "    60.550      0.550  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.575      0.025           clock pessimism removed " "    60.575      0.025           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.195     -0.380           clock uncertainty " "    60.195     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.195      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    60.195      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.566 " "Data Arrival Time  :    23.566" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    60.195 " "Data Required Time :    60.195" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    36.629  " "Slack              :    36.629 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808727 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808727 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.274 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.274" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808728 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.274  " "Path #1: Hold slack is 0.274 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[11\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[11\]~DUPLICATE " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[11\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.840      0.840  R        clock network delay " "     0.840      0.840  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.840      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[11\] " "     0.840      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.840      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[11\]\|q " "     0.840      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.040      0.200 FF    IC  audio_control\|u3\|mI2C_DATA\[11\]~DUPLICATE\|asdata " "     1.040      0.200 FF    IC  audio_control\|u3\|mI2C_DATA\[11\]~DUPLICATE\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.286      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[11\]~DUPLICATE " "     1.286      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[11\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.065      1.065  R        clock network delay " "     1.065      1.065  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.012     -0.053           clock pessimism removed " "     1.012     -0.053           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.012      0.000           clock uncertainty " "     1.012      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.012      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[11\]~DUPLICATE " "     1.012      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[11\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.286 " "Data Arrival Time  :     1.286" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.012 " "Data Required Time :     1.012" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.274  " "Slack              :     0.274 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808728 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808728 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.287 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.287" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk_Divider:Generate_LCD_scope_Clk\|outclk\}\] " "-to_clock \[get_clocks \{Clk_Divider:Generate_LCD_scope_Clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808734 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.287  " "Path #1: Hold slack is 0.287 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_capture:LCD_scope_channelB\|captured_data\[15\] " "From Node    : scope_capture:LCD_scope_channelB\|captured_data\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : scope_capture:LCD_scope_channelB\|captured_data\[15\] " "To Node      : scope_capture:LCD_scope_channelB\|captured_data\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk_Divider:Generate_LCD_scope_Clk\|outclk " "Launch Clock : Clk_Divider:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk_Divider:Generate_LCD_scope_Clk\|outclk " "Latch Clock  : Clk_Divider:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.987      1.987  R        clock network delay " "     1.987      1.987  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.987      0.000     uTco  scope_capture:LCD_scope_channelB\|captured_data\[15\] " "     1.987      0.000     uTco  scope_capture:LCD_scope_channelB\|captured_data\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.987      0.000 FF  CELL  LCD_scope_channelB\|captured_data\[15\]\|q " "     1.987      0.000 FF  CELL  LCD_scope_channelB\|captured_data\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.181      0.194 FF    IC  LCD_scope_channelB\|captured_data\[15\]\|asdata " "     2.181      0.194 FF    IC  LCD_scope_channelB\|captured_data\[15\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.444      0.263 FF  CELL  scope_capture:LCD_scope_channelB\|captured_data\[15\] " "     2.444      0.263 FF  CELL  scope_capture:LCD_scope_channelB\|captured_data\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.398      2.398  R        clock network delay " "     2.398      2.398  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.157     -0.241           clock pessimism removed " "     2.157     -0.241           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.157      0.000           clock uncertainty " "     2.157      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.157      0.000      uTh  scope_capture:LCD_scope_channelB\|captured_data\[15\] " "     2.157      0.000      uTh  scope_capture:LCD_scope_channelB\|captured_data\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.444 " "Data Arrival Time  :     2.444" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.157 " "Data Required Time :     2.157" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.287  " "Slack              :     0.287 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808734 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808734 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.290 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.290" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk_Divider:Gen_1KHz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Clk_Divider:Gen_1KHz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808735 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.290  " "Path #1: Hold slack is 0.290 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : updown_counter\[15\] " "From Node    : updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : updown_counter\[15\] " "To Node      : updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk_Divider:Gen_1KHz_clk\|outclk " "Launch Clock : Clk_Divider:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk_Divider:Gen_1KHz_clk\|outclk " "Latch Clock  : Clk_Divider:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.005      1.005  R        clock network delay " "     1.005      1.005  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.005      0.000     uTco  updown_counter\[15\] " "     1.005      0.000     uTco  updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.005      0.000 FF  CELL  updown_counter\[15\]\|q " "     1.005      0.000 FF  CELL  updown_counter\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.203 FF    IC  Add0~41\|datac " "     1.208      0.203 FF    IC  Add0~41\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.409      0.201 FR  CELL  Add0~41\|sumout " "     1.409      0.201 FR  CELL  Add0~41\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.409      0.000 RR    IC  updown_counter\[15\]\|d " "     1.409      0.000 RR    IC  updown_counter\[15\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.466      0.057 RR  CELL  updown_counter\[15\] " "     1.466      0.057 RR  CELL  updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.253      1.253  R        clock network delay " "     1.253      1.253  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.176     -0.077           clock pessimism removed " "     1.176     -0.077           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.176      0.000           clock uncertainty " "     1.176      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.176      0.000      uTh  updown_counter\[15\] " "     1.176      0.000      uTh  updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.466 " "Data Arrival Time  :     1.466" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.176 " "Data Required Time :     1.176" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.290  " "Slack              :     0.290 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808735 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808735 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.308 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.308" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808745 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.308  " "Path #1: Hold slack is 0.308 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      2.015  R        clock network delay " "     2.015      2.015  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\] " "     2.015      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\]\|q " "     2.015      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.252      0.237 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\]\|asdata " "     2.252      0.237 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.493      0.241 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\] " "     2.493      0.241 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.307      2.307  R        clock network delay " "     2.307      2.307  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.185     -0.122           clock pessimism removed " "     2.185     -0.122           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.185      0.000           clock uncertainty " "     2.185      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.185      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\] " "     2.185      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.493 " "Data Arrival Time  :     2.493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.185 " "Data Required Time :     2.185" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.308  " "Slack              :     0.308 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808745 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808745 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.381 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.381" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808757 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808757 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.381  " "Path #1: Hold slack is 0.381 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\|dpr\[0\]\[7\]_OTERM283 " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\|dpr\[0\]\[7\]_OTERM283" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\|dpr\[0\]\[7\]_OTERM283 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\|dpr\[0\]\[7\]_OTERM283" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      3.311  R        clock network delay " "     3.311      3.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\|dpr\[0\]\[7\]_OTERM283 " "     3.311      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\|dpr\[0\]\[7\]_OTERM283" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|register\|dpr\[0\]\[7\]_NEW_REG282\|q " "     3.311      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|register\|dpr\[0\]\[7\]_NEW_REG282\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|register\|dpr\[0\]\[7\]_NEW208\|datae " "     3.311      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|register\|dpr\[0\]\[7\]_NEW208\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.706      0.395 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|register\|dpr\[0\]\[7\]_NEW208\|combout " "     3.706      0.395 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|register\|dpr\[0\]\[7\]_NEW208\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.706      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|register\|dpr\[0\]\[7\]_NEW_REG282\|d " "     3.706      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|register\|dpr\[0\]\[7\]_NEW_REG282\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.765      0.059 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\|dpr\[0\]\[7\]_OTERM283 " "     3.765      0.059 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\|dpr\[0\]\[7\]_OTERM283" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.765      3.765  R        clock network delay " "     3.765      3.765  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384     -0.381           clock pessimism removed " "     3.384     -0.381           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384      0.000           clock uncertainty " "     3.384      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384      0.000      uTh  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\|dpr\[0\]\[7\]_OTERM283 " "     3.384      0.000      uTh  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\|dpr\[0\]\[7\]_OTERM283" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.765 " "Data Arrival Time  :     3.765" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.384 " "Data Required Time :     3.384" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.381  " "Slack              :     0.381 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808758 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808758 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.436 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.436" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808759 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.436  " "Path #1: Hold slack is 0.436 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.256      0.256 RR    IC  audio_control\|u4\|oAUD_BCK~0\|dataf " "     0.256      0.256 RR    IC  audio_control\|u4\|oAUD_BCK~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.307      0.051 RR  CELL  audio_control\|u4\|oAUD_BCK~0\|combout " "     0.307      0.051 RR  CELL  audio_control\|u4\|oAUD_BCK~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.058      1.751 RR    IC  audio_control\|u4\|oAUD_BCK\|asdata " "     2.058      1.751 RR    IC  audio_control\|u4\|oAUD_BCK\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.302      0.244 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     2.302      0.244 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.486      1.486  R        clock network delay " "     1.486      1.486  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.380           clock uncertainty " "     1.866      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     1.866      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.302 " "Data Arrival Time  :     2.302" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.866 " "Data Required Time :     1.866" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.436  " "Slack              :     0.436 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808759 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808759 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.483 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.483" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808760 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.483  " "Path #1: Hold slack is 0.483 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.551      0.551  F        clock network delay " "    20.551      0.551  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.551      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.551      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.551      0.000 RR  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q " "    20.551      0.000 RR  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.768      0.217 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|datae " "    20.768      0.217 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.922      0.154 RF  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout " "    20.922      0.154 RF  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.111      0.189 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|asdata " "    21.111      0.189 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.379      0.268 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    21.379      0.268 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.921      0.921  F        clock network delay " "    20.921      0.921  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.896     -0.025           clock pessimism removed " "    20.896     -0.025           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.896      0.000           clock uncertainty " "    20.896      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.896      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    20.896      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.379 " "Data Arrival Time  :    21.379" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.896 " "Data Required Time :    20.896" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.483  " "Slack              :     0.483 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808760 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808760 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.718 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.718" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808761 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.718  " "Path #1: Hold slack is 0.718 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED) " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.053      1.053 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf " "    21.053      1.053 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.107      0.054 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "    21.107      0.054 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.606      0.499 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab " "    21.606      0.499 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.983      0.377 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "    21.983      0.377 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.983      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "    21.983      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.040      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    22.040      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.942      0.942  F        clock network delay " "    20.942      0.942  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.322      0.380           clock uncertainty " "    21.322      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.322      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.322      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.040 " "Data Arrival Time  :    22.040" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.322 " "Data Required Time :    21.322" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.718  " "Slack              :     0.718 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808761 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808761 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.780 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.780" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock_1Hz\}\] " "-to_clock \[get_clocks \{Clock_1Hz\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808762 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.780  " "Path #1: Hold slack is 0.780 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LED_side2side:leds2s\|LED\[4\] " "From Node    : LED_side2side:leds2s\|LED\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LED_side2side:leds2s\|LED\[3\] " "To Node      : LED_side2side:leds2s\|LED\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock_1Hz " "Launch Clock : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock_1Hz " "Latch Clock  : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.713      0.713  R        clock network delay " "     0.713      0.713  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.713      0.000     uTco  LED_side2side:leds2s\|LED\[4\] " "     0.713      0.000     uTco  LED_side2side:leds2s\|LED\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.713      0.000 RR  CELL  leds2s\|LED\[4\]\|q " "     0.713      0.000 RR  CELL  leds2s\|LED\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.552      0.839 RR    IC  leds2s\|Selector4~0\|dataf " "     1.552      0.839 RR    IC  leds2s\|Selector4~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.601      0.049 RR  CELL  leds2s\|Selector4~0\|combout " "     1.601      0.049 RR  CELL  leds2s\|Selector4~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.601      0.000 RR    IC  leds2s\|LED\[3\]\|d " "     1.601      0.000 RR    IC  leds2s\|LED\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.666      0.065 RR  CELL  LED_side2side:leds2s\|LED\[3\] " "     1.666      0.065 RR  CELL  LED_side2side:leds2s\|LED\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.919      0.919  R        clock network delay " "     0.919      0.919  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.886     -0.033           clock pessimism removed " "     0.886     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.886      0.000           clock uncertainty " "     0.886      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.886      0.000      uTh  LED_side2side:leds2s\|LED\[3\] " "     0.886      0.000      uTh  LED_side2side:leds2s\|LED\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.666 " "Data Arrival Time  :     1.666" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.886 " "Data Required Time :     0.886" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.780  " "Slack              :     0.780 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808762 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808762 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.782 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.782" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk_Divider:Gen_2Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Clk_Divider:Gen_2Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808763 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.782  " "Path #1: Hold slack is 0.782 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Clock_1Hz " "From Node    : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Clock_1Hz " "To Node      : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock_1Hz " "Launch Clock : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk_Divider:Gen_2Hz_clk\|outclk " "Latch Clock  : Clk_Divider:Gen_2Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  Clock_1Hz\|q " "     0.000      0.000 RR  CELL  Clock_1Hz\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.883      0.883 RR    IC  Clock_1Hz~0\|dataf " "     0.883      0.883 RR    IC  Clock_1Hz~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.938      0.055 RF  CELL  Clock_1Hz~0\|combout " "     0.938      0.055 RF  CELL  Clock_1Hz~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.020      1.082 FF    IC  Clock_1Hz\|asdata " "     2.020      1.082 FF    IC  Clock_1Hz\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.330      0.310 FF  CELL  Clock_1Hz " "     2.330      0.310 FF  CELL  Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.168      1.168  R        clock network delay " "     1.168      1.168  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.548      0.380           clock uncertainty " "     1.548      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.548      0.000      uTh  Clock_1Hz " "     1.548      0.000      uTh  Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.330 " "Data Arrival Time  :     2.330" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.548 " "Data Required Time :     1.548" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.782  " "Slack              :     0.782 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808763 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808763 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.242 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.242" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808764 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.242  " "Path #1: Hold slack is 2.242 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[6\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[6\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      3.311  R        clock network delay " "     3.311      3.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[6\] " "     3.311      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000 RR  CELL  interface_actual_audio_data_left\|raw_outdata\[6\]\|q " "     3.311      0.000 RR  CELL  interface_actual_audio_data_left\|raw_outdata\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.832      0.521 RR    IC  interface_actual_audio_data_left\|outdata\[6\]~feeder\|dataf " "     3.832      0.521 RR    IC  interface_actual_audio_data_left\|outdata\[6\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.881      0.049 RR  CELL  interface_actual_audio_data_left\|outdata\[6\]~feeder\|combout " "     3.881      0.049 RR  CELL  interface_actual_audio_data_left\|outdata\[6\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.881      0.000 RR    IC  interface_actual_audio_data_left\|outdata\[6\]\|d " "     3.881      0.000 RR    IC  interface_actual_audio_data_left\|outdata\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.938      0.057 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[6\] " "     3.938      0.057 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.346      1.346  R        clock network delay " "     1.346      1.346  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.350           clock uncertainty " "     1.696      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[6\] " "     1.696      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.938 " "Data Arrival Time  :     3.938" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.696 " "Data Required Time :     1.696" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.242  " "Slack              :     2.242 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808764 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808764 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.038 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.038" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808765 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.038  " "Path #1: Recovery slack is 5.038 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.018      4.018  F        clock network delay " "    34.018      4.018  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.018      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    34.018      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.018      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    34.018      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.976      0.958 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    34.976      0.958 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.048      0.072 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    35.048      0.072 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.222      0.174 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    35.222      0.174 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.698      0.476 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    35.698      0.476 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.086      1.086  R        clock network delay " "    41.086      1.086  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.736     -0.350           clock uncertainty " "    40.736     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.736      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.736      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.698 " "Data Arrival Time  :    35.698" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.736 " "Data Required Time :    40.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.038  " "Slack              :     5.038 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808765 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808765 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.066 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.066" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.066  " "Path #1: Recovery slack is 5.066 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.018      4.018  F        clock network delay " "    34.018      4.018  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.018      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    34.018      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.018      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    34.018      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.708      0.690 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    34.708      0.690 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.786      0.078 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    34.786      0.078 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.044      0.258 RR    IC  make_speedown_pulse\|async_trap\|clrn " "    35.044      0.258 RR    IC  make_speedown_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.524      0.480 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    35.524      0.480 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.940      0.940  R        clock network delay " "    40.940      0.940  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.590     -0.350           clock uncertainty " "    40.590     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.590      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.590      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.524 " "Data Arrival Time  :    35.524" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.590 " "Data Required Time :    40.590" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.066  " "Slack              :     5.066 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808766 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.945 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.945" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808767 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.945  " "Path #1: Recovery slack is 7.945 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.018      4.018  F        clock network delay " "    14.018      4.018  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.018      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    14.018      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.018      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    14.018      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.979      0.961 FF    IC  make_speedup_pulse\|sync1\|clrn " "    14.979      0.961 FF    IC  make_speedup_pulse\|sync1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.447      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "    15.447      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.332      3.332  R        clock network delay " "    23.332      3.332  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.702      0.370           clock pessimism removed " "    23.702      0.370           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.392     -0.310           clock uncertainty " "    23.392     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.392      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "    23.392      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.447 " "Data Arrival Time  :    15.447" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.392 " "Data Required Time :    23.392" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.945  " "Slack              :     7.945 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808767 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808767 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.721 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.721" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808768 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.721  " "Path #1: Recovery slack is 13.721 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.790      3.790  R        clock network delay " "    23.790      3.790  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.790      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "    23.790      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.790      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "    23.790      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.140      2.350 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "    26.140      2.350 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.608      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    26.608      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.679      0.679  R        clock network delay " "    40.679      0.679  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.329     -0.350           clock uncertainty " "    40.329     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.329      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    40.329      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.608 " "Data Arrival Time  :    26.608" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.329 " "Data Required Time :    40.329" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.721  " "Slack              :    13.721 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808768 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808768 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.044 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.044" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808769 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.044  " "Path #1: Recovery slack is 15.044 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.745      3.745  R        clock network delay " "     3.745      3.745  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.745      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.745      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.745      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.745      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.682      0.937 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clrn " "     4.682      0.937 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.157      0.475 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "     5.157      0.475 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.551      0.551  F        clock network delay " "    20.551      0.551  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.201     -0.350           clock uncertainty " "    20.201     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.201      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.201      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.157 " "Data Arrival Time  :     5.157" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.201 " "Data Required Time :    20.201" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.044  " "Slack              :    15.044 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808769 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808769 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.529 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.529" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808770 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.529  " "Path #1: Recovery slack is 15.529 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.745      3.745  R        clock network delay " "    23.745      3.745  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.745      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.745      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.745      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.745      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.566      0.821 FF    IC  audio_control\|u4\|BCK_DIV\[0\]\|clrn " "    24.566      0.821 FF    IC  audio_control\|u4\|BCK_DIV\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.043      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\] " "    25.043      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.922      0.922  R        clock network delay " "    40.922      0.922  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.572     -0.350           clock uncertainty " "    40.572     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.572      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\] " "    40.572      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.043 " "Data Arrival Time  :    25.043" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.572 " "Data Required Time :    40.572" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.529  " "Slack              :    15.529 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808770 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808770 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 28.857 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 28.857" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808776 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 28.857  " "Path #1: Recovery slack is 28.857 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.159      2.159  R        clock network delay " "     2.159      2.159  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.159      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     2.159      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.159      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     2.159      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.030      3.871 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\]\|clrn " "     6.030      3.871 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.498      0.468 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\] " "     6.498      0.468 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.333     33.333           latch edge time " "    33.333     33.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.622      2.289  R        clock network delay " "    35.622      2.289  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.665      0.043           clock pessimism removed " "    35.665      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.355     -0.310           clock uncertainty " "    35.355     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.355      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\] " "    35.355      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.498 " "Data Arrival Time  :     6.498" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    35.355 " "Data Required Time :    35.355" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    28.857  " "Slack              :    28.857 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808776 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808776 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.786 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.786" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808783 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.786  " "Path #1: Removal slack is 0.786 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[244\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[244\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.882      1.882  R        clock network delay " "     1.882      1.882  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.882      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     1.882      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.882      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     1.882      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.351      1.469 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[244\]\|clrn " "     3.351      1.469 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[244\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.782      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[244\] " "     3.782      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[244\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.044      3.044  R        clock network delay " "     3.044      3.044  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996     -0.048           clock pessimism removed " "     2.996     -0.048           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.000           clock uncertainty " "     2.996      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[244\] " "     2.996      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[244\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.782 " "Data Arrival Time  :     3.782" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.996 " "Data Required Time :     2.996" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.786  " "Slack              :     0.786 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808783 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808783 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.648 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.648" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808784 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.648  " "Path #1: Removal slack is 2.648 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      3.294  R        clock network delay " "     3.294      3.294  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.294      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "     3.294      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.024      0.730 RR    IC  audio_control\|u4\|oAUD_BCK\|clrn " "     4.024      0.730 RR    IC  audio_control\|u4\|oAUD_BCK\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.484      0.460 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     4.484      0.460 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.486      1.486  R        clock network delay " "     1.486      1.486  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      0.350           clock uncertainty " "     1.836      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     1.836      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.484 " "Data Arrival Time  :     4.484" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.836 " "Data Required Time :     1.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.648  " "Slack              :     2.648 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808784 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808784 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.212 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.212" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808785 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.212  " "Path #1: Removal slack is 3.212 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.294      3.294  R        clock network delay " "    23.294      3.294  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.294      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.294      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.294      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "    23.294      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.024      0.730 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|clrn " "    24.024      0.730 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.483      0.459 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    24.483      0.459 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.921      0.921  F        clock network delay " "    20.921      0.921  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.271      0.350           clock uncertainty " "    21.271      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.271      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    21.271      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.483 " "Data Arrival Time  :    24.483" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.271 " "Data Required Time :    21.271" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.212  " "Slack              :     3.212 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808785 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808785 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.216 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808786 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.216  " "Path #1: Removal slack is 4.216 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      3.334  R        clock network delay " "     3.334      3.334  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "     3.334      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "     3.334      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.014      1.680 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "     5.014      1.680 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.445      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     5.445      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.879      0.879  R        clock network delay " "     0.879      0.879  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      0.350           clock uncertainty " "     1.229      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     1.229      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.445 " "Data Arrival Time  :     5.445" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.229 " "Data Required Time :     1.229" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.216  " "Slack              :     4.216 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808786 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808786 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.752 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.752" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808787 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 10.752  " "Path #1: Removal slack is 10.752 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.404      3.404  F        clock network delay " "    13.404      3.404  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.404      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.404      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.404      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.404      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.046      0.642 FF    IC  make_speedown_pulse\|sync1\|clrn " "    14.046      0.642 FF    IC  make_speedown_pulse\|sync1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.458      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "    14.458      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.819      3.819  R        clock network delay " "     3.819      3.819  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.436     -0.383           clock pessimism removed " "     3.436     -0.383           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.706      0.270           clock uncertainty " "     3.706      0.270           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.706      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "     3.706      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.458 " "Data Arrival Time  :    14.458" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.706 " "Data Required Time :     3.706" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.752  " "Slack              :    10.752 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808787 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808787 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.115 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.115" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808788 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.115  " "Path #1: Removal slack is 13.115 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.404      3.404  F        clock network delay " "    13.404      3.404  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.404      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.404      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.404      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.404      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.109      0.705 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    14.109      0.705 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.161      0.052 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    14.161      0.052 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.396      0.235 RR    IC  make_speedup_pulse\|async_trap\|clrn " "    14.396      0.235 RR    IC  make_speedup_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.822      0.426 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    14.822      0.426 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.357      1.357  R        clock network delay " "     1.357      1.357  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.707      0.350           clock uncertainty " "     1.707      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.707      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     1.707      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.822 " "Data Arrival Time  :    14.822" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.707 " "Data Required Time :     1.707" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.115  " "Slack              :    13.115 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808788 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.140 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808788 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808788 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.140  " "Path #1: Removal slack is 13.140 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.404      3.404  F        clock network delay " "    13.404      3.404  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.404      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.404      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.404      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.404      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.045      0.641 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    14.045      0.641 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.092      0.047 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    14.092      0.047 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.247      0.155 FF    IC  make_speedown_pulse\|async_trap\|clrn " "    14.247      0.155 FF    IC  make_speedown_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.671      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    14.671      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      1.181  R        clock network delay " "     1.181      1.181  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.531      0.350           clock uncertainty " "     1.531      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.531      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     1.531      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.671 " "Data Arrival Time  :    14.671" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.531 " "Data Required Time :     1.531" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.140  " "Slack              :    13.140 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685430808789 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430808789 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430809281 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430809283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5018 " "Peak virtual memory: 5018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685430809392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 00:13:29 2023 " "Processing ended: Tue May 30 00:13:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685430809392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685430809392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685430809392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685430809392 ""}
