#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Fri Jan 17 13:57:12 2014
# Process ID: 1212
# Log file: E:/DSPIC_final/vivado.log
# Journal file: E:/DSPIC_final\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

open_project {E:\DSPIC_final\DSPIC_final.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Leo/DSPIC_final' since last save.
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v w ]
add_files E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
set_property part xa7a100tcsg324-2I [current_project]
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
close [ open E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v w ]
add_files E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
close [ open E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_multiplier.v w ]
add_files E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_multiplier.v
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
set_property part xa7z010clg225-1I [current_project]
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
set_property part xa7a100tcsg324-1Q [current_project]
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Xilinx License Configuration Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
launch_runs impl_1
[Fri Jan 17 16:25:51 2014] Launched synth_1...
Run output will be captured here: E:/DSPIC_final/DSPIC_final.runs/synth_1/runme.log
[Fri Jan 17 16:25:51 2014] Launched impl_1...
Run output will be captured here: E:/DSPIC_final/DSPIC_final.runs/impl_1/runme.log
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: R:00111111100000000000000000000000
0ns: I:00000000000000000000000000000000
$finish called at time : 1 ns : File "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" Line 19
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 744.539 ; gain = 0.492
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_LUT_twiddle_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 744.539 ; gain = 0.492
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: R:00111111100000000000000000000000
0ns: I:00000000000000000000000000000000
$finish called at time : 1 ns : File "E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" Line 19
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_LUT_twiddle_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 753.965 ; gain = 0.000
set_property top flp32_complex_subtracter [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Fri Jan 17 16:45:51 2014] Launched synth_1...
Run output will be captured here: E:/DSPIC_final/DSPIC_final.runs/synth_1/runme.log
launch_runs impl_1
[Fri Jan 17 16:47:35 2014] Launched impl_1...
Run output will be captured here: E:/DSPIC_final/DSPIC_final.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/aartix7/xa7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/aartix7/xa7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.3/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/aartix7/xa7a100t/csg324/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.3/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [E:/DSPIC_final/.Xil/Vivado-1212-Membrane-PC/dcp/flp32_complex_subtracter.xdc]
Finished Parsing XDC File [E:/DSPIC_final/.Xil/Vivado-1212-Membrane-PC/dcp/flp32_complex_subtracter.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1245.113 ; gain = 1.871
Restoring placement.
Restored 583 out of 583 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1444.934 ; gain = 690.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 17 16:51:16 2014...
