// Seed: 2461367038
`timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1,
    output id_2,
    input  id_3
);
  logic id_4;
  logic id_5;
  always @(1'b0) begin
    SystemTFIdentifier;
    if (1'b0) begin : id_6
      SystemTFIdentifier(id_5);
    end
  end
endmodule
