{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639017309725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639017309726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 21:35:09 2021 " "Processing started: Wed Dec 08 21:35:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639017309726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639017309726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639017309726 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639017309974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310369 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enadLatch-rtl " "Found design unit 1: enadLatch-rtl" {  } { { "dLatch.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/dLatch.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310371 ""} { "Info" "ISGN_ENTITY_NAME" "1 enadLatch " "Found entity 1: enadLatch" {  } { { "dLatch.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/dLatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310374 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_to_1-structure " "Found design unit 1: mux8_to_1-structure" {  } { { "mux8_to_1.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/mux8_to_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310376 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_to_1 " "Found entity 1: mux8_to_1" {  } { { "mux8_to_1.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/mux8_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder8_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder8_to_1-rtl " "Found design unit 1: decoder8_to_1-rtl" {  } { { "decoder8_to_1.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/decoder8_to_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310378 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder8_to_1 " "Found entity 1: decoder8_to_1" {  } { { "decoder8_to_1.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/decoder8_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enaprdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enaprdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enaprdff-rtl " "Found design unit 1: enaprdff-rtl" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310380 ""} { "Info" "ISGN_ENTITY_NAME" "1 enaprdff " "Found entity 1: enaprdff" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enaprtff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enaprtff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enaprtff-structure " "Found design unit 1: enaprtff-structure" {  } { { "enaprtff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprtff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310382 ""} { "Info" "ISGN_ENTITY_NAME" "1 enaprtff " "Found entity 1: enaprtff" {  } { { "enaprtff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprtff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8bpr4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt8bpr4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt8bPr4-structure " "Found design unit 1: cnt8bPr4-structure" {  } { { "cnt8bPr4.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/cnt8bPr4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310384 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt8bPr4 " "Found entity 1: cnt8bPr4" {  } { { "cnt8bPr4.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/cnt8bPr4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncreg8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asyncreg8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asyncReg8b-rtl " "Found design unit 1: asyncReg8b-rtl" {  } { { "asyncReg8b.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/asyncReg8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310386 ""} { "Info" "ISGN_ENTITY_NAME" "1 asyncReg8b " "Found entity 1: asyncReg8b" {  } { { "asyncReg8b.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/asyncReg8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux8_1-structure " "Found design unit 1: demux8_1-structure" {  } { { "demux8_1.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/demux8_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310388 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux8_1 " "Found entity 1: demux8_1" {  } { { "demux8_1.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/demux8_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_decoder-rtl " "Found design unit 1: address_decoder-rtl" {  } { { "address_decoder.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/address_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310390 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "address_decoder.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/address_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4bpr10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt4bpr10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt4bPr10-structure " "Found design unit 1: cnt4bPr10-structure" {  } { { "cnt4bPr10.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/cnt4bPr10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310392 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt4bPr10 " "Found entity 1: cnt4bPr10" {  } { { "cnt4bPr10.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/cnt4bPr10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategenerator-structure " "Found design unit 1: baudrategenerator-structure" {  } { { "baudrategenerator.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/baudrategenerator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310394 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategenerator " "Found entity 1: baudrategenerator" {  } { { "baudrategenerator.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/baudrategenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div8-structure " "Found design unit 1: div8-structure" {  } { { "div8.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/div8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310396 ""} { "Info" "ISGN_ENTITY_NAME" "1 div8 " "Found entity 1: div8" {  } { { "div8.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/div8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDiv41-structure " "Found design unit 1: clkDiv41-structure" {  } { { "clkDiv41.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/clkDiv41.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310398 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkDiv41 " "Found entity 1: clkDiv41" {  } { { "clkDiv41.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/clkDiv41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div256async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div256async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div256async-structure " "Found design unit 1: div256async-structure" {  } { { "div256async.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/div256async.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310400 ""} { "Info" "ISGN_ENTITY_NAME" "1 div256async " "Found entity 1: div256async" {  } { { "div256async.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/div256async.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enaprjkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enaprjkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enaprJKFF-structure " "Found design unit 1: enaprJKFF-structure" {  } { { "enaprJKFF.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprJKFF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310401 ""} { "Info" "ISGN_ENTITY_NAME" "1 enaprJKFF " "Found entity 1: enaprJKFF" {  } { { "enaprJKFF.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprJKFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo8breg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo8breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipo8breg-rtl " "Found design unit 1: pipo8breg-rtl" {  } { { "pipo8breg.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/pipo8breg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310403 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipo8breg " "Found entity 1: pipo8breg" {  } { { "pipo8breg.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/pipo8breg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posi8bsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file posi8bsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POSI8bSR-rtl " "Found design unit 1: POSI8bSR-rtl" {  } { { "POSI8bSR.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/POSI8bSR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310406 ""} { "Info" "ISGN_ENTITY_NAME" "1 POSI8bSR " "Found entity 1: POSI8bSR" {  } { { "POSI8bSR.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/POSI8bSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso10bsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piso10bsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISO10bSR-rtl " "Found design unit 1: PISO10bSR-rtl" {  } { { "PISO10bSR.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/PISO10bSR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310408 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISO10bSR " "Found entity 1: PISO10bSR" {  } { { "PISO10bSR.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/PISO10bSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxFSM-structure " "Found design unit 1: TxFSM-structure" {  } { { "TxFSM.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/TxFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310409 ""} { "Info" "ISGN_ENTITY_NAME" "1 TxFSM " "Found entity 1: TxFSM" {  } { { "TxFSM.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/TxFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RxFSM-structure " "Found design unit 1: RxFSM-structure" {  } { { "RxFSM.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/RxFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310412 ""} { "Info" "ISGN_ENTITY_NAME" "1 RxFSM " "Found entity 1: RxFSM" {  } { { "RxFSM.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/RxFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTtx-structure " "Found design unit 1: UARTtx-structure" {  } { { "Transmitter.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Transmitter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310414 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTtx " "Found entity 1: UARTtx" {  } { { "Transmitter.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Transmitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTrx-structure " "Found design unit 1: UARTrx-structure" {  } { { "Receiver.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Receiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310417 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTrx " "Found entity 1: UARTrx" {  } { { "Receiver.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Receiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3to8UART-rtl " "Found design unit 1: Decoder3to8UART-rtl" {  } { { "DecoderReset.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/DecoderReset.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8UART " "Found entity 1: Decoder3to8UART" {  } { { "DecoderReset.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/DecoderReset.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-structure " "Found design unit 1: UART-structure" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310421 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-structure " "Found design unit 1: mux8to1-structure" {  } { { "Mux8to1.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Mux8to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310423 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "Mux8to1.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Mux8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlightcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrafficLightController-rtl " "Found design unit 1: TrafficLightController-rtl" {  } { { "TrafficLightController.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/TrafficLightController.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310425 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightController " "Found entity 1: TrafficLightController" {  } { { "TrafficLightController.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/TrafficLightController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639017310425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639017310425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639017310460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder address_decoder:addrDecoder " "Elaborating entity \"address_decoder\" for hierarchy \"address_decoder:addrDecoder\"" {  } { { "UART.vhd" "addrDecoder" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder8_to_1 address_decoder:addrDecoder\|decoder8_to_1:bitReset " "Elaborating entity \"decoder8_to_1\" for hierarchy \"address_decoder:addrDecoder\|decoder8_to_1:bitReset\"" {  } { { "address_decoder.vhd" "bitReset" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/address_decoder.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_to_1 address_decoder:addrDecoder\|mux8_to_1:busSelectR " "Elaborating entity \"mux8_to_1\" for hierarchy \"address_decoder:addrDecoder\|mux8_to_1:busSelectR\"" {  } { { "address_decoder.vhd" "busSelectR" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/address_decoder.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux8_1 address_decoder:addrDecoder\|demux8_1:busSelectW " "Elaborating entity \"demux8_1\" for hierarchy \"address_decoder:addrDecoder\|demux8_1:busSelectW\"" {  } { { "address_decoder.vhd" "busSelectW" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/address_decoder.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 enARdFF_2:OEgate " "Elaborating entity \"enARdFF_2\" for hierarchy \"enARdFF_2:OEgate\"" {  } { { "UART.vhd" "OEgate" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrategenerator baudrategenerator:Baud " "Elaborating entity \"baudrategenerator\" for hierarchy \"baudrategenerator:Baud\"" {  } { { "UART.vhd" "Baud" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv41 baudrategenerator:Baud\|clkDiv41:Divide41 " "Elaborating entity \"clkDiv41\" for hierarchy \"baudrategenerator:Baud\|clkDiv41:Divide41\"" {  } { { "baudrategenerator.vhd" "Divide41" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/baudrategenerator.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310485 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q5BAR clkDiv41.vhd(12) " "Verilog HDL or VHDL warning at clkDiv41.vhd(12): object \"int_q5BAR\" assigned a value but never read" {  } { { "clkDiv41.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/clkDiv41.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639017310486 "|UART|baudrategenerator:Baud|clkDiv41:Divide41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enaprtff baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0 " "Elaborating entity \"enaprtff\" for hierarchy \"baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\"" {  } { { "clkDiv41.vhd" "t0" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/clkDiv41.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enaprdff baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff " "Elaborating entity \"enaprdff\" for hierarchy \"baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\"" {  } { { "enaprtff.vhd" "dff" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprtff.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310488 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_preset enaprdff.vhd(22) " "VHDL Process Statement warning at enaprdff.vhd(22): signal \"i_preset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1639017310489 "|enaprdff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div256async baudrategenerator:Baud\|div256async:Divide256 " "Elaborating entity \"div256async\" for hierarchy \"baudrategenerator:Baud\|div256async:Divide256\"" {  } { { "baudrategenerator.vhd" "Divide256" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/baudrategenerator.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q7BAR div256async.vhd(13) " "Verilog HDL or VHDL warning at div256async.vhd(13): object \"int_q7BAR\" assigned a value but never read" {  } { { "div256async.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/div256async.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639017310500 "|UART|baudrategenerator:Baud|div256async:Divide256"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 baudrategenerator:Baud\|mux8to1:BaudSel " "Elaborating entity \"mux8to1\" for hierarchy \"baudrategenerator:Baud\|mux8to1:BaudSel\"" {  } { { "baudrategenerator.vhd" "BaudSel" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/baudrategenerator.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div8 baudrategenerator:Baud\|div8:Divide8 " "Elaborating entity \"div8\" for hierarchy \"baudrategenerator:Baud\|div8:Divide8\"" {  } { { "baudrategenerator.vhd" "Divide8" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/baudrategenerator.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTrx UARTrx:Rx " "Elaborating entity \"UARTrx\" for hierarchy \"UARTrx:Rx\"" {  } { { "UART.vhd" "Rx" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310526 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_newRX Receiver.vhd(11) " "VHDL Signal Declaration warning at Receiver.vhd(11): used implicit default value for signal \"o_newRX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Receiver.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Receiver.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1639017310527 "|UART|UARTrx:Rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxFSM UARTrx:Rx\|RxFSM:fsm " "Elaborating entity \"RxFSM\" for hierarchy \"UARTrx:Rx\|RxFSM:fsm\"" {  } { { "Receiver.vhd" "fsm" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Receiver.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8bPr4 UARTrx:Rx\|RxFSM:fsm\|cnt8bPr4:counter " "Elaborating entity \"cnt8bPr4\" for hierarchy \"UARTrx:Rx\|RxFSM:fsm\|cnt8bPr4:counter\"" {  } { { "RxFSM.vhd" "counter" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/RxFSM.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q2b cnt8bPr4.vhd(12) " "Verilog HDL or VHDL warning at cnt8bPr4.vhd(12): object \"int_q2b\" assigned a value but never read" {  } { { "cnt8bPr4.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/cnt8bPr4.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639017310530 "|UART|UARTrx:Rx|RxFSM:fsm|cnt8bPr4:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POSI8bSR UARTrx:Rx\|POSI8bSR:RSR " "Elaborating entity \"POSI8bSR\" for hierarchy \"UARTrx:Rx\|POSI8bSR:RSR\"" {  } { { "Receiver.vhd" "RSR" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Receiver.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipo8breg UARTrx:Rx\|pipo8breg:RDR " "Elaborating entity \"pipo8breg\" for hierarchy \"UARTrx:Rx\|pipo8breg:RDR\"" {  } { { "Receiver.vhd" "RDR" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Receiver.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTtx UARTtx:Tx " "Elaborating entity \"UARTtx\" for hierarchy \"UARTtx:Tx\"" {  } { { "UART.vhd" "Tx" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxFSM UARTtx:Tx\|TxFSM:fsm " "Elaborating entity \"TxFSM\" for hierarchy \"UARTtx:Tx\|TxFSM:fsm\"" {  } { { "Transmitter.vhd" "fsm" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Transmitter.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4bPr10 UARTtx:Tx\|TxFSM:fsm\|cnt4bPr10:counter " "Elaborating entity \"cnt4bPr10\" for hierarchy \"UARTtx:Tx\|TxFSM:fsm\|cnt4bPr10:counter\"" {  } { { "TxFSM.vhd" "counter" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/TxFSM.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q3b cnt4bPr10.vhd(12) " "Verilog HDL or VHDL warning at cnt4bPr10.vhd(12): object \"int_q3b\" assigned a value but never read" {  } { { "cnt4bPr10.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/cnt4bPr10.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639017310566 "|UART|UARTtx:Tx|TxFSM:fsm|cnt4bPr10:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO10bSR UARTtx:Tx\|PISO10bSR:TSR " "Elaborating entity \"PISO10bSR\" for hierarchy \"UARTtx:Tx\|PISO10bSR:TSR\"" {  } { { "Transmitter.vhd" "TSR" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Transmitter.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyncReg8b asyncReg8b:SCSR " "Elaborating entity \"asyncReg8b\" for hierarchy \"asyncReg8b:SCSR\"" {  } { { "UART.vhd" "SCSR" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enadLatch asyncReg8b:SCSR\|enadLatch:bit0 " "Elaborating entity \"enadLatch\" for hierarchy \"asyncReg8b:SCSR\|enadLatch:bit0\"" {  } { { "asyncReg8b.vhd" "bit0" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/asyncReg8b.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639017310599 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "baudrategenerator:Baud\|mux8to1:BaudSel\|Mux0 " "Found clock multiplexer baudrategenerator:Baud\|mux8to1:BaudSel\|Mux0" {  } { { "Mux8to1.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Mux8to1.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1639017310800 "|UART|baudrategenerator:Baud|mux8to1:BaudSel|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1639017310800 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "asyncReg8b:SCCR\|enadLatch:bit2\|int_q~synth " "Found clock multiplexer asyncReg8b:SCCR\|enadLatch:bit2\|int_q~synth" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1639017310919 "|UART|asyncReg8b:SCCR|enadLatch:bit2|int_q"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "asyncReg8b:SCCR\|enadLatch:bit1\|int_q~synth " "Found clock multiplexer asyncReg8b:SCCR\|enadLatch:bit1\|int_q~synth" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1639017310919 "|UART|asyncReg8b:SCCR|enadLatch:bit1|int_q"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "asyncReg8b:SCCR\|enadLatch:bit0\|int_q~synth " "Found clock multiplexer asyncReg8b:SCCR\|enadLatch:bit0\|int_q~synth" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1639017310919 "|UART|asyncReg8b:SCCR|enadLatch:bit0|int_q"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1639017310919 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639017311054 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io_BUS\[0\] " "Inserted always-enabled tri-state buffer between \"io_BUS\[0\]\" and its non-tri-state driver." {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1639017311097 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io_BUS\[1\] " "Inserted always-enabled tri-state buffer between \"io_BUS\[1\]\" and its non-tri-state driver." {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1639017311097 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io_BUS\[2\] " "Inserted always-enabled tri-state buffer between \"io_BUS\[2\]\" and its non-tri-state driver." {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1639017311097 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io_BUS\[3\] " "Inserted always-enabled tri-state buffer between \"io_BUS\[3\]\" and its non-tri-state driver." {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1639017311097 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io_BUS\[4\] " "Inserted always-enabled tri-state buffer between \"io_BUS\[4\]\" and its non-tri-state driver." {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1639017311097 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io_BUS\[5\] " "Inserted always-enabled tri-state buffer between \"io_BUS\[5\]\" and its non-tri-state driver." {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1639017311097 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io_BUS\[6\] " "Inserted always-enabled tri-state buffer between \"io_BUS\[6\]\" and its non-tri-state driver." {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1639017311097 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "io_BUS\[7\] " "Inserted always-enabled tri-state buffer between \"io_BUS\[7\]\" and its non-tri-state driver." {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1639017311097 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1639017311097 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "io_BUS\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"io_BUS\[0\]\" is moved to its source" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1639017311099 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "io_BUS\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"io_BUS\[1\]\" is moved to its source" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1639017311099 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "io_BUS\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"io_BUS\[2\]\" is moved to its source" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1639017311099 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "io_BUS\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"io_BUS\[3\]\" is moved to its source" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1639017311099 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "io_BUS\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"io_BUS\[4\]\" is moved to its source" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1639017311099 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "io_BUS\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"io_BUS\[5\]\" is moved to its source" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1639017311099 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "io_BUS\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"io_BUS\[6\]\" is moved to its source" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1639017311099 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "io_BUS\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"io_BUS\[7\]\" is moved to its source" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1639017311099 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1639017311099 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1639017311101 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1639017311101 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t3\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t3\|enaprdff:dff\|int_q~_emulated baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t3\|enaprdff:dff\|int_q~1 " "Register \"baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t3\|enaprdff:dff\|int_q\" is converted into an equivalent circuit using register \"baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t3\|enaprdff:dff\|int_q~_emulated\" and latch \"baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t3\|enaprdff:dff\|int_q~1\"" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639017311101 "|UART|baudrategenerator:Baud|clkDiv41:Divide41|enaprtff:t3|enaprdff:dff|int_q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t5\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t5\|enaprdff:dff\|int_q~_emulated baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t3\|enaprdff:dff\|int_q~1 " "Register \"baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t5\|enaprdff:dff\|int_q\" is converted into an equivalent circuit using register \"baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t5\|enaprdff:dff\|int_q~_emulated\" and latch \"baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t3\|enaprdff:dff\|int_q~1\"" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639017311101 "|UART|baudrategenerator:Baud|clkDiv41:Divide41|enaprtff:t5|enaprdff:dff|int_q"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1639017311101 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "io_BUS\[0\]~synth " "Node \"io_BUS\[0\]~synth\"" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017311150 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io_BUS\[1\]~synth " "Node \"io_BUS\[1\]~synth\"" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017311150 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io_BUS\[2\]~synth " "Node \"io_BUS\[2\]~synth\"" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017311150 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io_BUS\[3\]~synth " "Node \"io_BUS\[3\]~synth\"" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017311150 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io_BUS\[4\]~synth " "Node \"io_BUS\[4\]~synth\"" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017311150 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io_BUS\[5\]~synth " "Node \"io_BUS\[5\]~synth\"" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017311150 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io_BUS\[6\]~synth " "Node \"io_BUS\[6\]~synth\"" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017311150 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io_BUS\[7\]~synth " "Node \"io_BUS\[7\]~synth\"" {  } { { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017311150 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1639017311150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1639017311297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639017311653 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017311653 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639017311690 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639017311690 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1639017311690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639017311690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639017311690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639017311718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 21:35:11 2021 " "Processing ended: Wed Dec 08 21:35:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639017311718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639017311718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639017311718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639017311718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639017312679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639017312680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 21:35:12 2021 " "Processing started: Wed Dec 08 21:35:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639017312680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639017312680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639017312680 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639017312750 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1639017312750 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1639017312750 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1639017312800 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639017312807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639017312850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639017312850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639017312850 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639017312942 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639017312950 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639017313335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639017313335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639017313335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639017313335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639017313335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639017313335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639017313335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639017313335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639017313335 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639017313335 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639017313337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639017313337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639017313337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639017313337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639017313337 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639017313337 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639017313338 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_TxD " "Pin o_TxD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_TxD } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_TxD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_IRQ " "Pin o_IRQ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_IRQ } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_IRQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_BUS\[0\] " "Pin io_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[0] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_BUS\[1\] " "Pin io_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[1] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_BUS\[2\] " "Pin io_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[2] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_BUS\[3\] " "Pin io_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[3] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_BUS\[4\] " "Pin io_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[4] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_BUS\[5\] " "Pin io_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[5] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_BUS\[6\] " "Pin io_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[6] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_BUS\[7\] " "Pin io_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[7] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_resetBar " "Pin i_resetBar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_resetBar } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_resetBar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_enable " "Pin i_enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_enable } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_r_wBar " "Pin i_r_wBar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_r_wBar } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_r_wBar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ADDR\[0\] " "Pin i_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ADDR[0] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ADDR\[1\] " "Pin i_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ADDR[1] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RxD " "Pin i_RxD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_RxD } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RxD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_clk " "Pin i_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_clk } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639017314405 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1639017314405 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1639017314616 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639017314616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639017314617 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SCSR\|bit7\|int_q~2\|combout " "Node \"SCSR\|bit7\|int_q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314618 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit7\|int_q~0\|datad " "Node \"SCSR\|bit7\|int_q~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314618 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit7\|int_q~0\|combout " "Node \"SCSR\|bit7\|int_q~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314618 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit7\|int_q~2\|dataa " "Node \"SCSR\|bit7\|int_q~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314618 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1639017314618 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCCR\|bit7\|int_q~0\|combout " "Node \"SCCR\|bit7\|int_q~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "SCCR\|bit7\|int_q~0\|datad " "Node \"SCCR\|bit7\|int_q~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1639017314619 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCCR\|bit6\|int_q~0\|combout " "Node \"SCCR\|bit6\|int_q~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "SCCR\|bit6\|int_q~0\|datad " "Node \"SCCR\|bit6\|int_q~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1639017314619 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCSR\|bit5\|int_qBar~0\|combout " "Node \"SCSR\|bit5\|int_qBar~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit5\|int_qBar~0\|datad " "Node \"SCSR\|bit5\|int_qBar~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1639017314619 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCSR\|bit4\|int_qBar~0\|combout " "Node \"SCSR\|bit4\|int_qBar~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit4\|int_qBar~0\|datad " "Node \"SCSR\|bit4\|int_qBar~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1639017314619 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCSR\|bit3\|int_qBar~0\|combout " "Node \"SCSR\|bit3\|int_qBar~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit3\|int_qBar~0\|datad " "Node \"SCSR\|bit3\|int_qBar~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1639017314619 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|int_resetBar\|combout " "Node \"Baud\|Divide41\|int_resetBar\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|t5\|dff\|int_q~0\|datac " "Node \"Baud\|Divide41\|t5\|dff\|int_q~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "Node \"Baud\|Divide41\|t5\|dff\|int_q~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|int_resetBar~1\|datac " "Node \"Baud\|Divide41\|int_resetBar~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|int_resetBar~1\|combout " "Node \"Baud\|Divide41\|int_resetBar~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|int_resetBar\|datab " "Node \"Baud\|Divide41\|int_resetBar\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|t3\|dff\|int_q~2\|datac " "Node \"Baud\|Divide41\|t3\|dff\|int_q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|t3\|dff\|int_q~2\|combout " "Node \"Baud\|Divide41\|t3\|dff\|int_q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|int_resetBar~1\|datad " "Node \"Baud\|Divide41\|int_resetBar~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314619 ""}  } { { "clkDiv41.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/clkDiv41.vhd" 13 -1 0 } } { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1639017314619 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCSR\|bit2\|int_qBar~0\|combout " "Node \"SCSR\|bit2\|int_qBar~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314620 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit2\|int_qBar~0\|datad " "Node \"SCSR\|bit2\|int_qBar~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017314620 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1639017314620 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " "Clock target baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q of clock baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1639017314620 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~0  from: datac  to: combout " "Cell: Baud\|BaudSel\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017314621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~1  from: datac  to: combout " "Cell: Baud\|BaudSel\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017314621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~3  from: datac  to: combout " "Cell: Baud\|BaudSel\|Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017314621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~4  from: datac  to: combout " "Cell: Baud\|BaudSel\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017314621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar\|dataa  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout " "From: Baud\|Divide41\|int_resetBar\|dataa  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017314621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar\|datad  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout " "From: Baud\|Divide41\|int_resetBar\|datad  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017314621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar~1\|dataa  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout " "From: Baud\|Divide41\|int_resetBar~1\|dataa  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017314621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|t3\|dff\|int_q~2\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|t3\|dff\|int_q~2\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017314621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|t5\|dff\|int_q~0\|datad  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout " "From: Baud\|Divide41\|t5\|dff\|int_q~0\|datad  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017314621 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639017314621 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639017314622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639017314629 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639017314630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baudrategenerator:Baud\|mux8to1:BaudSel\|Mux0  " "Automatically promoted node baudrategenerator:Baud\|mux8to1:BaudSel\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639017314648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrategenerator:Baud\|div8:Divide8\|enaprtff:t1\|enaprdff:dff\|int_q " "Destination node baudrategenerator:Baud\|div8:Divide8\|enaprtff:t1\|enaprdff:dff\|int_q" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baudrategenerator:Baud|div8:Divide8|enaprtff:t1|enaprdff:dff|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639017314648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrategenerator:Baud\|div8:Divide8\|enaprtff:t2\|enaprdff:dff\|int_q " "Destination node baudrategenerator:Baud\|div8:Divide8\|enaprtff:t2\|enaprdff:dff\|int_q" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baudrategenerator:Baud|div8:Divide8|enaprtff:t2|enaprdff:dff|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639017314648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTrx:Rx\|RxFSM:fsm\|enaprtff:t3\|enaprdff:dff\|int_q " "Destination node UARTrx:Rx\|RxFSM:fsm\|enaprtff:t3\|enaprdff:dff\|int_q" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UARTrx:Rx|RxFSM:fsm|enaprtff:t3|enaprdff:dff|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639017314648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTrx:Rx\|RxFSM:fsm\|enaprtff:t2\|enaprdff:dff\|int_q " "Destination node UARTrx:Rx\|RxFSM:fsm\|enaprtff:t2\|enaprdff:dff\|int_q" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UARTrx:Rx|RxFSM:fsm|enaprtff:t2|enaprdff:dff|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639017314648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTrx:Rx\|RxFSM:fsm\|enaprtff:t1\|enaprdff:dff\|int_q " "Destination node UARTrx:Rx\|RxFSM:fsm\|enaprtff:t1\|enaprdff:dff\|int_q" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UARTrx:Rx|RxFSM:fsm|enaprtff:t1|enaprdff:dff|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639017314648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTrx:Rx\|RxFSM:fsm\|enaprtff:t0\|enaprdff:dff\|int_q " "Destination node UARTrx:Rx\|RxFSM:fsm\|enaprtff:t0\|enaprdff:dff\|int_q" {  } { { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UARTrx:Rx|RxFSM:fsm|enaprtff:t0|enaprdff:dff|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639017314648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTrx:Rx\|RxFSM:fsm\|o_full " "Destination node UARTrx:Rx\|RxFSM:fsm\|o_full" {  } { { "RxFSM.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/RxFSM.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UARTrx:Rx|RxFSM:fsm|o_full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639017314648 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639017314648 ""}  } { { "Mux8to1.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/Mux8to1.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baudrategenerator:Baud|mux8to1:BaudSel|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639017314648 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baudrategenerator:Baud\|div8:Divide8\|o_clk  " "Automatically promoted node baudrategenerator:Baud\|div8:Divide8\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639017314648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asyncReg8b:SCSR\|enadLatch:bit7\|int_q~0 " "Destination node asyncReg8b:SCSR\|enadLatch:bit7\|int_q~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { asyncReg8b:SCSR|enadLatch:bit7|int_q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639017314648 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639017314648 ""}  } { { "div8.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/div8.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baudrategenerator:Baud|div8:Divide8|o_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639017314648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639017314938 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639017314939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639017314939 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639017314940 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639017314940 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639017314941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639017314941 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639017314941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639017315269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1639017315269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639017315269 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 7 2 8 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 7 input, 2 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1639017315271 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1639017315271 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639017315271 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639017315272 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639017315272 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639017315272 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639017315272 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639017315272 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639017315272 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639017315272 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639017315272 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1639017315272 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639017315272 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639017315288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639017319673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639017319939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639017319947 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639017323223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639017323223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639017323557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X58_Y61 X68_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73" {  } { { "loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} 58 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1639017326744 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639017326744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639017328941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1639017328942 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639017328942 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.81 " "Total time spent on timing analysis during the Fitter is 1.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1639017328968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639017329026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639017329304 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639017329348 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639017329593 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639017330079 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_BUS\[0\] a permanently enabled " "Pin io_BUS\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[0] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1639017330878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_BUS\[1\] a permanently enabled " "Pin io_BUS\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[1] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1639017330878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_BUS\[2\] a permanently enabled " "Pin io_BUS\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[2] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1639017330878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_BUS\[3\] a permanently enabled " "Pin io_BUS\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[3] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1639017330878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_BUS\[4\] a permanently enabled " "Pin io_BUS\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[4] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1639017330878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_BUS\[5\] a permanently enabled " "Pin io_BUS\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[5] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1639017330878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_BUS\[6\] a permanently enabled " "Pin io_BUS\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[6] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1639017330878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_BUS\[7\] a permanently enabled " "Pin io_BUS\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_BUS[7] } } } { "UART.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/UART.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/abila/OneDrive/Documents/CEG3155/project/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1639017330878 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639017330878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abila/OneDrive/Documents/CEG3155/project/output_files/final_project.fit.smsg " "Generated suppressed messages file C:/Users/abila/OneDrive/Documents/CEG3155/project/output_files/final_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639017330989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5066 " "Peak virtual memory: 5066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639017331262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 21:35:31 2021 " "Processing ended: Wed Dec 08 21:35:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639017331262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639017331262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639017331262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639017331262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639017332070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639017332071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 21:35:31 2021 " "Processing started: Wed Dec 08 21:35:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639017332071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639017332071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639017332071 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639017334783 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639017334868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639017335706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 21:35:35 2021 " "Processing ended: Wed Dec 08 21:35:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639017335706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639017335706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639017335706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639017335706 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639017336281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639017336651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639017336652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 21:35:36 2021 " "Processing started: Wed Dec 08 21:35:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639017336652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639017336652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project -c final_project " "Command: quartus_sta final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639017336652 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1639017336723 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639017336842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1639017336842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1639017336888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1639017336888 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1639017337055 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1639017337115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1639017337115 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " "create_clock -period 1.000 -name asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_resetBar i_resetBar " "create_clock -period 1.000 -name i_resetBar i_resetBar" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_ADDR\[1\] i_ADDR\[1\] " "create_clock -period 1.000 -name i_ADDR\[1\] i_ADDR\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " "create_clock -period 1.000 -name baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337117 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SCSR\|bit7\|int_q~2\|combout " "Node \"SCSR\|bit7\|int_q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit7\|int_q~0\|dataa " "Node \"SCSR\|bit7\|int_q~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit7\|int_q~0\|combout " "Node \"SCSR\|bit7\|int_q~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit7\|int_q~2\|datab " "Node \"SCSR\|bit7\|int_q~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1639017337118 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCCR\|bit7\|int_q~0\|combout " "Node \"SCCR\|bit7\|int_q~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""} { "Warning" "WSTA_SCC_NODE" "SCCR\|bit7\|int_q~0\|datad " "Node \"SCCR\|bit7\|int_q~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1639017337118 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCCR\|bit6\|int_q~0\|combout " "Node \"SCCR\|bit6\|int_q~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""} { "Warning" "WSTA_SCC_NODE" "SCCR\|bit6\|int_q~0\|datad " "Node \"SCCR\|bit6\|int_q~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1639017337118 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCSR\|bit5\|int_qBar~0\|combout " "Node \"SCSR\|bit5\|int_qBar~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit5\|int_qBar~0\|datad " "Node \"SCSR\|bit5\|int_qBar~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1639017337118 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCSR\|bit4\|int_qBar~0\|combout " "Node \"SCSR\|bit4\|int_qBar~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit4\|int_qBar~0\|datad " "Node \"SCSR\|bit4\|int_qBar~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1639017337118 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCSR\|bit3\|int_qBar~0\|combout " "Node \"SCSR\|bit3\|int_qBar~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit3\|int_qBar~0\|datab " "Node \"SCSR\|bit3\|int_qBar~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337118 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1639017337118 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SCSR\|bit2\|int_qBar~0\|combout " "Node \"SCSR\|bit2\|int_qBar~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""} { "Warning" "WSTA_SCC_NODE" "SCSR\|bit2\|int_qBar~0\|datab " "Node \"SCSR\|bit2\|int_qBar~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1639017337119 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|int_resetBar\|combout " "Node \"Baud\|Divide41\|int_resetBar\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|t3\|dff\|int_q~2\|dataa " "Node \"Baud\|Divide41\|t3\|dff\|int_q~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|t3\|dff\|int_q~2\|combout " "Node \"Baud\|Divide41\|t3\|dff\|int_q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|int_resetBar~1\|dataa " "Node \"Baud\|Divide41\|int_resetBar~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|int_resetBar~1\|combout " "Node \"Baud\|Divide41\|int_resetBar~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|int_resetBar\|datab " "Node \"Baud\|Divide41\|int_resetBar\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|t5\|dff\|int_q~0\|datab " "Node \"Baud\|Divide41\|t5\|dff\|int_q~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "Node \"Baud\|Divide41\|t5\|dff\|int_q~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""} { "Warning" "WSTA_SCC_NODE" "Baud\|Divide41\|int_resetBar~1\|datad " "Node \"Baud\|Divide41\|int_resetBar~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639017337119 ""}  } { { "clkDiv41.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/clkDiv41.vhd" 13 -1 0 } } { "enaprdff.vhd" "" { Text "C:/Users/abila/OneDrive/Documents/CEG3155/project/enaprdff.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1639017337119 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " "Clock target baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q of clock baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1639017337435 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~0  from: datac  to: combout " "Cell: Baud\|BaudSel\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~1  from: datac  to: combout " "Cell: Baud\|BaudSel\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~3  from: dataa  to: combout " "Cell: Baud\|BaudSel\|Mux0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~4  from: datad  to: combout " "Cell: Baud\|BaudSel\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|int_resetBar\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|int_resetBar\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar~1\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|int_resetBar~1\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|t3\|dff\|int_q~2\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|t3\|dff\|int_q~2\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|t5\|dff\|int_q~0\|dataa  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout " "From: Baud\|Divide41\|t5\|dff\|int_q~0\|dataa  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337437 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639017337437 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1639017337438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337448 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1639017337450 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1639017337457 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1639017337533 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639017337533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.791 " "Worst-case setup slack is -7.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.791       -22.497 i_ADDR\[1\]  " "   -7.791       -22.497 i_ADDR\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.059        -8.225 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -7.059        -8.225 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.845        -7.842 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -6.845        -7.842 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.853      -114.567 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -5.853      -114.567 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.422      -102.821 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -5.422      -102.821 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.757       -87.184 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -4.757       -87.184 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.505       -80.867 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -4.505       -80.867 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.369       -77.467 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -4.369       -77.467 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.336       -76.642 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -4.336       -76.642 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.264       -74.979 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -4.264       -74.979 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.217       -73.667 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -4.217       -73.667 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.745       -13.670 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -3.745       -13.670 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.504        -1.504 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.504        -1.504 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.992        -1.057 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -0.992        -1.057 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104        -0.104 i_resetBar  " "   -0.104        -0.104 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042         0.000 i_clk  " "    0.042         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017337535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.797 " "Worst-case hold slack is -4.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.797       -11.147 i_resetBar  " "   -4.797       -11.147 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.737       -62.455 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -3.737       -62.455 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.669        -7.468 i_clk  " "   -3.669        -7.468 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.629       -67.663 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -3.629       -67.663 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.212       -56.406 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -3.212       -56.406 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.163       -55.127 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -3.163       -55.127 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.900       -48.034 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -2.900       -48.034 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.816       -45.675 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -2.816       -45.675 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403       -34.505 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -2.403       -34.505 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358        -3.368 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -2.358        -3.368 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333        -3.318 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -2.333        -3.318 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.291        -2.291 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -2.291        -2.291 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.070       -22.403 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -2.070       -22.403 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.783        -2.218 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.783        -2.218 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301        -2.527 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.301        -2.527 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814        -0.814 i_ADDR\[1\]  " "   -0.814        -0.814 i_ADDR\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017337552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.862 " "Worst-case recovery slack is -7.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.862       -24.621 i_resetBar  " "   -7.862       -24.621 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.360       -12.584 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -7.360       -12.584 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.102       -12.854 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -7.102       -12.854 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.929       -12.129 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -6.929       -12.129 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.928        -6.928 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -6.928        -6.928 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.384        -8.787 i_clk  " "   -5.384        -8.787 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.666        -7.926 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -2.666        -7.926 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.235        -9.297 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -2.235        -9.297 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570        -5.391 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.570        -5.391 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318        -4.813 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -1.318        -4.813 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.182        -4.133 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -1.182        -4.133 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.161        -5.668 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.161        -5.668 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149        -4.227 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.149        -4.227 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077        -4.129 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -1.077        -4.129 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030        -3.888 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.030        -3.888 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017337566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.066 " "Worst-case removal slack is -5.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.066       -82.162 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -5.066       -82.162 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.938       -78.687 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -4.938       -78.687 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.836        -8.994 i_resetBar  " "   -4.836        -8.994 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.521       -67.417 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -4.521       -67.417 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472       -66.151 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -4.472       -66.151 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.209       -59.040 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -4.209       -59.040 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.125       -56.699 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -4.125       -56.699 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.739        -7.341 i_clk  " "   -3.739        -7.341 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.712       -45.529 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -3.712       -45.529 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.328       -32.746 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -3.328       -32.746 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.437        -3.692 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -2.437        -3.692 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.412        -3.642 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -2.412        -3.642 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.370        -2.370 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -2.370        -2.370 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.862        -2.542 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.862        -2.542 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.622        -7.933 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.622        -7.933 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017337578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.124 " "Worst-case minimum pulse width slack is -3.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.124       -58.682 i_resetBar  " "   -3.124       -58.682 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -8.201 i_clk  " "   -3.000        -8.201 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 i_ADDR\[1\]  " "   -3.000        -3.000 i_ADDR\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.370      -300.441 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -2.370      -300.441 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285      -140.858 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.285      -140.858 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -86.873 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.285       -86.873 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -83.612 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -1.285       -83.612 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -78.815 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.285       -78.815 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -78.272 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -1.285       -78.272 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -76.095 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -1.285       -76.095 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -35.980 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -1.285       -35.980 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -20.560 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.285       -20.560 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -10.589 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.285       -10.589 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -8.645 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.285        -8.645 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -8.089 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.285        -8.089 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.556 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.285        -7.556 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017337581 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1639017338554 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1639017338572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1639017338940 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " "Clock target baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q of clock baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1639017338972 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~0  from: datac  to: combout " "Cell: Baud\|BaudSel\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017338973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~1  from: datac  to: combout " "Cell: Baud\|BaudSel\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017338973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~3  from: dataa  to: combout " "Cell: Baud\|BaudSel\|Mux0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017338973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~4  from: datad  to: combout " "Cell: Baud\|BaudSel\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017338973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|int_resetBar\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017338973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|int_resetBar\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017338973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar~1\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|int_resetBar~1\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017338973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|t3\|dff\|int_q~2\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|t3\|dff\|int_q~2\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017338973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|t5\|dff\|int_q~0\|dataa  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout " "From: Baud\|Divide41\|t5\|dff\|int_q~0\|dataa  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017338973 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639017338973 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1639017338985 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1639017339027 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639017339027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.055 " "Worst-case setup slack is -7.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.055       -20.346 i_ADDR\[1\]  " "   -7.055       -20.346 i_ADDR\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.419        -7.521 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -6.419        -7.521 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.186        -7.129 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -6.186        -7.129 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.279      -104.121 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -5.279      -104.121 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.839       -92.190 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -4.839       -92.190 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.234       -77.996 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -4.234       -77.996 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.961       -71.171 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -3.961       -71.171 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.827       -67.821 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -3.827       -67.821 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.819       -67.621 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -3.819       -67.621 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.759       -66.207 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -3.759       -66.207 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.703       -64.721 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -3.703       -64.721 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.359       -10.983 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -3.359       -10.983 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389        -1.389 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.389        -1.389 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.943        -0.943 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -0.943        -0.943 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007         0.000 i_resetBar  " "    0.007         0.000 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104         0.000 i_clk  " "    0.104         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017339043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.536 " "Worst-case hold slack is -4.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.536       -10.399 i_resetBar  " "   -4.536       -10.399 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.425       -56.804 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -3.425       -56.804 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.404        -6.863 i_clk  " "   -3.404        -6.863 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.340       -62.490 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -3.340       -62.490 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.947       -51.896 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -2.947       -51.896 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.890       -50.424 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -2.890       -50.424 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.647       -43.857 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -2.647       -43.857 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.608       -42.671 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -2.608       -42.671 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.245        -3.217 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -2.245        -3.217 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.227       -32.380 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -2.227       -32.380 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.222        -3.171 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -2.222        -3.171 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173        -2.173 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -2.173        -2.173 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.803       -19.605 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -1.803       -19.605 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.698        -2.144 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.698        -2.144 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.167        -2.257 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.167        -2.257 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759        -0.759 i_ADDR\[1\]  " "   -0.759        -0.759 i_ADDR\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017339075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.029 " "Worst-case recovery slack is -7.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.029       -22.038 i_resetBar  " "   -7.029       -22.038 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.689       -11.388 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -6.689       -11.388 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.459       -11.662 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -6.459       -11.662 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.275        -6.275 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -6.275        -6.275 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.254       -10.932 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -6.254       -10.932 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.821        -7.864 i_clk  " "   -4.821        -7.864 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.488        -7.378 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -2.488        -7.378 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.048        -7.042 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -2.048        -7.042 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.443        -4.961 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.443        -4.961 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170        -4.313 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -1.170        -4.313 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036        -3.654 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -1.036        -3.654 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.028        -3.801 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.028        -3.801 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968        -3.745 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -0.968        -3.745 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945        -3.780 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -0.945        -3.780 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912        -3.474 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -0.912        -3.474 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017339101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.574 " "Worst-case removal slack is -4.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.574       -74.568 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -4.574       -74.568 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.530        -8.406 i_resetBar  " "   -4.530        -8.406 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.469       -71.694 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -4.469       -71.694 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.076       -61.095 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -4.076       -61.095 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.019       -59.628 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -4.019       -59.628 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.776       -53.060 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -3.776       -53.060 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.737       -51.875 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -3.737       -51.875 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.489        -6.847 i_clk  " "   -3.489        -6.847 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.356       -41.584 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -3.356       -41.584 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.984       -30.341 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -2.984       -30.341 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279        -3.469 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -2.279        -3.469 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.256        -3.423 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -2.256        -3.423 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.207        -2.207 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -2.207        -2.207 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.732        -2.375 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.732        -2.375 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428        -7.123 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.428        -7.123 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017339126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.954 i_resetBar  " "   -3.000       -52.954 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -8.258 i_clk  " "   -3.000        -8.258 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 i_ADDR\[1\]  " "   -3.000        -3.000 i_ADDR\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.183      -272.489 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -2.183      -272.489 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285      -128.066 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.285      -128.066 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -78.687 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.285       -78.687 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -75.898 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -1.285       -75.898 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -70.774 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.285       -70.774 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -69.964 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -1.285       -69.964 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -67.920 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -1.285       -67.920 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -35.980 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -1.285       -35.980 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -20.560 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.285       -20.560 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -9.863 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.285        -9.863 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -8.120 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.285        -8.120 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.512 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.285        -7.512 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.112 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.285        -7.112 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017339142 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1639017341110 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " "Clock target baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q of clock baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1639017341218 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~0  from: datac  to: combout " "Cell: Baud\|BaudSel\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~1  from: datac  to: combout " "Cell: Baud\|BaudSel\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~3  from: dataa  to: combout " "Cell: Baud\|BaudSel\|Mux0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Baud\|BaudSel\|Mux0~4  from: datad  to: combout " "Cell: Baud\|BaudSel\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|int_resetBar\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|int_resetBar\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|int_resetBar~1\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|int_resetBar~1\|datac  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|t3\|dff\|int_q~2\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout " "From: Baud\|Divide41\|t3\|dff\|int_q~2\|datad  to: Baud\|Divide41\|t5\|dff\|int_q~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Baud\|Divide41\|t5\|dff\|int_q~0\|dataa  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout " "From: Baud\|Divide41\|t5\|dff\|int_q~0\|dataa  to: Baud\|Divide41\|t3\|dff\|int_q~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341219 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639017341219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341230 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1639017341246 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639017341246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.635 " "Worst-case setup slack is -3.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.635        -3.890 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -3.635        -3.890 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.493        -3.662 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -3.493        -3.662 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.222        -9.222 i_ADDR\[1\]  " "   -3.222        -9.222 i_ADDR\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.646       -49.868 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -2.646       -49.868 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.195       -37.982 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -2.195       -37.982 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.855       -30.093 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.855       -30.093 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.791       -28.493 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -1.791       -28.493 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.735       -27.093 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -1.735       -27.093 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702       -26.268 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.702       -26.268 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661       -25.243 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -1.661       -25.243 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.650       -24.968 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.650       -24.968 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.114        -2.205 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.114        -2.205 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442        -0.442 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -0.442        -0.442 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214        -0.214 i_resetBar  " "   -0.214        -0.214 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168        -0.168 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -0.168        -0.168 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119        -0.119 i_clk  " "   -0.119        -0.119 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017341274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.658 " "Worst-case hold slack is -2.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658        -5.662 i_resetBar  " "   -2.658        -5.662 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.061        -4.338 i_clk  " "   -2.061        -4.338 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.934       -31.191 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.934       -31.191 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.867       -34.471 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.867       -34.471 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674       -29.277 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.674       -29.277 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662       -28.903 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -1.662       -28.903 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550       -25.946 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -1.550       -25.946 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.450       -23.215 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.450       -23.215 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264       -18.172 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -1.264       -18.172 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248       -12.734 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -1.248       -12.734 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.014        -1.424 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.014        -1.424 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003        -1.402 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.003        -1.402 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.985        -0.985 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -0.985        -0.985 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802        -1.578 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -0.802        -1.578 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790        -0.790 i_ADDR\[1\]  " "   -0.790        -0.790 i_ADDR\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756        -0.908 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -0.756        -0.908 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017341317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.808 " "Worst-case recovery slack is -3.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.808        -6.652 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -3.808        -6.652 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.686        -6.767 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -3.686        -6.767 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.594        -6.428 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -3.594        -6.428 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.593        -3.593 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -3.593        -3.593 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.400       -10.989 i_resetBar  " "   -3.400       -10.989 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.818        -4.114 i_clk  " "   -2.818        -4.114 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854        -2.784 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -0.854        -2.784 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403        -5.697 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -0.403        -5.697 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288        -2.592 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -0.288        -2.592 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168        -0.168 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -0.168        -0.168 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149        -0.149 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -0.149        -0.149 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143        -0.143 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -0.143        -0.143 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131        -0.131 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -0.131        -0.131 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069        -0.204 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -0.069        -0.204 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016        -0.016 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -0.016        -0.016 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017341356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.555 " "Worst-case removal slack is -2.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.555       -39.922 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -2.555       -39.922 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.488       -38.233 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -2.488       -38.233 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.304        -4.251 i_resetBar  " "   -2.304        -4.251 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.295       -32.994 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -2.295       -32.994 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283       -32.673 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -2.283       -32.673 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.171       -29.638 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -2.171       -29.638 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071       -26.987 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -2.071       -26.987 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885       -21.944 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -1.885       -21.944 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.737        -3.821 i_clk  " "   -1.737        -3.821 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.410        -8.882 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -1.410        -8.882 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100        -1.650 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.100        -1.650 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089        -1.628 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.089        -1.628 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071        -1.071 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.071        -1.071 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924        -5.154 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -0.924        -5.154 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842        -1.134 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -0.842        -1.134 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017341393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -26.682 i_resetBar  " "   -3.000       -26.682 i_resetBar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.488 i_clk  " "   -3.000        -7.488 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 i_ADDR\[1\]  " "   -3.000        -3.000 i_ADDR\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -129.445 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.000      -129.445 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -54.467 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.000       -54.467 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.798 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.000       -32.798 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.539 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1  " "   -1.000       -32.539 asyncReg8b:SCCR\|enadLatch:bit0\|int_q~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.366 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q  " "   -1.000       -32.366 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t5\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.256 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.000       -32.256 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -31.687 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q  " "   -1.000       -31.687 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t3\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -28.000 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q  " "   -1.000       -28.000 baudrategenerator:Baud\|div256async:Divide256\|enaprtff:t6\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -16.000 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.000       -16.000 baudrategenerator:Baud\|div8:Divide8\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -5.231 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q  " "   -1.000        -5.231 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t1\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.491 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q  " "   -1.000        -4.491 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t2\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.202 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q  " "   -1.000        -4.202 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t0\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.759 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q  " "   -1.000        -3.759 baudrategenerator:Baud\|clkDiv41:Divide41\|enaprtff:t4\|enaprdff:dff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639017341425 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1639017344986 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1639017344987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639017345426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 21:35:45 2021 " "Processing ended: Wed Dec 08 21:35:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639017345426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639017345426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639017345426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639017345426 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639017346437 ""}
