// Seed: 3578933214
module module_0 (
    input wor id_0,
    input wor id_1#(.id_17(1)),
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    input tri id_9,
    input wand id_10
    , id_18,
    input wire id_11,
    input wor id_12,
    output supply0 id_13,
    output supply1 id_14,
    input wand id_15
);
  assign id_14 = 1;
  assign id_13 = -1;
endmodule
program module_1 (
    input wire id_0,
    output wor id_1,
    input wand id_2,
    output logic id_3,
    input wire id_4,
    input tri0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input wand id_9,
    input tri id_10,
    input tri1 id_11
);
  always forever id_3 <= -1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5,
      id_0,
      id_5,
      id_5,
      id_9,
      id_11,
      id_0,
      id_0,
      id_10,
      id_5,
      id_7,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endprogram
