D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\syn_nfilter.exe  -link  -top  MPFS_ICICLE_KIT_BASE_DESIGN  -multisrs  E:\MPFS_Projects\Dilithium_HW\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_comp.srs  -osyn  E:\MPFS_Projects\Dilithium_HW\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_mult.srs  -log  E:\MPFS_Projects\Dilithium_HW\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_multi_srs_gen.srr 
relcom:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\syn_nfilter.exe -link -top MPFS_ICICLE_KIT_BASE_DESIGN -multisrs ..\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_comp.srs -osyn ..\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_mult.srs -log ..\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_multi_srs_gen.srr
rc:0 success:1 runtime:1
file:..\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_comp.srs|io:i|time:1704531557|size:730732|exec:0|csum:FFEAC93ED6030C50F63DC5EBFE66D271
file:..\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_mult.srs|io:o|time:1704531560|size:20066|exec:0|csum:
file:..\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_multi_srs_gen.srr|io:o|time:1704531560|size:3685|exec:0|csum:
file:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\syn_nfilter.exe|io:i|time:1655988517|size:8737280|exec:1|csum:90AAFAB6F06AE2C85D8574E6DB8CBB07
