# compile verilog/system verilog design source files
sv xil_defaultlib  -i "C:/Users/koishi/AppData/Roaming/Xilinx/Vivado/rtl" --include "../../../../../rtl" \
"../../../../../rtl/mem/dualport_bram.sv" \
"../../../../../tb/mem_concurrency_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
