{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665581888286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665581888286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 22:38:08 2022 " "Processing started: Wed Oct 12 22:38:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665581888286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665581888286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_de2 -c top_de2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665581888286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1665581890302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/videoproccore.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/videoproccore.v" { { "Info" "ISGN_ENTITY_NAME" "1 VideoProcCore " "Found entity 1: VideoProcCore" {  } { { "../src/VideoProcCore.v" "" { Text "C:/JBL/DE2_VGA/src/VideoProcCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/videoproc.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/videoproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 VideoProc " "Found entity 1: VideoProc" {  } { { "../src/VideoProc.v" "" { Text "C:/JBL/DE2_VGA/src/VideoProc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CTRL " "Found entity 1: VGA_CTRL" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../src/SRAM.v" "" { Text "C:/JBL/DE2_VGA/src/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/linein_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/linein_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 LINEIN_CTRL " "Found entity 1: LINEIN_CTRL" {  } { { "../src/LINEIN_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/LINEIN_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/cam_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/cam_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAM_CTRL " "Found entity 1: CAM_CTRL" {  } { { "../src/CAM_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/CAM_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../src/VGA.v" "" { Text "C:/JBL/DE2_VGA/src/VGA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Found entity 1: nios2" {  } { { "nios2/synthesis/nios2.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_irq_mapper " "Found entity 1: nios2_irq_mapper" {  } { { "nios2/synthesis/submodules/nios2_irq_mapper.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890771 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_rsp_xbar_mux_001 " "Found entity 1: nios2_rsp_xbar_mux_001" {  } { { "nios2/synthesis/submodules/nios2_rsp_xbar_mux_001.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_rsp_xbar_mux " "Found entity 1: nios2_rsp_xbar_mux" {  } { { "nios2/synthesis/submodules/nios2_rsp_xbar_mux.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_rsp_xbar_demux_003 " "Found entity 1: nios2_rsp_xbar_demux_003" {  } { { "nios2/synthesis/submodules/nios2_rsp_xbar_demux_003.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_rsp_xbar_demux " "Found entity 1: nios2_rsp_xbar_demux" {  } { { "nios2/synthesis/submodules/nios2_rsp_xbar_demux.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cmd_xbar_mux " "Found entity 1: nios2_cmd_xbar_mux" {  } { { "nios2/synthesis/submodules/nios2_cmd_xbar_mux.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cmd_xbar_demux_001 " "Found entity 1: nios2_cmd_xbar_demux_001" {  } { { "nios2/synthesis/submodules/nios2_cmd_xbar_demux_001.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cmd_xbar_demux " "Found entity 1: nios2_cmd_xbar_demux" {  } { { "nios2/synthesis/submodules/nios2_cmd_xbar_demux.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890880 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890880 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890880 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890880 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890880 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890880 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_id_router_003.sv(48) " "Verilog HDL Declaration information at nios2_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_id_router_003.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665581890896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_id_router_003.sv(49) " "Verilog HDL Declaration information at nios2_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_id_router_003.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665581890896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_id_router_003_default_decode " "Found entity 1: nios2_id_router_003_default_decode" {  } { { "nios2/synthesis/submodules/nios2_id_router_003.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890896 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_id_router_003 " "Found entity 2: nios2_id_router_003" {  } { { "nios2/synthesis/submodules/nios2_id_router_003.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_id_router_002.sv(48) " "Verilog HDL Declaration information at nios2_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_id_router_002.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665581890896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_id_router_002.sv(49) " "Verilog HDL Declaration information at nios2_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_id_router_002.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665581890896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_id_router_002_default_decode " "Found entity 1: nios2_id_router_002_default_decode" {  } { { "nios2/synthesis/submodules/nios2_id_router_002.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890896 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_id_router_002 " "Found entity 2: nios2_id_router_002" {  } { { "nios2/synthesis/submodules/nios2_id_router_002.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_id_router.sv(48) " "Verilog HDL Declaration information at nios2_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_id_router.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665581890911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_id_router.sv(49) " "Verilog HDL Declaration information at nios2_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_id_router.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665581890911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_id_router_default_decode " "Found entity 1: nios2_id_router_default_decode" {  } { { "nios2/synthesis/submodules/nios2_id_router.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890911 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_id_router " "Found entity 2: nios2_id_router" {  } { { "nios2/synthesis/submodules/nios2_id_router.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios2_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_addr_router_001.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665581890927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios2_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_addr_router_001.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665581890927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_addr_router_001_default_decode " "Found entity 1: nios2_addr_router_001_default_decode" {  } { { "nios2/synthesis/submodules/nios2_addr_router_001.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890927 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_addr_router_001 " "Found entity 2: nios2_addr_router_001" {  } { { "nios2/synthesis/submodules/nios2_addr_router_001.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_addr_router.sv(48) " "Verilog HDL Declaration information at nios2_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_addr_router.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665581890943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_addr_router.sv(49) " "Verilog HDL Declaration information at nios2_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_addr_router.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665581890943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_addr_router_default_decode " "Found entity 1: nios2_addr_router_default_decode" {  } { { "nios2/synthesis/submodules/nios2_addr_router.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890943 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_addr_router " "Found entity 2: nios2_addr_router" {  } { { "nios2/synthesis/submodules/nios2_addr_router.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581890989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581890989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_tristate_conduit_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_tristate_conduit_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_tristate_conduit_bridge_0 " "Found entity 1: nios2_tristate_conduit_bridge_0" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_bridge_0.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_tristate_conduit_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_tristate_conduit_pin_sharer_0 " "Found entity 1: nios2_tristate_conduit_pin_sharer_0" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891021 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_tristate_conduit_pin_sharer_0_arbiter " "Found entity 1: nios2_tristate_conduit_pin_sharer_0_arbiter" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_arbiter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_tristate_conduit_pin_sharer_0_pin_sharer " "Found entity 1: nios2_tristate_conduit_pin_sharer_0_pin_sharer" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_pin_sharer.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_ext_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_ext_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ext_flash " "Found entity 1: nios2_ext_flash" {  } { { "nios2/synthesis/submodules/nios2_ext_flash.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_ext_flash.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "nios2/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "nios2/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2/synthesis/submodules/nios2_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_uart_0_tx " "Found entity 1: nios2_uart_0_tx" {  } { { "nios2/synthesis/submodules/nios2_uart_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891068 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_uart_0_rx_stimulus_source " "Found entity 2: nios2_uart_0_rx_stimulus_source" {  } { { "nios2/synthesis/submodules/nios2_uart_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891068 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_uart_0_rx " "Found entity 3: nios2_uart_0_rx" {  } { { "nios2/synthesis/submodules/nios2_uart_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891068 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_uart_0_regs " "Found entity 4: nios2_uart_0_regs" {  } { { "nios2/synthesis/submodules/nios2_uart_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891068 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_uart_0 " "Found entity 5: nios2_uart_0" {  } { { "nios2/synthesis/submodules/nios2_uart_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_lcd_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_lcd_0 " "Found entity 1: nios2_lcd_0" {  } { { "nios2/synthesis/submodules/nios2_lcd_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_lcd_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_push.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_PUSH " "Found entity 1: nios2_PUSH" {  } { { "nios2/synthesis/submodules/nios2_PUSH.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_PUSH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_HEX0 " "Found entity 1: nios2_HEX0" {  } { { "nios2/synthesis/submodules/nios2_HEX0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_period0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_period0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_PERIOD0 " "Found entity 1: nios2_PERIOD0" {  } { { "nios2/synthesis/submodules/nios2_PERIOD0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_PERIOD0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_onchip_memory2_0 " "Found entity 1: nios2_onchip_memory2_0" {  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios2_nios2_qsys_0_register_bank_a_module" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios2_nios2_qsys_0_register_bank_b_module" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios2_nios2_qsys_0_nios2_oci_debug" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios2_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios2_nios2_qsys_0_nios2_ocimem" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios2_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios2_nios2_qsys_0_nios2_oci_break" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios2_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios2_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios2_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios2_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios2_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: nios2_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: nios2_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: nios2_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios2_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios2_nios2_qsys_0_nios2_oci_pib" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios2_nios2_qsys_0_nios2_oci_im" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios2_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_nios2_qsys_0_nios2_oci " "Found entity 20: nios2_nios2_qsys_0_nios2_oci" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_nios2_qsys_0 " "Found entity 21: nios2_nios2_qsys_0" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios2_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios2_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios2_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_oci_test_bench " "Found entity 1: nios2_nios2_qsys_0_oci_test_bench" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_test_bench " "Found entity 1: nios2_nios2_qsys_0_test_bench" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_test_bench.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891130 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_de2.v(429) " "Verilog HDL Module Instantiation warning at top_de2.v(429): ignored dangling comma in List of Port Connections" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 429 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1665581891130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/top_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/top_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_de2 " "Found entity 1: top_de2" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/toggle0.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/toggle0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle0 " "Found entity 1: toggle0" {  } { { "../src/toggle0.v" "" { Text "C:/JBL/DE2_VGA/src/toggle0.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/pwmctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/pwmctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PwmCtrl " "Found entity 1: PwmCtrl" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581891161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581891161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/led_test00.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /jbl/de2_vga/src/led_test00.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_user_logic-behavior " "Found design unit 1: lcd_user_logic-behavior" {  } { { "../src/led_test00.vhd" "" { Text "C:/JBL/DE2_VGA/src/led_test00.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581892021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lcd_controller-controller " "Found design unit 2: lcd_controller-controller" {  } { { "../src/led_test00.vhd" "" { Text "C:/JBL/DE2_VGA/src/led_test00.vhd" 171 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581892021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lcd_test00-lcd_test00 " "Found design unit 3: lcd_test00-lcd_test00" {  } { { "../src/led_test00.vhd" "" { Text "C:/JBL/DE2_VGA/src/led_test00.vhd" 344 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581892021 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_user_logic " "Found entity 1: lcd_user_logic" {  } { { "../src/led_test00.vhd" "" { Text "C:/JBL/DE2_VGA/src/led_test00.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581892021 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_controller " "Found entity 2: lcd_controller" {  } { { "../src/led_test00.vhd" "" { Text "C:/JBL/DE2_VGA/src/led_test00.vhd" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581892021 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcd_test00 " "Found entity 3: lcd_test00" {  } { { "../src/led_test00.vhd" "" { Text "C:/JBL/DE2_VGA/src/led_test00.vhd" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581892021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581892021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "etc_de2.v(157) " "Verilog HDL warning at etc_de2.v(157): extended using \"x\" or \"z\"" {  } { { "../src/etc_de2.v" "" { Text "C:/JBL/DE2_VGA/src/etc_de2.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665581892021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "etc_de2.v(168) " "Verilog HDL warning at etc_de2.v(168): extended using \"x\" or \"z\"" {  } { { "../src/etc_de2.v" "" { Text "C:/JBL/DE2_VGA/src/etc_de2.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665581892021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "etc_de2.v(174) " "Verilog HDL warning at etc_de2.v(174): extended using \"x\" or \"z\"" {  } { { "../src/etc_de2.v" "" { Text "C:/JBL/DE2_VGA/src/etc_de2.v" 174 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665581892021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "etc_de2.v(181) " "Verilog HDL warning at etc_de2.v(181): extended using \"x\" or \"z\"" {  } { { "../src/etc_de2.v" "" { Text "C:/JBL/DE2_VGA/src/etc_de2.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665581892021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "etc_de2.v(233) " "Verilog HDL warning at etc_de2.v(233): extended using \"x\" or \"z\"" {  } { { "../src/etc_de2.v" "" { Text "C:/JBL/DE2_VGA/src/etc_de2.v" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665581892021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/etc_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/etc_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 etc_de2 " "Found entity 1: etc_de2" {  } { { "../src/etc_de2.v" "" { Text "C:/JBL/DE2_VGA/src/etc_de2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581892021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581892021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de2_vga/src/clk_event_50m.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de2_vga/src/clk_event_50m.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_event_50m " "Found entity 1: clk_event_50m" {  } { { "../src/clk_event_50m.v" "" { Text "C:/JBL/DE2_VGA/src/clk_event_50m.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581892036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581892036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VgaPixCount_clr VGA_CTRL.v(40) " "Verilog HDL Implicit Net warning at VGA_CTRL.v(40): created implicit net for \"VgaPixCount_clr\"" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581892036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VgaLineCount_enb VGA_CTRL.v(59) " "Verilog HDL Implicit Net warning at VGA_CTRL.v(59): created implicit net for \"VgaLineCount_enb\"" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581892036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VgaLineCount_clr VGA_CTRL.v(60) " "Verilog HDL Implicit Net warning at VGA_CTRL.v(60): created implicit net for \"VgaLineCount_clr\"" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581892036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VgaVisible_H VGA_CTRL.v(78) " "Verilog HDL Implicit Net warning at VGA_CTRL.v(78): created implicit net for \"VgaVisible_H\"" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581892036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VgaVisible_V VGA_CTRL.v(82) " "Verilog HDL Implicit Net warning at VGA_CTRL.v(82): created implicit net for \"VgaVisible_V\"" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581892036 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at nios2_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1665581892052 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at nios2_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1665581892052 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at nios2_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1665581892052 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at nios2_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1665581892052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de2 " "Elaborating entity \"top_de2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665581892396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etc_de2 etc_de2:C0 " "Elaborating entity \"etc_de2\" for hierarchy \"etc_de2:C0\"" {  } { { "../src/top_de2.v" "C0" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_event_50m clk_event_50m:C1 " "Elaborating entity \"clk_event_50m\" for hierarchy \"clk_event_50m:C1\"" {  } { { "../src/top_de2.v" "C1" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggle0 toggle0:C4 " "Elaborating entity \"toggle0\" for hierarchy \"toggle0:C4\"" {  } { { "../src/top_de2.v" "C4" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_test00 lcd_test00:lcd_inst0 " "Elaborating entity \"lcd_test00\" for hierarchy \"lcd_test00:lcd_inst0\"" {  } { { "../src/top_de2.v" "lcd_inst0" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_test00:lcd_inst0\|lcd_controller:C0 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_test00:lcd_inst0\|lcd_controller:C0\"" {  } { { "../src/led_test00.vhd" "C0" { Text "C:/JBL/DE2_VGA/src/led_test00.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_user_logic lcd_test00:lcd_inst0\|lcd_user_logic:C1 " "Elaborating entity \"lcd_user_logic\" for hierarchy \"lcd_test00:lcd_inst0\|lcd_user_logic:C1\"" {  } { { "../src/led_test00.vhd" "C1" { Text "C:/JBL/DE2_VGA/src/led_test00.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PwmCtrl PwmCtrl:PwmCtrl0 " "Elaborating entity \"PwmCtrl\" for hierarchy \"PwmCtrl:PwmCtrl0\"" {  } { { "../src/top_de2.v" "PwmCtrl0" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(107) " "Verilog HDL assignment warning at PwmCtrl.v(107): truncated value with size 32 to match size of target (28)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PwmCtrl.v(113) " "Verilog HDL assignment warning at PwmCtrl.v(113): truncated value with size 32 to match size of target (1)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(125) " "Verilog HDL assignment warning at PwmCtrl.v(125): truncated value with size 32 to match size of target (28)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PwmCtrl.v(131) " "Verilog HDL assignment warning at PwmCtrl.v(131): truncated value with size 32 to match size of target (1)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(143) " "Verilog HDL assignment warning at PwmCtrl.v(143): truncated value with size 32 to match size of target (28)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PwmCtrl.v(149) " "Verilog HDL assignment warning at PwmCtrl.v(149): truncated value with size 32 to match size of target (1)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(161) " "Verilog HDL assignment warning at PwmCtrl.v(161): truncated value with size 32 to match size of target (28)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PwmCtrl.v(167) " "Verilog HDL assignment warning at PwmCtrl.v(167): truncated value with size 32 to match size of target (1)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(179) " "Verilog HDL assignment warning at PwmCtrl.v(179): truncated value with size 32 to match size of target (28)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PwmCtrl.v(185) " "Verilog HDL assignment warning at PwmCtrl.v(185): truncated value with size 32 to match size of target (1)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(197) " "Verilog HDL assignment warning at PwmCtrl.v(197): truncated value with size 32 to match size of target (28)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PwmCtrl.v(203) " "Verilog HDL assignment warning at PwmCtrl.v(203): truncated value with size 32 to match size of target (1)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(215) " "Verilog HDL assignment warning at PwmCtrl.v(215): truncated value with size 32 to match size of target (28)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PwmCtrl.v(221) " "Verilog HDL assignment warning at PwmCtrl.v(221): truncated value with size 32 to match size of target (1)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(233) " "Verilog HDL assignment warning at PwmCtrl.v(233): truncated value with size 32 to match size of target (28)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PwmCtrl.v(239) " "Verilog HDL assignment warning at PwmCtrl.v(239): truncated value with size 32 to match size of target (1)" {  } { { "../src/PwmCtrl.v" "" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581892552 "|top_de2|PwmCtrl:PwmCtrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2 PwmCtrl:PwmCtrl0\|nios2:u0 " "Elaborating entity \"nios2\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\"" {  } { { "../src/PwmCtrl.v" "u0" { Text "C:/JBL/DE2_VGA/src/PwmCtrl.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios2_nios2_qsys_0\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios2/synthesis/nios2.v" "nios2_qsys_0" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_test_bench PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_test_bench:the_nios2_nios2_qsys_0_test_bench " "Elaborating entity \"nios2_nios2_qsys_0_test_bench\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_test_bench:the_nios2_nios2_qsys_0_test_bench\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_test_bench" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_register_bank_a_module PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios2_nios2_qsys_0_register_bank_a_module\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_register_bank_a" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_altsyncram" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581892911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios2_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893114 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665581893114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rjg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rjg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rjg1 " "Found entity 1: altsyncram_rjg1" {  } { { "db/altsyncram_rjg1.tdf" "" { Text "C:/JBL/DE2_VGA/altera/db/altsyncram_rjg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581893208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581893208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rjg1 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_rjg1:auto_generated " "Elaborating entity \"altsyncram_rjg1\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_rjg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_register_bank_b_module PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios2_nios2_qsys_0_register_bank_b_module\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_register_bank_b" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_altsyncram" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios2_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893318 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665581893318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjg1 " "Found entity 1: altsyncram_sjg1" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "C:/JBL/DE2_VGA/altera/db/altsyncram_sjg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581893396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581893396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjg1 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_sjg1:auto_generated " "Elaborating entity \"altsyncram_sjg1\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_sjg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_debug PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_debug" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581893552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893552 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665581893552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_ocimem PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios2_nios2_qsys_0_nios2_ocimem\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_ocimem" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_ociram_sp_ram_module PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios2_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_ociram_sp_ram" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_altsyncram" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios2_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893599 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665581893599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v081 " "Found entity 1: altsyncram_v081" {  } { { "db/altsyncram_v081.tdf" "" { Text "C:/JBL/DE2_VGA/altera/db/altsyncram_v081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581893693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581893693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v081 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_v081:auto_generated " "Elaborating entity \"altsyncram_v081\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_v081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_avalon_reg PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_avalon_reg:the_nios2_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios2_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_avalon_reg:the_nios2_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_avalon_reg" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_break PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_break:the_nios2_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_break\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_break:the_nios2_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_break" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_xbrk PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_xbrk:the_nios2_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_xbrk:the_nios2_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_dbrk PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dbrk:the_nios2_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dbrk:the_nios2_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_itrace PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_itrace:the_nios2_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_itrace:the_nios2_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_itrace" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_dtrace PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dtrace:the_nios2_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dtrace:the_nios2_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_td_mode PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dtrace:the_nios2_nios2_qsys_0_nios2_oci_dtrace\|nios2_nios2_qsys_0_nios2_oci_td_mode:nios2_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dtrace:the_nios2_nios2_qsys_0_nios2_oci_dtrace\|nios2_nios2_qsys_0_nios2_oci_td_mode:nios2_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_fifo PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_fifo" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_compute_tm_count PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_compute_tm_count:nios2_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_compute_tm_count:nios2_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_fifowp_inc PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_fifowp_inc:nios2_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_fifowp_inc:nios2_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_fifocount_inc PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_fifocount_inc:nios2_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_fifocount_inc:nios2_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_oci_test_bench PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_oci_test_bench:the_nios2_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios2_nios2_qsys_0_oci_test_bench\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_oci_test_bench:the_nios2_nios2_qsys_0_oci_test_bench\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_oci_test_bench" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_pib PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_pib:the_nios2_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_pib:the_nios2_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_pib" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581893989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_im PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_im:the_nios2_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_im\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_im:the_nios2_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_im" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_jtag_debug_module_wrapper PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios2_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_jtag_debug_module_tck PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|nios2_nios2_qsys_0_jtag_debug_module_tck:the_nios2_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios2_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|nios2_nios2_qsys_0_jtag_debug_module_tck:the_nios2_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios2_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_jtag_debug_module_sysclk PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|nios2_nios2_qsys_0_jtag_debug_module_sysclk:the_nios2_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios2_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|nios2_nios2_qsys_0_jtag_debug_module_sysclk:the_nios2_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios2_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios2_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665581894099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_onchip_memory2_0 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios2_onchip_memory2_0\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios2/synthesis/nios2.v" "onchip_memory2_0" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "the_altsyncram" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894130 ""}  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665581894130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jmc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jmc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jmc1 " "Found entity 1: altsyncram_jmc1" {  } { { "db/altsyncram_jmc1.tdf" "" { Text "C:/JBL/DE2_VGA/altera/db/altsyncram_jmc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581894224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581894224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jmc1 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jmc1:auto_generated " "Elaborating entity \"altsyncram_jmc1\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jmc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_PERIOD0 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_PERIOD0:period0 " "Elaborating entity \"nios2_PERIOD0\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_PERIOD0:period0\"" {  } { { "nios2/synthesis/nios2.v" "period0" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_HEX0 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_HEX0:hex0 " "Elaborating entity \"nios2_HEX0\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_HEX0:hex0\"" {  } { { "nios2/synthesis/nios2.v" "hex0" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_PUSH PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_PUSH:push " "Elaborating entity \"nios2_PUSH\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_PUSH:push\"" {  } { { "nios2/synthesis/nios2.v" "push" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_lcd_0 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0 " "Elaborating entity \"nios2_lcd_0\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\"" {  } { { "nios2/synthesis/nios2.v" "lcd_0" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_uart_0 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_uart_0:uart_0 " "Elaborating entity \"nios2_uart_0\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_uart_0:uart_0\"" {  } { { "nios2/synthesis/nios2.v" "uart_0" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_uart_0_tx PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_uart_0:uart_0\|nios2_uart_0_tx:the_nios2_uart_0_tx " "Elaborating entity \"nios2_uart_0_tx\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_uart_0:uart_0\|nios2_uart_0_tx:the_nios2_uart_0_tx\"" {  } { { "nios2/synthesis/submodules/nios2_uart_0.v" "the_nios2_uart_0_tx" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_uart_0_rx PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_uart_0:uart_0\|nios2_uart_0_rx:the_nios2_uart_0_rx " "Elaborating entity \"nios2_uart_0_rx\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_uart_0:uart_0\|nios2_uart_0_rx:the_nios2_uart_0_rx\"" {  } { { "nios2/synthesis/submodules/nios2_uart_0.v" "the_nios2_uart_0_rx" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_uart_0_rx_stimulus_source PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_uart_0:uart_0\|nios2_uart_0_rx:the_nios2_uart_0_rx\|nios2_uart_0_rx_stimulus_source:the_nios2_uart_0_rx_stimulus_source " "Elaborating entity \"nios2_uart_0_rx_stimulus_source\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_uart_0:uart_0\|nios2_uart_0_rx:the_nios2_uart_0_rx\|nios2_uart_0_rx_stimulus_source:the_nios2_uart_0_rx_stimulus_source\"" {  } { { "nios2/synthesis/submodules/nios2_uart_0.v" "the_nios2_uart_0_rx_stimulus_source" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_uart_0_regs PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_uart_0:uart_0\|nios2_uart_0_regs:the_nios2_uart_0_regs " "Elaborating entity \"nios2_uart_0_regs\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_uart_0:uart_0\|nios2_uart_0_regs:the_nios2_uart_0_regs\"" {  } { { "nios2/synthesis/submodules/nios2_uart_0.v" "the_nios2_uart_0_regs" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ext_flash PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_ext_flash:ext_flash " "Elaborating entity \"nios2_ext_flash\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_ext_flash:ext_flash\"" {  } { { "nios2/synthesis/nios2.v" "ext_flash" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_ext_flash:ext_flash\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_ext_flash:ext_flash\|altera_tristate_controller_translator:tdt\"" {  } { { "nios2/synthesis/submodules/nios2_ext_flash.v" "tdt" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_ext_flash.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(128) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(128): truncated value with size 32 to match size of target (2)" {  } { { "nios2/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_tristate_controller_translator.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581894474 "|top_de2|PwmCtrl:PwmCtrl0|nios2:u0|nios2_ext_flash:ext_flash|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_ext_flash:ext_flash\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_ext_flash:ext_flash\|altera_merlin_slave_translator:slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_ext_flash.v" "slave_translator" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_ext_flash.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_ext_flash:ext_flash\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_ext_flash:ext_flash\|altera_tristate_controller_aggregator:tda\"" {  } { { "nios2/synthesis/submodules/nios2_ext_flash.v" "tda" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_ext_flash.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_tristate_conduit_pin_sharer_0 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0 " "Elaborating entity \"nios2_tristate_conduit_pin_sharer_0\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\"" {  } { { "nios2/synthesis/nios2.v" "tristate_conduit_pin_sharer_0" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_tristate_conduit_pin_sharer_0_pin_sharer PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|nios2_tristate_conduit_pin_sharer_0_pin_sharer:pin_sharer " "Elaborating entity \"nios2_tristate_conduit_pin_sharer_0_pin_sharer\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|nios2_tristate_conduit_pin_sharer_0_pin_sharer:pin_sharer\"" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0.v" "pin_sharer" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 nios2_tristate_conduit_pin_sharer_0_pin_sharer.sv(80) " "Verilog HDL assignment warning at nios2_tristate_conduit_pin_sharer_0_pin_sharer.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_pin_sharer.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_pin_sharer.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581894521 "|top_de2|PwmCtrl:PwmCtrl0|nios2:u0|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0|nios2_tristate_conduit_pin_sharer_0_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_tristate_conduit_pin_sharer_0_arbiter PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|nios2_tristate_conduit_pin_sharer_0_arbiter:arbiter " "Elaborating entity \"nios2_tristate_conduit_pin_sharer_0_arbiter\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|nios2_tristate_conduit_pin_sharer_0_arbiter:arbiter\"" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0.v" "arbiter" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|nios2_tristate_conduit_pin_sharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|nios2_tristate_conduit_pin_sharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_arbiter.sv" "arb" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_0_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|nios2_tristate_conduit_pin_sharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|nios2_tristate_conduit_pin_sharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_tristate_conduit_bridge_0 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_bridge_0:tristate_conduit_bridge_0 " "Elaborating entity \"nios2_tristate_conduit_bridge_0\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_tristate_conduit_bridge_0:tristate_conduit_bridge_0\"" {  } { { "nios2/synthesis/nios2.v" "tristate_conduit_bridge_0" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios2/synthesis/nios2.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 2037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios2/synthesis/nios2.v" "nios2_qsys_0_data_master_translator" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios2/synthesis/nios2.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 2165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios2/synthesis/nios2.v" "onchip_memory2_0_s1_translator" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:ext_flash_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:ext_flash_uas_translator\"" {  } { { "nios2/synthesis/nios2.v" "ext_flash_uas_translator" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:period0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:period0_s1_translator\"" {  } { { "nios2/synthesis/nios2.v" "period0_s1_translator" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\"" {  } { { "nios2/synthesis/nios2.v" "lcd_0_control_slave_translator" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "nios2/synthesis/nios2.v" "uart_0_s1_translator" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 2693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2/synthesis/nios2.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 3895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2/synthesis/nios2.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 3975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2/synthesis/nios2.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 4056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PwmCtrl:PwmCtrl0\|nios2:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2/synthesis/nios2.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_agent:ext_flash_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_agent:ext_flash_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2/synthesis/nios2.v" "ext_flash_uas_translator_avalon_universal_slave_0_agent" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_agent:ext_flash_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_agent:ext_flash_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PwmCtrl:PwmCtrl0\|nios2:u0\|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2/synthesis/nios2.v" "ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PwmCtrl:PwmCtrl0\|nios2:u0\|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2/synthesis/nios2.v" "ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 4382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581894864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_addr_router PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_addr_router:addr_router " "Elaborating entity \"nios2_addr_router\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_addr_router:addr_router\"" {  } { { "nios2/synthesis/nios2.v" "addr_router" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_addr_router_default_decode PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_addr_router:addr_router\|nios2_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios2_addr_router_default_decode\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_addr_router:addr_router\|nios2_addr_router_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_addr_router.sv" "the_default_decode" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_addr_router_001 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_addr_router_001:addr_router_001 " "Elaborating entity \"nios2_addr_router_001\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_addr_router_001:addr_router_001\"" {  } { { "nios2/synthesis/nios2.v" "addr_router_001" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_addr_router_001_default_decode PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_addr_router_001:addr_router_001\|nios2_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_addr_router_001_default_decode\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_addr_router_001:addr_router_001\|nios2_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_addr_router_001.sv" "the_default_decode" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_addr_router_001.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_id_router PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router:id_router " "Elaborating entity \"nios2_id_router\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router:id_router\"" {  } { { "nios2/synthesis/nios2.v" "id_router" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_id_router_default_decode PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router:id_router\|nios2_id_router_default_decode:the_default_decode " "Elaborating entity \"nios2_id_router_default_decode\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router:id_router\|nios2_id_router_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_id_router.sv" "the_default_decode" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_id_router_002 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router_002:id_router_002 " "Elaborating entity \"nios2_id_router_002\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router_002:id_router_002\"" {  } { { "nios2/synthesis/nios2.v" "id_router_002" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_id_router_002_default_decode PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router_002:id_router_002\|nios2_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_id_router_002_default_decode\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router_002:id_router_002\|nios2_id_router_002_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_id_router_002.sv" "the_default_decode" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_id_router_003 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router_003:id_router_003 " "Elaborating entity \"nios2_id_router_003\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router_003:id_router_003\"" {  } { { "nios2/synthesis/nios2.v" "id_router_003" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_id_router_003_default_decode PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router_003:id_router_003\|nios2_id_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_id_router_003_default_decode\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_id_router_003:id_router_003\|nios2_id_router_003_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_id_router_003.sv" "the_default_decode" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios2/synthesis/nios2.v" "burst_adapter" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller PwmCtrl:PwmCtrl0\|nios2:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios2/synthesis/nios2.v" "rst_controller" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PwmCtrl:PwmCtrl0\|nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cmd_xbar_demux PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios2_cmd_xbar_demux\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios2/synthesis/nios2.v" "cmd_xbar_demux" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cmd_xbar_demux_001 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios2_cmd_xbar_demux_001\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios2/synthesis/nios2.v" "cmd_xbar_demux_001" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cmd_xbar_mux PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios2_cmd_xbar_mux\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios2/synthesis/nios2.v" "cmd_xbar_mux" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_cmd_xbar_mux.sv" "arb" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_rsp_xbar_demux PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios2_rsp_xbar_demux\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios2/synthesis/nios2.v" "rsp_xbar_demux" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 7999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_rsp_xbar_demux_003 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"nios2_rsp_xbar_demux_003\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "nios2/synthesis/nios2.v" "rsp_xbar_demux_003" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 8062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_rsp_xbar_mux PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios2_rsp_xbar_mux\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios2/synthesis/nios2.v" "rsp_xbar_mux" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 8465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_rsp_xbar_mux.sv" "arb" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_rsp_xbar_mux_001 PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios2_rsp_xbar_mux_001\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios2/synthesis/nios2.v" "rsp_xbar_mux_001" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 8632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_rsp_xbar_mux_001.sv" "arb" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_rsp_xbar_mux_001.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios2/synthesis/nios2.v" "width_adapter" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 8690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios2/synthesis/nios2.v" "width_adapter_001" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 8748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895739 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1665581895755 "|top_de2|PwmCtrl:PwmCtrl0|nios2:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665581895755 "|top_de2|PwmCtrl:PwmCtrl0|nios2:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665581895755 "|top_de2|PwmCtrl:PwmCtrl0|nios2:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1665581895755 "|top_de2|PwmCtrl:PwmCtrl0|nios2:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_irq_mapper PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_irq_mapper:irq_mapper " "Elaborating entity \"nios2_irq_mapper\" for hierarchy \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_irq_mapper:irq_mapper\"" {  } { { "nios2/synthesis/nios2.v" "irq_mapper" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/nios2.v" 8755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA00 " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA00\"" {  } { { "../src/top_de2.v" "VGA00" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoProc VideoProc:VideoProc00 " "Elaborating entity \"VideoProc\" for hierarchy \"VideoProc:VideoProc00\"" {  } { { "../src/top_de2.v" "VideoProc00" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895786 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCL VideoProc.v(22) " "Output port \"SCL\" at VideoProc.v(22) has no driver" {  } { { "../src/VideoProc.v" "" { Text "C:/JBL/DE2_VGA/src/VideoProc.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665581895802 "|top_de2|VideoProc:VideoProc00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA VideoProc.v(22) " "Output port \"SDA\" at VideoProc.v(22) has no driver" {  } { { "../src/VideoProc.v" "" { Text "C:/JBL/DE2_VGA/src/VideoProc.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665581895802 "|top_de2|VideoProc:VideoProc00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoProcCore VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst " "Elaborating entity \"VideoProcCore\" for hierarchy \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\"" {  } { { "../src/VideoProc.v" "VideoProcCore_inst" { Text "C:/JBL/DE2_VGA/src/VideoProc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LINEIN_CTRL VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst " "Elaborating entity \"LINEIN_CTRL\" for hierarchy \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\"" {  } { { "../src/VideoProcCore.v" "LINEIN_CTRL_inst" { Text "C:/JBL/DE2_VGA/src/VideoProcCore.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LINEIN_CTRL.v(84) " "Verilog HDL assignment warning at LINEIN_CTRL.v(84): truncated value with size 32 to match size of target (10)" {  } { { "../src/LINEIN_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/LINEIN_CTRL.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895833 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LINEIN_CTRL.v(88) " "Verilog HDL assignment warning at LINEIN_CTRL.v(88): truncated value with size 32 to match size of target (1)" {  } { { "../src/LINEIN_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/LINEIN_CTRL.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895833 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LINEIN_CTRL.v(89) " "Verilog HDL assignment warning at LINEIN_CTRL.v(89): truncated value with size 32 to match size of target (1)" {  } { { "../src/LINEIN_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/LINEIN_CTRL.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895833 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_A " "Elaborating entity \"SRAM\" for hierarchy \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_A\"" {  } { { "../src/LINEIN_CTRL.v" "SRAM_A" { Text "C:/JBL/DE2_VGA/src/LINEIN_CTRL.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAM_CTRL VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|CAM_CTRL:CAM_CTRL_inst " "Elaborating entity \"CAM_CTRL\" for hierarchy \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|CAM_CTRL:CAM_CTRL_inst\"" {  } { { "../src/VideoProcCore.v" "CAM_CTRL_inst" { Text "C:/JBL/DE2_VGA/src/VideoProcCore.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CAM_CTRL.v(47) " "Verilog HDL assignment warning at CAM_CTRL.v(47): truncated value with size 32 to match size of target (11)" {  } { { "../src/CAM_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/CAM_CTRL.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895864 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|CAM_CTRL:CAM_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CAM_CTRL.v(88) " "Verilog HDL assignment warning at CAM_CTRL.v(88): truncated value with size 32 to match size of target (16)" {  } { { "../src/CAM_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/CAM_CTRL.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895864 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|CAM_CTRL:CAM_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CAM_CTRL.v(164) " "Verilog HDL assignment warning at CAM_CTRL.v(164): truncated value with size 32 to match size of target (9)" {  } { { "../src/CAM_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/CAM_CTRL.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895864 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|CAM_CTRL:CAM_CTRL_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CTRL VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|VGA_CTRL:VGA_CTRL_inst " "Elaborating entity \"VGA_CTRL\" for hierarchy \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|VGA_CTRL:VGA_CTRL_inst\"" {  } { { "../src/VideoProcCore.v" "VGA_CTRL_inst" { Text "C:/JBL/DE2_VGA/src/VideoProcCore.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581895864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_CTRL.v(40) " "Verilog HDL assignment warning at VGA_CTRL.v(40): truncated value with size 32 to match size of target (1)" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895880 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_CTRL.v(52) " "Verilog HDL assignment warning at VGA_CTRL.v(52): truncated value with size 32 to match size of target (10)" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895880 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_CTRL.v(59) " "Verilog HDL assignment warning at VGA_CTRL.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895880 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_CTRL.v(60) " "Verilog HDL assignment warning at VGA_CTRL.v(60): truncated value with size 32 to match size of target (1)" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895880 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_CTRL.v(71) " "Verilog HDL assignment warning at VGA_CTRL.v(71): truncated value with size 32 to match size of target (9)" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895880 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_CTRL.v(78) " "Verilog HDL assignment warning at VGA_CTRL.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895880 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_CTRL.v(79) " "Verilog HDL assignment warning at VGA_CTRL.v(79): truncated value with size 32 to match size of target (1)" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895880 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_CTRL.v(80) " "Verilog HDL assignment warning at VGA_CTRL.v(80): truncated value with size 32 to match size of target (1)" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895880 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_CTRL.v(82) " "Verilog HDL assignment warning at VGA_CTRL.v(82): truncated value with size 32 to match size of target (1)" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895880 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_CTRL.v(83) " "Verilog HDL assignment warning at VGA_CTRL.v(83): truncated value with size 32 to match size of target (1)" {  } { { "../src/VGA_CTRL.v" "" { Text "C:/JBL/DE2_VGA/src/VGA_CTRL.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665581895880 "|top_de2|VideoProc:VideoProc00|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_A\|RAMDATA_rtl_0 " "Inferred RAM node \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_A\|RAMDATA_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1665581903304 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_B\|RAMDATA_rtl_0 " "Inferred RAM node \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_B\|RAMDATA_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1665581903304 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_A\|RAMDATA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_A\|RAMDATA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_B\|RAMDATA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_B\|RAMDATA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1665581908572 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1665581908572 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1665581908572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_A\|altsyncram:RAMDATA_rtl_0 " "Elaborated megafunction instantiation \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_A\|altsyncram:RAMDATA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_A\|altsyncram:RAMDATA_rtl_0 " "Instantiated megafunction \"VideoProc:VideoProc00\|VideoProcCore:VideoProcCore_inst\|LINEIN_CTRL:LINEIN_CTRL_inst\|SRAM:SRAM_A\|altsyncram:RAMDATA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665581908619 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665581908619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0h1 " "Found entity 1: altsyncram_s0h1" {  } { { "db/altsyncram_s0h1.tdf" "" { Text "C:/JBL/DE2_VGA/altera/db/altsyncram_s0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665581908697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665581908697 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665581909885 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[7\] PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[7\] " "Converted the fan-out from the tri-state buffer \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[7\]\" to the node \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[7\]\" into an OR gate" {  } { { "nios2/synthesis/submodules/nios2_lcd_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_lcd_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1665581910213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[0\] PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[0\] " "Converted the fan-out from the tri-state buffer \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[0\]\" to the node \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[0\]\" into an OR gate" {  } { { "nios2/synthesis/submodules/nios2_lcd_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_lcd_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1665581910213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[1\] PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[1\] " "Converted the fan-out from the tri-state buffer \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[1\]\" to the node \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[1\]\" into an OR gate" {  } { { "nios2/synthesis/submodules/nios2_lcd_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_lcd_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1665581910213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[2\] PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[2\] " "Converted the fan-out from the tri-state buffer \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[2\]\" to the node \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[2\]\" into an OR gate" {  } { { "nios2/synthesis/submodules/nios2_lcd_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_lcd_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1665581910213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[3\] PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[3\] " "Converted the fan-out from the tri-state buffer \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[3\]\" to the node \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[3\]\" into an OR gate" {  } { { "nios2/synthesis/submodules/nios2_lcd_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_lcd_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1665581910213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[4\] PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[4\] " "Converted the fan-out from the tri-state buffer \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[4\]\" to the node \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[4\]\" into an OR gate" {  } { { "nios2/synthesis/submodules/nios2_lcd_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_lcd_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1665581910213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[5\] PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[5\] " "Converted the fan-out from the tri-state buffer \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[5\]\" to the node \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[5\]\" into an OR gate" {  } { { "nios2/synthesis/submodules/nios2_lcd_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_lcd_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1665581910213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[6\] PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[6\] " "Converted the fan-out from the tri-state buffer \"PwmCtrl:PwmCtrl0\|nios2:u0\|nios2_lcd_0:lcd_0\|LCD_data\[6\]\" to the node \"PwmCtrl:PwmCtrl0\|nios2:u0\|altera_merlin_slave_translator:lcd_0_control_slave_translator\|av_readdata_pre\[6\]\" into an OR gate" {  } { { "nios2/synthesis/submodules/nios2_lcd_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_lcd_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1665581910213 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1665581910213 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/led_test00.vhd" "" { Text "C:/JBL/DE2_VGA/src/led_test00.vhd" 183 -1 0 } } { "nios2/synthesis/submodules/nios2_uart_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 44 -1 0 } } { "nios2/synthesis/submodules/nios2_uart_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 60 -1 0 } } { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 4133 -1 0 } } { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3167 -1 0 } } { "nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "../src/led_test00.vhd" "" { Text "C:/JBL/DE2_VGA/src/led_test00.vhd" 164 -1 0 } } { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3740 -1 0 } } { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 599 -1 0 } } { "nios2/synthesis/submodules/nios2_uart_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 42 -1 0 } } { "nios2/synthesis/submodules/nios2_uart_0.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/nios2_uart_0.v" 43 -1 0 } } { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/JBL/DE2_VGA/altera/nios2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1665581910385 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1665581910385 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCK GND " "Pin \"AUD_ADCLRCK\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|AUD_ADCLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_BCLK GND " "Pin \"AUD_BCLK\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|AUD_BCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N VCC " "Pin \"ENET_CS_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N VCC " "Pin \"ENET_RD_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N VCC " "Pin \"ENET_RST_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N VCC " "Pin \"ENET_WR_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[7\] GND " "Pin \"LCD_DATA\[7\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|LCD_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N VCC " "Pin \"OTG_CS_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N VCC " "Pin \"OTG_RD_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N VCC " "Pin \"OTG_RST_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N VCC " "Pin \"OTG_WR_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_CLK GND " "Pin \"PS2_CLK\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|PS2_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CMD GND " "Pin \"SD_CMD\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SD_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N VCC " "Pin \"SRAM_CE_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N VCC " "Pin \"SRAM_LB_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N VCC " "Pin \"SRAM_UB_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCL GND " "Pin \"SCL\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA GND " "Pin \"SDA\" is stuck at GND" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581913229 "|top_de2|SDA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665581913229 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "376 " "376 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665581915822 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1665581916089 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1665581916089 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665581916152 "|top_de2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665581916152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/JBL/DE2_VGA/altera/output_files/top_de2.map.smsg " "Generated suppressed messages file C:/JBL/DE2_VGA/altera/output_files/top_de2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665581916871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665581918089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918089 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "62 " "Design contains 62 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[0\] " "No output dependent on input pin \"GPIO_0\[0\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[1\] " "No output dependent on input pin \"GPIO_0\[1\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[2\] " "No output dependent on input pin \"GPIO_0\[2\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[3\] " "No output dependent on input pin \"GPIO_0\[3\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[4\] " "No output dependent on input pin \"GPIO_0\[4\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[5\] " "No output dependent on input pin \"GPIO_0\[5\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[6\] " "No output dependent on input pin \"GPIO_0\[6\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[7\] " "No output dependent on input pin \"GPIO_0\[7\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[8\] " "No output dependent on input pin \"GPIO_0\[8\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[9\] " "No output dependent on input pin \"GPIO_0\[9\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[10\] " "No output dependent on input pin \"GPIO_0\[10\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[11\] " "No output dependent on input pin \"GPIO_0\[11\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[12\] " "No output dependent on input pin \"GPIO_0\[12\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[13\] " "No output dependent on input pin \"GPIO_0\[13\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[14\] " "No output dependent on input pin \"GPIO_0\[14\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[15\] " "No output dependent on input pin \"GPIO_0\[15\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[16\] " "No output dependent on input pin \"GPIO_0\[16\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[17\] " "No output dependent on input pin \"GPIO_0\[17\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[18\] " "No output dependent on input pin \"GPIO_0\[18\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[19\] " "No output dependent on input pin \"GPIO_0\[19\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[0\] " "No output dependent on input pin \"GPIO_1\[0\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[1\] " "No output dependent on input pin \"GPIO_1\[1\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[2\] " "No output dependent on input pin \"GPIO_1\[2\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[3\] " "No output dependent on input pin \"GPIO_1\[3\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[4\] " "No output dependent on input pin \"GPIO_1\[4\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[5\] " "No output dependent on input pin \"GPIO_1\[5\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[6\] " "No output dependent on input pin \"GPIO_1\[6\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[7\] " "No output dependent on input pin \"GPIO_1\[7\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[8\] " "No output dependent on input pin \"GPIO_1\[8\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[9\] " "No output dependent on input pin \"GPIO_1\[9\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[10\] " "No output dependent on input pin \"GPIO_1\[10\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[11\] " "No output dependent on input pin \"GPIO_1\[11\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[12\] " "No output dependent on input pin \"GPIO_1\[12\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[13\] " "No output dependent on input pin \"GPIO_1\[13\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[14\] " "No output dependent on input pin \"GPIO_1\[14\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[15\] " "No output dependent on input pin \"GPIO_1\[15\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[16\] " "No output dependent on input pin \"GPIO_1\[16\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[17\] " "No output dependent on input pin \"GPIO_1\[17\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[18\] " "No output dependent on input pin \"GPIO_1\[18\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[19\] " "No output dependent on input pin \"GPIO_1\[19\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[20\] " "No output dependent on input pin \"GPIO_1\[20\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[21\] " "No output dependent on input pin \"GPIO_1\[21\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[22\] " "No output dependent on input pin \"GPIO_1\[22\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[23\] " "No output dependent on input pin \"GPIO_1\[23\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[24\] " "No output dependent on input pin \"GPIO_1\[24\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[25\] " "No output dependent on input pin \"GPIO_1\[25\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[26\] " "No output dependent on input pin \"GPIO_1\[26\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[27\] " "No output dependent on input pin \"GPIO_1\[27\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[28\] " "No output dependent on input pin \"GPIO_1\[28\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[29\] " "No output dependent on input pin \"GPIO_1\[29\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[30\] " "No output dependent on input pin \"GPIO_1\[30\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[31\] " "No output dependent on input pin \"GPIO_1\[31\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[32\] " "No output dependent on input pin \"GPIO_1\[32\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[33\] " "No output dependent on input pin \"GPIO_1\[33\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[34\] " "No output dependent on input pin \"GPIO_1\[34\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[35\] " "No output dependent on input pin \"GPIO_1\[35\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|GPIO_1[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/top_de2.v" "" { Text "C:/JBL/DE2_VGA/src/top_de2.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665581918933 "|top_de2|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665581918933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5913 " "Implemented 5913 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "116 " "Implemented 116 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665581918949 ""} { "Info" "ICUT_CUT_TM_OPINS" "235 " "Implemented 235 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665581918949 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "78 " "Implemented 78 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1665581918949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5323 " "Implemented 5323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665581918949 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665581918949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665581918949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 245 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 245 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665581919136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 22:38:39 2022 " "Processing ended: Wed Oct 12 22:38:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665581919136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665581919136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665581919136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665581919136 ""}
