Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Sep 21 16:50:31 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_ek_impl_1.twr lab3_ek_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 75.0611%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
bank/s2_i0_i0/Q                         |          No required time
bank/s2_i0_i1/Q                         |          No required time
bank/s2_i0_i3/Q                         |          No required time
bank/s2_i0_i2/Q                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 9 End Points          |           Type           
-------------------------------------------------------------------
sync_R__i2/D                            |           No arrival time
sync_R__i3/D                            |           No arrival time
{sync_R__i3/SR   sync_R__i2/SR}         |           No arrival time
sync_R__i0/D                            |           No arrival time
sync_R__i1/D                            |           No arrival time
{sync_R__i1/SR   sync_R__i0/SR}         |           No arrival time
counter1/new_clk/SR                     |           No arrival time
counter2/new_clk/SR                     |           No arrival time
debouncer/debounce_counter/new_clk/SR   |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         9
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
R[0]                                    |                     input
R[1]                                    |                     input
R[2]                                    |                     input
R[3]                                    |                     input
reset                                   |                     input
seg_power[0]                            |                    output
seg_power[1]                            |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
scanner_clk                             |        counter1/new_clk/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |         166.667 ns |          6.000 MHz 
                                        | Actual (all paths) |          32.198 ns |         31.058 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
bank/s1_i0_i2/SR                         |  134.469 ns 
bank/s1_i0_i1/D                          |  137.153 ns 
bank/s1_i0_i0/D                          |  137.153 ns 
bank/s1_i0_i3/SR                         |  137.218 ns 
bank/s1_i0_i1/SR                         |  138.105 ns 
bank/s1_i0_i3/D                          |  146.128 ns 
bank/s1_i0_i0/SR                         |  146.140 ns 
bank/s1_i0_i2/D                          |  151.255 ns 
counter1/count_226__i23/SR               |  152.352 ns 
counter2/count_227__i23/SR               |  152.722 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sync_R__i0/Q  (SLICE_R17C3C)
Path End         : bank/s1_i0_i2/SR  (SLICE_R16C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 13
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 134.468 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R17C3C       CLK_TO_Q1_DELAY     1.388                  6.887  4       
scanner1/sync_R[0]                                           NET DELAY           3.212                 10.099  4       
scanner1/i3_3_lut_4_lut/C->scanner1/i3_3_lut_4_lut/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.449                 10.548  18      
scanner1/n19                                                 NET DELAY           2.551                 13.099  18      
scanner1/i650_2_lut_3_lut/A->scanner1/i650_2_lut_3_lut/Z
                                          SLICE_R16C4A       A0_TO_F0_DELAY      0.449                 13.548  2       
scanner1/R_press[1]                                          NET DELAY           2.485                 16.033  2       
scanner1/i2_3_lut_4_lut_adj_4/C->scanner1/i2_3_lut_4_lut_adj_4/Z
                                          SLICE_R17C4A       B1_TO_F1_DELAY      0.449                 16.482  11      
scanner1/n14_adj_1                                           NET DELAY           2.485                 18.967  11      
bank/i608_2_lut_3_lut/B->bank/i608_2_lut_3_lut/Z
                                          SLICE_R16C5C       B0_TO_F0_DELAY      0.476                 19.443  1       
bank/n716                                                    NET DELAY           0.304                 19.747  1       
bank/i612_2_lut_4_lut/C->bank/i612_2_lut_4_lut/Z
                                          SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 20.223  3       
bank/n720                                                    NET DELAY           0.304                 20.527  3       
bank/i616_2_lut_3_lut_4_lut_4_lut/D->bank/i616_2_lut_3_lut_4_lut_4_lut/Z
                                          SLICE_R16C5D       C0_TO_F0_DELAY      0.476                 21.003  3       
bank/n724                                                    NET DELAY           0.304                 21.307  3       
bank/i620_2_lut_3_lut_4_lut/A->bank/i620_2_lut_3_lut_4_lut/Z
                                          SLICE_R16C5D       C1_TO_F1_DELAY      0.449                 21.756  3       
bank/n728                                                    NET DELAY           2.168                 23.924  3       
bank/i622_2_lut_3_lut/C->bank/i622_2_lut_3_lut/Z
                                          SLICE_R16C6A       D1_TO_F1_DELAY      0.449                 24.373  3       
bank/n730                                                    NET DELAY           2.168                 26.541  3       
bank.i1_2_lut_adj_13/C->bank.i1_2_lut_adj_13/Z
                                          SLICE_R16C6A       D0_TO_F0_DELAY      0.449                 26.990  2       
bank/n1379                                                   NET DELAY           2.168                 29.158  2       
bank/i1_4_lut_adj_14/D->bank/i1_4_lut_adj_14/Z
                                          SLICE_R16C6B       D0_TO_F0_DELAY      0.476                 29.634  1       
bank/n12                                                     NET DELAY           0.304                 29.938  1       
bank/i1_4_lut_adj_15/D->bank/i1_4_lut_adj_15/Z
                                          SLICE_R16C6B       C1_TO_F1_DELAY      0.449                 30.387  2       
bank/new_number_2__N_71                                      NET DELAY           3.080                 33.467  2       
bank/i551_4_lut/D->bank/i551_4_lut/Z      SLICE_R17C4B       B1_TO_F1_DELAY      0.449                 33.916  1       
bank/n659                                                    NET DELAY           3.252                 37.168  1       
bank/s1_i0_i2/SR                                             ENDPOINT            0.000                 37.168  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i2/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(37.167)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  134.468  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R17C3C)
Path End         : bank/s1_i0_i1/D  (SLICE_R17C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 13
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 137.152 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R17C3C       CLK_TO_Q1_DELAY     1.388                  6.887  4       
scanner1/sync_R[0]                                           NET DELAY           3.212                 10.099  4       
scanner1/i3_3_lut_4_lut/C->scanner1/i3_3_lut_4_lut/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.449                 10.548  18      
scanner1/n19                                                 NET DELAY           2.551                 13.099  18      
scanner1/i650_2_lut_3_lut/A->scanner1/i650_2_lut_3_lut/Z
                                          SLICE_R16C4A       A0_TO_F0_DELAY      0.449                 13.548  2       
scanner1/R_press[1]                                          NET DELAY           2.485                 16.033  2       
scanner1/i2_3_lut_4_lut_adj_4/C->scanner1/i2_3_lut_4_lut_adj_4/Z
                                          SLICE_R17C4A       B1_TO_F1_DELAY      0.449                 16.482  11      
scanner1/n14_adj_1                                           NET DELAY           2.485                 18.967  11      
bank/i608_2_lut_3_lut/B->bank/i608_2_lut_3_lut/Z
                                          SLICE_R16C5C       B0_TO_F0_DELAY      0.476                 19.443  1       
bank/n716                                                    NET DELAY           0.304                 19.747  1       
bank/i612_2_lut_4_lut/C->bank/i612_2_lut_4_lut/Z
                                          SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 20.223  3       
bank/n720                                                    NET DELAY           0.304                 20.527  3       
bank/i616_2_lut_3_lut_4_lut_4_lut/D->bank/i616_2_lut_3_lut_4_lut_4_lut/Z
                                          SLICE_R16C5D       C0_TO_F0_DELAY      0.476                 21.003  3       
bank/n724                                                    NET DELAY           0.304                 21.307  3       
bank/i620_2_lut_3_lut_4_lut/A->bank/i620_2_lut_3_lut_4_lut/Z
                                          SLICE_R16C5D       C1_TO_F1_DELAY      0.449                 21.756  3       
bank/n728                                                    NET DELAY           2.168                 23.924  3       
bank/i622_2_lut_3_lut/C->bank/i622_2_lut_3_lut/Z
                                          SLICE_R16C6A       D1_TO_F1_DELAY      0.449                 24.373  3       
bank/n730                                                    NET DELAY           3.357                 27.730  3       
bank/i624_2_lut_3_lut/C->bank/i624_2_lut_3_lut/Z
                                          SLICE_R18C5A       D0_TO_F0_DELAY      0.476                 28.206  2       
bank/n732                                                    NET DELAY           0.304                 28.510  2       
bank/i4_4_lut/C->bank/i4_4_lut/Z          SLICE_R18C5A       C1_TO_F1_DELAY      0.449                 28.959  1       
bank/n1388                                                   NET DELAY           2.168                 31.127  1       
bank/i2_4_lut_adj_18/A->bank/i2_4_lut_adj_18/Z
                                          SLICE_R18C5B       D1_TO_F1_DELAY      0.449                 31.576  2       
bank/n599                                                    NET DELAY           2.763                 34.339  2       
bank/i2_2_lut_4_lut/D->bank/i2_2_lut_4_lut/Z
                                          SLICE_R17C5D       D1_TO_F1_DELAY      0.476                 34.815  1       
bank/n7_adj_133                                              NET DELAY           0.000                 34.815  1       
bank/s1_i0_i1/D                                              ENDPOINT            0.000                 34.815  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i1/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(34.814)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  137.152  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R17C3C)
Path End         : bank/s1_i0_i0/D  (SLICE_R18C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 13
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 137.152 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R17C3C       CLK_TO_Q1_DELAY     1.388                  6.887  4       
scanner1/sync_R[0]                                           NET DELAY           3.212                 10.099  4       
scanner1/i3_3_lut_4_lut/C->scanner1/i3_3_lut_4_lut/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.449                 10.548  18      
scanner1/n19                                                 NET DELAY           2.551                 13.099  18      
scanner1/i650_2_lut_3_lut/A->scanner1/i650_2_lut_3_lut/Z
                                          SLICE_R16C4A       A0_TO_F0_DELAY      0.449                 13.548  2       
scanner1/R_press[1]                                          NET DELAY           2.485                 16.033  2       
scanner1/i2_3_lut_4_lut_adj_4/C->scanner1/i2_3_lut_4_lut_adj_4/Z
                                          SLICE_R17C4A       B1_TO_F1_DELAY      0.449                 16.482  11      
scanner1/n14_adj_1                                           NET DELAY           2.485                 18.967  11      
bank/i608_2_lut_3_lut/B->bank/i608_2_lut_3_lut/Z
                                          SLICE_R16C5C       B0_TO_F0_DELAY      0.476                 19.443  1       
bank/n716                                                    NET DELAY           0.304                 19.747  1       
bank/i612_2_lut_4_lut/C->bank/i612_2_lut_4_lut/Z
                                          SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 20.223  3       
bank/n720                                                    NET DELAY           0.304                 20.527  3       
bank/i616_2_lut_3_lut_4_lut_4_lut/D->bank/i616_2_lut_3_lut_4_lut_4_lut/Z
                                          SLICE_R16C5D       C0_TO_F0_DELAY      0.476                 21.003  3       
bank/n724                                                    NET DELAY           0.304                 21.307  3       
bank/i620_2_lut_3_lut_4_lut/A->bank/i620_2_lut_3_lut_4_lut/Z
                                          SLICE_R16C5D       C1_TO_F1_DELAY      0.449                 21.756  3       
bank/n728                                                    NET DELAY           2.168                 23.924  3       
bank/i622_2_lut_3_lut/C->bank/i622_2_lut_3_lut/Z
                                          SLICE_R16C6A       D1_TO_F1_DELAY      0.449                 24.373  3       
bank/n730                                                    NET DELAY           3.357                 27.730  3       
bank/i624_2_lut_3_lut/C->bank/i624_2_lut_3_lut/Z
                                          SLICE_R18C5A       D0_TO_F0_DELAY      0.476                 28.206  2       
bank/n732                                                    NET DELAY           0.304                 28.510  2       
bank/i4_4_lut/C->bank/i4_4_lut/Z          SLICE_R18C5A       C1_TO_F1_DELAY      0.449                 28.959  1       
bank/n1388                                                   NET DELAY           2.168                 31.127  1       
bank/i2_4_lut_adj_18/A->bank/i2_4_lut_adj_18/Z
                                          SLICE_R18C5B       D1_TO_F1_DELAY      0.449                 31.576  2       
bank/n599                                                    NET DELAY           2.763                 34.339  2       
bank/i1_2_lut_4_lut/A->bank/i1_2_lut_4_lut/Z
                                          SLICE_R18C4D       D0_TO_F0_DELAY      0.476                 34.815  1       
bank/n5                                                      NET DELAY           0.000                 34.815  1       
bank/s1_i0_i0/D                                              ENDPOINT            0.000                 34.815  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i0/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(34.814)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  137.152  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R17C3C)
Path End         : bank/s1_i0_i3/SR  (SLICE_R18C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 13
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 137.217 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R17C3C       CLK_TO_Q1_DELAY     1.388                  6.887  4       
scanner1/sync_R[0]                                           NET DELAY           3.212                 10.099  4       
scanner1/i3_3_lut_4_lut/C->scanner1/i3_3_lut_4_lut/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.449                 10.548  18      
scanner1/n19                                                 NET DELAY           2.551                 13.099  18      
scanner1/i650_2_lut_3_lut/A->scanner1/i650_2_lut_3_lut/Z
                                          SLICE_R16C4A       A0_TO_F0_DELAY      0.449                 13.548  2       
scanner1/R_press[1]                                          NET DELAY           2.485                 16.033  2       
scanner1/i2_3_lut_4_lut_adj_4/C->scanner1/i2_3_lut_4_lut_adj_4/Z
                                          SLICE_R17C4A       B1_TO_F1_DELAY      0.449                 16.482  11      
scanner1/n14_adj_1                                           NET DELAY           2.485                 18.967  11      
bank/i608_2_lut_3_lut/B->bank/i608_2_lut_3_lut/Z
                                          SLICE_R16C5C       B0_TO_F0_DELAY      0.476                 19.443  1       
bank/n716                                                    NET DELAY           0.304                 19.747  1       
bank/i612_2_lut_4_lut/C->bank/i612_2_lut_4_lut/Z
                                          SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 20.223  3       
bank/n720                                                    NET DELAY           0.304                 20.527  3       
bank/i616_2_lut_3_lut_4_lut_4_lut/D->bank/i616_2_lut_3_lut_4_lut_4_lut/Z
                                          SLICE_R16C5D       C0_TO_F0_DELAY      0.476                 21.003  3       
bank/n724                                                    NET DELAY           0.304                 21.307  3       
bank/i620_2_lut_3_lut_4_lut/A->bank/i620_2_lut_3_lut_4_lut/Z
                                          SLICE_R16C5D       C1_TO_F1_DELAY      0.449                 21.756  3       
bank/n728                                                    NET DELAY           2.168                 23.924  3       
bank/i622_2_lut_3_lut/C->bank/i622_2_lut_3_lut/Z
                                          SLICE_R16C6A       D1_TO_F1_DELAY      0.449                 24.373  3       
bank/n730                                                    NET DELAY           2.168                 26.541  3       
bank.i1_2_lut_adj_13/C->bank.i1_2_lut_adj_13/Z
                                          SLICE_R16C6A       D0_TO_F0_DELAY      0.449                 26.990  2       
bank/n1379                                                   NET DELAY           2.168                 29.158  2       
bank/i1_4_lut_adj_14/D->bank/i1_4_lut_adj_14/Z
                                          SLICE_R16C6B       D0_TO_F0_DELAY      0.476                 29.634  1       
bank/n12                                                     NET DELAY           0.304                 29.938  1       
bank/i1_4_lut_adj_15/D->bank/i1_4_lut_adj_15/Z
                                          SLICE_R16C6B       C1_TO_F1_DELAY      0.476                 30.414  2       
bank/new_number_2__N_71                                      NET DELAY           0.304                 30.718  2       
bank/i550_4_lut/D->bank/i550_4_lut/Z      SLICE_R16C6C       C0_TO_F0_DELAY      0.449                 31.167  1       
bank/n658                                                    NET DELAY           3.252                 34.419  1       
bank/s1_i0_i3/SR                                             ENDPOINT            0.000                 34.419  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i3/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(34.418)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  137.217  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R17C3C)
Path End         : bank/s1_i0_i1/SR  (SLICE_R17C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 11
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 138.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R17C3C       CLK_TO_Q1_DELAY     1.388                  6.887  4       
scanner1/sync_R[0]                                           NET DELAY           3.212                 10.099  4       
scanner1/i3_3_lut_4_lut/C->scanner1/i3_3_lut_4_lut/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.449                 10.548  18      
scanner1/n19                                                 NET DELAY           2.551                 13.099  18      
scanner1/i650_2_lut_3_lut/A->scanner1/i650_2_lut_3_lut/Z
                                          SLICE_R16C4A       A0_TO_F0_DELAY      0.449                 13.548  2       
scanner1/R_press[1]                                          NET DELAY           2.485                 16.033  2       
scanner1/i2_3_lut_4_lut_adj_4/C->scanner1/i2_3_lut_4_lut_adj_4/Z
                                          SLICE_R17C4A       B1_TO_F1_DELAY      0.449                 16.482  11      
scanner1/n14_adj_1                                           NET DELAY           2.485                 18.967  11      
bank/i608_2_lut_3_lut/B->bank/i608_2_lut_3_lut/Z
                                          SLICE_R16C5C       B0_TO_F0_DELAY      0.476                 19.443  1       
bank/n716                                                    NET DELAY           0.304                 19.747  1       
bank/i612_2_lut_4_lut/C->bank/i612_2_lut_4_lut/Z
                                          SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 20.223  3       
bank/n720                                                    NET DELAY           0.304                 20.527  3       
bank/i616_2_lut_3_lut_4_lut_4_lut/D->bank/i616_2_lut_3_lut_4_lut_4_lut/Z
                                          SLICE_R16C5D       C0_TO_F0_DELAY      0.476                 21.003  3       
bank/n724                                                    NET DELAY           0.304                 21.307  3       
bank/i620_2_lut_3_lut_4_lut/A->bank/i620_2_lut_3_lut_4_lut/Z
                                          SLICE_R16C5D       C1_TO_F1_DELAY      0.449                 21.756  3       
bank/n728                                                    NET DELAY           2.168                 23.924  3       
bank/i622_2_lut_3_lut/C->bank/i622_2_lut_3_lut/Z
                                          SLICE_R16C6A       D1_TO_F1_DELAY      0.449                 24.373  3       
bank/n730                                                    NET DELAY           3.357                 27.730  3       
bank/i624_2_lut_3_lut/C->bank/i624_2_lut_3_lut/Z
                                          SLICE_R18C5A       D0_TO_F0_DELAY      0.449                 28.179  2       
bank/n732                                                    NET DELAY           2.168                 30.347  2       
bank/i552_4_lut/D->bank/i552_4_lut/Z      SLICE_R18C6C       D0_TO_F0_DELAY      0.449                 30.796  1       
bank/n660                                                    NET DELAY           2.736                 33.532  1       
bank/s1_i0_i1/SR                                             ENDPOINT            0.000                 33.532  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i1/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(33.531)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  138.104  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R17C3C)
Path End         : bank/s1_i0_i3/D  (SLICE_R18C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 77.5% (route), 22.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 146.127 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R17C3C       CLK_TO_Q1_DELAY     1.388                  6.887  4       
scanner1/sync_R[0]                                           NET DELAY           3.212                 10.099  4       
scanner1/i3_3_lut_4_lut/C->scanner1/i3_3_lut_4_lut/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.449                 10.548  18      
scanner1/n19                                                 NET DELAY           2.551                 13.099  18      
scanner1/i650_2_lut_3_lut/A->scanner1/i650_2_lut_3_lut/Z
                                          SLICE_R16C4A       A0_TO_F0_DELAY      0.449                 13.548  2       
scanner1/R_press[1]                                          NET DELAY           2.485                 16.033  2       
scanner1/i2_3_lut_4_lut_adj_4/C->scanner1/i2_3_lut_4_lut_adj_4/Z
                                          SLICE_R17C4A       B1_TO_F1_DELAY      0.449                 16.482  11      
scanner1/n14_adj_1                                           NET DELAY           2.485                 18.967  11      
bank/i608_2_lut_3_lut/B->bank/i608_2_lut_3_lut/Z
                                          SLICE_R16C5C       B0_TO_F0_DELAY      0.476                 19.443  1       
bank/n716                                                    NET DELAY           0.304                 19.747  1       
bank/i612_2_lut_4_lut/C->bank/i612_2_lut_4_lut/Z
                                          SLICE_R16C5C       C1_TO_F1_DELAY      0.449                 20.196  3       
bank/n720                                                    NET DELAY           2.168                 22.364  3       
bank/i39_2_lut_3_lut_4_lut_4_lut/D->bank/i39_2_lut_3_lut_4_lut_4_lut/Z
                                          SLICE_R17C5B       D0_TO_F0_DELAY      0.449                 22.813  2       
bank/n37                                                     NET DELAY           2.551                 25.364  2       
bank/i2_3_lut_4_lut/D->bank/i2_3_lut_4_lut/Z
                                          SLICE_R18C5C       A1_TO_F1_DELAY      0.476                 25.840  1       
bank/n7                                                      NET DELAY           0.000                 25.840  1       
bank/s1_i0_i3/D                                              ENDPOINT            0.000                 25.840  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i3/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(25.839)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  146.127  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R17C3C)
Path End         : bank/s1_i0_i0/SR  (SLICE_R18C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 146.139 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R17C3C       CLK_TO_Q1_DELAY     1.388                  6.887  4       
scanner1/sync_R[0]                                           NET DELAY           3.212                 10.099  4       
scanner1/i3_3_lut_4_lut/C->scanner1/i3_3_lut_4_lut/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.449                 10.548  18      
scanner1/n19                                                 NET DELAY           2.485                 13.033  18      
scanner1/i651_2_lut_3_lut/A->scanner1/i651_2_lut_3_lut/Z
                                          SLICE_R17C6C       B0_TO_F0_DELAY      0.449                 13.482  7       
scanner1/R_press[2]                                          NET DELAY           2.763                 16.245  7       
bank/i2_3_lut_adj_21/A->bank/i2_3_lut_adj_21/Z
                                          SLICE_R16C5B       D0_TO_F0_DELAY      0.476                 16.721  3       
bank/n14_adj_135                                             NET DELAY           0.304                 17.025  3       
bank/i688_3_lut/A->bank/i688_3_lut/Z      SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 17.474  6       
bank/n714                                                    NET DELAY           3.542                 21.016  6       
bank.i610_2_lut_3_lut/C->bank.i610_2_lut_3_lut/Z
                                          SLICE_R18C4B       C0_TO_F0_DELAY      0.476                 21.492  1       
bank/n718                                                    NET DELAY           0.304                 21.796  1       
bank/i549_4_lut/D->bank/i549_4_lut/Z      SLICE_R18C4B       C1_TO_F1_DELAY      0.449                 22.245  1       
bank/n657                                                    NET DELAY           3.252                 25.497  1       
bank/s1_i0_i0/SR                                             ENDPOINT            0.000                 25.497  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i0/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(25.496)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  146.139  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R17C3C)
Path End         : bank/s1_i0_i2/D  (SLICE_R16C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.254 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R17C3C       CLK_TO_Q1_DELAY     1.388                  6.887  4       
scanner1/sync_R[0]                                           NET DELAY           3.212                 10.099  4       
scanner1/i3_3_lut_4_lut/C->scanner1/i3_3_lut_4_lut/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.449                 10.548  18      
scanner1/n19                                                 NET DELAY           2.485                 13.033  18      
scanner1/i651_2_lut_3_lut/A->scanner1/i651_2_lut_3_lut/Z
                                          SLICE_R17C6C       B0_TO_F0_DELAY      0.449                 13.482  7       
scanner1/R_press[2]                                          NET DELAY           2.763                 16.245  7       
bank/i2_3_lut_adj_21/A->bank/i2_3_lut_adj_21/Z
                                          SLICE_R16C5B       D0_TO_F0_DELAY      0.476                 16.721  3       
bank/n14_adj_135                                             NET DELAY           0.304                 17.025  3       
bank/i688_3_lut/A->bank/i688_3_lut/Z      SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 17.474  6       
bank/n714                                                    NET DELAY           2.763                 20.237  6       
bank/i3_4_lut/C->bank/i3_4_lut/Z          SLICE_R16C4D       D1_TO_F1_DELAY      0.476                 20.713  1       
bank/n2053                                                   NET DELAY           0.000                 20.713  1       
bank/s1_i0_i2/D                                              ENDPOINT            0.000                 20.713  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i2/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.712)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.254  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_226__i15/Q  (SLICE_R22C9A)
Path End         : counter1/count_226__i23/SR  (SLICE_R22C10A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.351 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter1/count_226__i15/CK   counter1/count_226__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_226__i15/CK->counter1/count_226__i15/Q
                                          SLICE_R22C9A       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter1/count[15]                                           NET DELAY           3.846                 10.733  2       
counter1/i14_4_lut/A->counter1/i14_4_lut/Z
                                          SLICE_R19C8A       A0_TO_F0_DELAY      0.449                 11.182  1       
counter1/n34                                                 NET DELAY           2.763                 13.945  1       
counter1/i1_4_lut/D->counter1/i1_4_lut/Z  SLICE_R21C8B       D0_TO_F0_DELAY      0.476                 14.421  1       
counter1/n6                                                  NET DELAY           0.304                 14.725  1       
counter1/i4_4_lut/D->counter1/i4_4_lut/Z  SLICE_R21C8B       C1_TO_F1_DELAY      0.476                 15.201  2       
counter1/n574                                                NET DELAY           0.304                 15.505  2       
counter1/i1422_2_lut/A->counter1/i1422_2_lut/Z
                                          SLICE_R21C8C       C0_TO_F0_DELAY      0.449                 15.954  13      
counter1/n294                                                NET DELAY           3.331                 19.285  13      
counter1/count_226__i23/SR                                   ENDPOINT            0.000                 19.285  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
counter1/count_226__i23/CK                                   CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(19.284)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.351  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_227__i3/Q  (SLICE_R22C3C)
Path End         : counter2/count_227__i23/SR  (SLICE_R22C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.721 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter2/count_227__i3/CK   counter2/count_227__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter2/count_227__i3/CK->counter2/count_227__i3/Q
                                          SLICE_R22C3C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter2/count[3]                                            NET DELAY           3.252                 10.139  2       
counter2/i14_4_lut/D->counter2/i14_4_lut/Z
                                          SLICE_R21C5B       A0_TO_F0_DELAY      0.449                 10.588  1       
counter2/n33                                                 NET DELAY           2.551                 13.139  1       
counter2/i18_4_lut/B->counter2/i18_4_lut/Z
                                          SLICE_R21C4B       A0_TO_F0_DELAY      0.476                 13.615  1       
counter2/n1175                                               NET DELAY           0.304                 13.919  1       
counter2/i4_4_lut/A->counter2/i4_4_lut/Z  SLICE_R21C4B       C1_TO_F1_DELAY      0.476                 14.395  2       
counter2/n10                                                 NET DELAY           0.304                 14.699  2       
counter2/i1425_2_lut_4_lut/B->counter2/i1425_2_lut_4_lut/Z
                                          SLICE_R21C4C       C0_TO_F0_DELAY      0.449                 15.148  13      
counter2/n297                                                NET DELAY           3.767                 18.915  13      
counter2/count_227__i23/SR                                   ENDPOINT            0.000                 18.915  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
counter2/count_227__i23/CK                                   CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.914)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.721  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter2/count_227__i14/D                |    1.913 ns 
counter2/count_227__i15/D                |    1.913 ns 
counter2/count_227__i16/D                |    1.913 ns 
counter2/count_227__i17/D                |    1.913 ns 
counter2/count_227__i18/D                |    1.913 ns 
counter2/count_227__i19/D                |    1.913 ns 
counter2/count_227__i20/D                |    1.913 ns 
counter2/count_227__i21/D                |    1.913 ns 
counter2/count_227__i22/D                |    1.913 ns 
counter2/count_227__i23/D                |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter2/count_227__i14/Q  (SLICE_R22C4D)
Path End         : counter2/count_227__i14/D  (SLICE_R22C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i13/CK   counter2/count_227__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_227__i14/CK->counter2/count_227__i14/Q
                                          SLICE_R22C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[14]                                           NET DELAY        0.882                  4.745  2       
counter2/count_227_add_4_15/C1->counter2/count_227_add_4_15/S1
                                          SLICE_R22C4D       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[14]                                            NET DELAY        0.000                  4.997  1       
counter2/count_227__i14/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i13/CK   counter2/count_227__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_227__i15/Q  (SLICE_R22C5A)
Path End         : counter2/count_227__i15/D  (SLICE_R22C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i15/CK   counter2/count_227__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_227__i15/CK->counter2/count_227__i15/Q
                                          SLICE_R22C5A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[15]                                           NET DELAY        0.882                  4.745  2       
counter2/count_227_add_4_17/C0->counter2/count_227_add_4_17/S0
                                          SLICE_R22C5A       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[15]                                            NET DELAY        0.000                  4.997  1       
counter2/count_227__i15/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i15/CK   counter2/count_227__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_227__i16/Q  (SLICE_R22C5A)
Path End         : counter2/count_227__i16/D  (SLICE_R22C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i15/CK   counter2/count_227__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_227__i16/CK->counter2/count_227__i16/Q
                                          SLICE_R22C5A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[16]                                           NET DELAY        0.882                  4.745  2       
counter2/count_227_add_4_17/C1->counter2/count_227_add_4_17/S1
                                          SLICE_R22C5A       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[16]                                            NET DELAY        0.000                  4.997  1       
counter2/count_227__i16/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i15/CK   counter2/count_227__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_227__i17/Q  (SLICE_R22C5B)
Path End         : counter2/count_227__i17/D  (SLICE_R22C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i17/CK   counter2/count_227__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_227__i17/CK->counter2/count_227__i17/Q
                                          SLICE_R22C5B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[17]                                           NET DELAY        0.882                  4.745  2       
counter2/count_227_add_4_19/C0->counter2/count_227_add_4_19/S0
                                          SLICE_R22C5B       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[17]                                            NET DELAY        0.000                  4.997  1       
counter2/count_227__i17/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i17/CK   counter2/count_227__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_227__i18/Q  (SLICE_R22C5B)
Path End         : counter2/count_227__i18/D  (SLICE_R22C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i17/CK   counter2/count_227__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_227__i18/CK->counter2/count_227__i18/Q
                                          SLICE_R22C5B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[18]                                           NET DELAY        0.882                  4.745  2       
counter2/count_227_add_4_19/C1->counter2/count_227_add_4_19/S1
                                          SLICE_R22C5B       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[18]                                            NET DELAY        0.000                  4.997  1       
counter2/count_227__i18/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i17/CK   counter2/count_227__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_227__i19/Q  (SLICE_R22C5C)
Path End         : counter2/count_227__i19/D  (SLICE_R22C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i19/CK   counter2/count_227__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_227__i19/CK->counter2/count_227__i19/Q
                                          SLICE_R22C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[19]                                           NET DELAY        0.882                  4.745  2       
counter2/count_227_add_4_21/C0->counter2/count_227_add_4_21/S0
                                          SLICE_R22C5C       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[19]                                            NET DELAY        0.000                  4.997  1       
counter2/count_227__i19/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i19/CK   counter2/count_227__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_227__i20/Q  (SLICE_R22C5C)
Path End         : counter2/count_227__i20/D  (SLICE_R22C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i19/CK   counter2/count_227__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_227__i20/CK->counter2/count_227__i20/Q
                                          SLICE_R22C5C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[20]                                           NET DELAY        0.882                  4.745  2       
counter2/count_227_add_4_21/C1->counter2/count_227_add_4_21/S1
                                          SLICE_R22C5C       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[20]                                            NET DELAY        0.000                  4.997  1       
counter2/count_227__i20/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i19/CK   counter2/count_227__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_227__i21/Q  (SLICE_R22C5D)
Path End         : counter2/count_227__i21/D  (SLICE_R22C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i21/CK   counter2/count_227__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_227__i21/CK->counter2/count_227__i21/Q
                                          SLICE_R22C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[21]                                           NET DELAY        0.882                  4.745  2       
counter2/count_227_add_4_23/C0->counter2/count_227_add_4_23/S0
                                          SLICE_R22C5D       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[21]                                            NET DELAY        0.000                  4.997  1       
counter2/count_227__i21/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i21/CK   counter2/count_227__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_227__i22/Q  (SLICE_R22C5D)
Path End         : counter2/count_227__i22/D  (SLICE_R22C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i21/CK   counter2/count_227__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_227__i22/CK->counter2/count_227__i22/Q
                                          SLICE_R22C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[22]                                           NET DELAY        0.882                  4.745  2       
counter2/count_227_add_4_23/C1->counter2/count_227_add_4_23/S1
                                          SLICE_R22C5D       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[22]                                            NET DELAY        0.000                  4.997  1       
counter2/count_227__i22/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_227__i21/CK   counter2/count_227__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_227__i23/Q  (SLICE_R22C6A)
Path End         : counter2/count_227__i23/D  (SLICE_R22C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
counter2/count_227__i23/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_227__i23/CK->counter2/count_227__i23/Q
                                          SLICE_R22C6A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[23]                                           NET DELAY        0.882                  4.745  2       
counter2/count_227_add_4_25/C0->counter2/count_227_add_4_25/S0
                                          SLICE_R22C6A       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[23]                                            NET DELAY        0.000                  4.997  1       
counter2/count_227__i23/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
counter2/count_227__i23/CK                                   CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



