
---------- Begin Simulation Statistics ----------
final_tick                               256681047000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81487                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738308                       # Number of bytes of host memory used
host_op_rate                                    81787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3502.05                       # Real time elapsed on the host
host_tick_rate                               73294572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285371873                       # Number of instructions simulated
sim_ops                                     286421301                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.256681                       # Number of seconds simulated
sim_ticks                                256681047000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.175291                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               60223690                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            70705588                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13145466                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         66122907                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           5016818                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        5028207                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11389                       # Number of indirect misses.
system.cpu0.branchPred.lookups               81685864                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6832                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262447                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7091203                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37543253                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1140132                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787822                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      151524299                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243858940                       # Number of instructions committed
system.cpu0.commit.committedOps             244121363                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    489390203                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.498828                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.989465                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    350555367     71.63%     71.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     73111131     14.94%     86.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41912079      8.56%     95.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     17027677      3.48%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2601159      0.53%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2299222      0.47%     99.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       122811      0.03%     99.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       620625      0.13%     99.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1140132      0.23%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    489390203                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7441084                       # Number of function calls committed.
system.cpu0.commit.int_insts                231985667                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23474717                       # Number of loads committed
system.cpu0.commit.membars                     524898                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524907      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184457559     75.56%     75.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23474998      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9398178      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244121363                       # Class of committed instruction
system.cpu0.commit.refs                      33135371                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243858940                       # Number of Instructions Simulated
system.cpu0.committedOps                    244121363                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.104464                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.104464                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            196417257                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6056302                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            52489396                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             428099159                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                76642279                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                224714917                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7092046                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12307525                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6394977                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   81685864                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 59168741                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    430439247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               485877                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     485521960                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          217                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26292686                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159172                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          67675475                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          65240508                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.946082                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         511261476                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.950169                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.271476                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               239537150     46.85%     46.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               159434783     31.18%     78.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61637850     12.06%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                24800800      4.85%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9500074      1.86%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7451701      1.46%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8889167      1.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1707      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8244      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           511261476                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 59971187                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18780561                       # number of floating regfile writes
system.cpu0.idleCycles                        1930816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7875701                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                56631545                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.702890                       # Inst execution rate
system.cpu0.iew.exec_refs                    53502471                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13362195                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              181128826                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             41580583                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263238                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1818769                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16705028                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          395642903                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             40140276                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6722332                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            360717847                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                778715                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               466656                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7092046                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2528294                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        25617                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1592815                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8334                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1472                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          384                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18105866                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7044374                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1472                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       318331                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7557370                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277656470                       # num instructions consuming a value
system.cpu0.iew.wb_count                    358150340                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819062                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227417869                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.697887                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     358690952                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               412500806                       # number of integer regfile reads
system.cpu0.int_regfile_writes              275189160                       # number of integer regfile writes
system.cpu0.ipc                              0.475180                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.475180                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525093      0.14%      0.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            277795267     75.60%     75.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18565      0.01%     75.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33056      0.01%     75.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            9067895      2.47%     78.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           16386542      4.46%     82.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4867704      1.32%     84.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4533153      1.23%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            40514563     11.03%     96.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           13373844      3.64%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         324460      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             367440180                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               35181727                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           70361519                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     35166947                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          48151559                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2673283                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007275                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2553619     95.52%     95.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6372      0.24%     95.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  12355      0.46%     96.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  873      0.03%     96.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                 1020      0.04%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   36      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     96.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 93536      3.50%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5466      0.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             334406643                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1180254805                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    322983393                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        499013820                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 394854651                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                367440180                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788252                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      151521536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1801206                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           430                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     46777499                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    511261476                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.718693                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.168081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          302435519     59.15%     59.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          121548577     23.77%     82.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           53486254     10.46%     93.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14432670      2.82%     96.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9146550      1.79%     98.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5092366      1.00%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2852675      0.56%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1677915      0.33%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             588950      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      511261476                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.715989                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2353406                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          801996                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            41580583                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16705028                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               52978749                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       513192292                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      169804                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              189034645                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200375435                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5408357                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                90204480                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                917690                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                38719                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            544189134                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             413845607                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          335854946                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                216199026                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                481106                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7092046                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              8709130                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               135479506                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         63484853                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       480704281                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22149                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               562                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14256166                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           560                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   883893874                       # The number of ROB reads
system.cpu0.rob.rob_writes                  813163997                       # The number of ROB writes
system.cpu0.timesIdled                          18210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  149                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.421133                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3731224                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3869716                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           646225                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4930344                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             43526                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          50063                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6537                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6003074                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4519                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262265                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           617339                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3418228                       # Number of branches committed
system.cpu1.commit.bw_lim_events                86267                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787038                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5788765                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14288089                       # Number of instructions committed
system.cpu1.commit.committedOps              14550419                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    119631490                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.121627                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.565290                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    112060395     93.67%     93.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3961464      3.31%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1492180      1.25%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1410881      1.18%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       467622      0.39%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       116265      0.10%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        24909      0.02%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11507      0.01%     99.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        86267      0.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    119631490                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60514                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13497873                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3736311                       # Number of loads committed
system.cpu1.commit.membars                     524550                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524550      3.61%      3.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8707265     59.84%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3998570     27.48%     90.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1319342      9.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14550419                       # Class of committed instruction
system.cpu1.commit.refs                       5317936                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14288089                       # Number of Instructions Simulated
system.cpu1.committedOps                     14550419                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.521331                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.521331                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            103703974                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                29543                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3445547                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22742299                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3696596                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11872573                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                617728                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                53968                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               793286                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6003074                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2840923                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    116803573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               190887                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23824013                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1293228                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049305                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3233969                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3774750                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.195674                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         120684157                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.199584                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.594115                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               104109941     86.27%     86.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11724003      9.71%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3205267      2.66%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1002021      0.83%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  342047      0.28%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  241012      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52508      0.04%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1130      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6228      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           120684157                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       8                       # number of floating regfile writes
system.cpu1.idleCycles                        1069384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              641644                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4096683                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.149290                       # Inst execution rate
system.cpu1.iew.exec_refs                     6374427                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1959340                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               97502749                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4972160                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262730                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           567251                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2325781                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20337095                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4415087                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           773586                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18176571                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                122383                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               308236                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                617728                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               843461                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        11530                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          154242                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6608                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          779                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          421                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1235849                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       744156                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           779                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       298947                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        342697                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8503620                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17781783                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777951                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6615403                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.146047                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17804150                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22822254                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11522316                       # number of integer regfile writes
system.cpu1.ipc                              0.117353                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.117353                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524629      2.77%      2.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11769576     62.11%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 646      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4877892     25.74%     90.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1777350      9.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18950157                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     40                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 74                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     132072                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006969                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  41733     31.60%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     31.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 85403     64.66%     96.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 4930      3.73%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18557560                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158762297                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17781757                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         26124136                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19549774                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18950157                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787321                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5786675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            45828                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           283                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3045239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    120684157                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.157023                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.539792                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          107947261     89.45%     89.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8777148      7.27%     96.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2461344      2.04%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             977850      0.81%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             388413      0.32%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              58019      0.05%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              53601      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12750      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               7771      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      120684157                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.155644                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2289216                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          755690                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4972160                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2325781                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     79                       # number of misc regfile reads
system.cpu1.numCycles                       121753541                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   391605097                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              100976598                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9318170                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2280476                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4330342                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                229553                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  790                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             27983158                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21854121                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13724502                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11790294                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                235915                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                617728                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2961745                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4406332                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        27983140                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7450                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               287                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3954780                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           284                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   139883926                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41731975                       # The number of ROB writes
system.cpu1.timesIdled                           9887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.640701                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3482474                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3679679                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           606791                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4624869                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             43166                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          50014                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6848                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5598970                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4433                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262261                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           576994                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3226811                       # Number of branches committed
system.cpu2.commit.bw_lim_events                81364                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787029                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5306853                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13681799                       # Number of instructions committed
system.cpu2.commit.committedOps              13944131                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    118276005                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.117895                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.556524                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    111012540     93.86%     93.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3807576      3.22%     97.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1429204      1.21%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1347422      1.14%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       449277      0.38%     99.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       114669      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        23155      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10798      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        81364      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    118276005                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               59033                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12936205                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3595636                       # Number of loads committed
system.cpu2.commit.membars                     524556                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524556      3.76%      3.76% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8308431     59.58%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3857891     27.67%     91.02% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1252561      8.98%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13944131                       # Class of committed instruction
system.cpu2.commit.refs                       5110476                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13681799                       # Number of Instructions Simulated
system.cpu2.committedOps                     13944131                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.797721                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.797721                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            103430620                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                30262                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3220400                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21509225                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3449245                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 11015871                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                577381                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                54216                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               774895                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5598970                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2628001                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    115623731                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               174815                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22500415                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1214356                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046515                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3017056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3525640                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.186929                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         119248012                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.190889                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.584749                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               103676626     86.94%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10915161      9.15%     96.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3107864      2.61%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  928377      0.78%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  328448      0.28%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  230540      0.19%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53103      0.04%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1181      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6712      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           119248012                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                       8                       # number of floating regfile writes
system.cpu2.idleCycles                        1120632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              600138                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3842342                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.143593                       # Inst execution rate
system.cpu2.iew.exec_refs                     6098103                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1863082                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               97347242                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4721418                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262704                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           529591                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2190728                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19248892                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4235021                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           716400                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17284037                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108597                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               317619                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                577381                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               836649                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        11689                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          146332                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6062                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          875                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          383                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1125782                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       675888                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           875                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       276898                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        323240                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8225469                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16914486                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.780506                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6420024                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.140522                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16933301                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21724210                       # number of integer regfile reads
system.cpu2.int_regfile_writes               11001435                       # number of integer regfile writes
system.cpu2.ipc                              0.113666                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.113666                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524628      2.91%      2.91% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11121396     61.78%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 646      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4678909     25.99%     90.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1674791      9.30%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18000437                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     43                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 80                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     130274                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007237                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  43368     33.29%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 82242     63.13%     96.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 4658      3.58%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17606040                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         155422546                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16914460                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24554037                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18461589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18000437                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787303                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5304760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            43466                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           274                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2760516                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    119248012                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.150950                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.531817                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          107194041     89.89%     89.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8278040      6.94%     96.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2342567      1.96%     98.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             926400      0.78%     99.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             379053      0.32%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              53086      0.04%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              54964      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              12251      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7610      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      119248012                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.149544                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2174131                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          701113                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4721418                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2190728                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     72                       # number of misc regfile reads
system.cpu2.numCycles                       120368644                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   392988463                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              100884412                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8969340                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2159698                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4020713                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                212177                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1115                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26472556                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20672352                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13052032                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10930787                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                187811                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                577381                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2827575                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4082692                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26472538                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7144                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               284                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3912956                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           278                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   137445248                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39474920                       # The number of ROB writes
system.cpu2.timesIdled                          10164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.754211                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3440153                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3630607                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           598418                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4581051                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             42250                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          49268                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7018                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5537256                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4506                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262269                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           570251                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3181989                       # Number of branches committed
system.cpu3.commit.bw_lim_events                80223                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787080                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5294495                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13543045                       # Number of instructions committed
system.cpu3.commit.committedOps              13805388                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    118169374                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.116827                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.554336                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    110982022     93.92%     93.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3767618      3.19%     97.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1410886      1.19%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1335106      1.13%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       444395      0.38%     99.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       114640      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        23272      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        11212      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        80223      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    118169374                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               58978                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12810626                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3567137                       # Number of loads committed
system.cpu3.commit.membars                     524560                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524560      3.80%      3.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8212985     59.49%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3829400     27.74%     91.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1237751      8.97%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13805388                       # Class of committed instruction
system.cpu3.commit.refs                       5067175                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13543045                       # Number of Instructions Simulated
system.cpu3.committedOps                     13805388                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.881776                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.881776                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            103553354                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                28668                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3182341                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21338002                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3361511                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10879744                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                570652                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                51954                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               769851                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5537256                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2593774                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    115549132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               172070                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22313012                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1197638                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046034                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2987160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3482403                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.185499                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         119135112                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.189497                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.578296                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               103667324     87.02%     87.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10767652      9.04%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3149354      2.64%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  995003      0.84%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  330828      0.28%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  163540      0.14%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53338      0.04%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1250      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6823      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           119135112                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu3.idleCycles                        1151186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              593471                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3798413                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.142614                       # Inst execution rate
system.cpu3.iew.exec_refs                     6060991                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1849110                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               97879332                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4684132                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262767                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           524750                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2173875                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19097939                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4211881                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           706480                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17154554                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                184189                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               214845                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                570652                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               865567                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        12291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          144190                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         6149                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          836                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          415                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1116995                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       673837                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           836                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       273905                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        319566                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8198026                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16780187                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.780724                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6400393                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.139502                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16798566                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21565385                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10925184                       # number of integer regfile writes
system.cpu3.ipc                              0.112590                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.112590                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524650      2.94%      2.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11022103     61.71%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 643      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4653444     26.05%     90.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1660128      9.29%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17861034                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     42                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 78                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     131559                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007366                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  45043     34.24%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     34.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 82504     62.71%     96.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 4006      3.05%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17467901                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155032648                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16780160                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24390884                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18310570                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17861034                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787369                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5292550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            43987                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           289                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2743348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    119135112                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.149923                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.531166                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          107201083     89.98%     89.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8177531      6.86%     96.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2329884      1.96%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             916440      0.77%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             380303      0.32%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              53711      0.05%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              56425      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              11782      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               7953      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      119135112                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.148488                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2156169                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          694627                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4684132                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2173875                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     90                       # number of misc regfile reads
system.cpu3.numCycles                       120286298                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   393071601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              101209652                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8890234                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               1955307                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3925007                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                186722                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1339                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26269803                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20510748                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12963171                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10751293                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                220346                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                570652                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2670493                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4072937                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26269785                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8015                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               326                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  4017489                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           320                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   137188462                       # The number of ROB reads
system.cpu3.rob.rob_writes                   39166369                       # The number of ROB writes
system.cpu3.timesIdled                          10462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3623468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7064232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       293242                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       193628                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3774319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3505082                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7574486                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3698710                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2156538                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2055982                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1384572                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              447                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            223                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1466433                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1466414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2156538                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            36                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10687184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10687184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    363451840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               363451840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              578                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3623677                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3623677    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3623677                       # Request fanout histogram
system.membus.respLayer1.occupancy        19152422500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16259097502                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 85                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4559460593.023255                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   29474408818.375210                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           42     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      2.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 193334977000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    60624241500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 196056805500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2614197                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2614197                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2614197                       # number of overall hits
system.cpu2.icache.overall_hits::total        2614197                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        13804                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         13804                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        13804                       # number of overall misses
system.cpu2.icache.overall_misses::total        13804                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1116886500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1116886500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1116886500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1116886500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2628001                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2628001                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2628001                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2628001                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005253                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005253                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005253                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005253                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 80910.352072                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 80910.352072                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 80910.352072                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 80910.352072                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          319                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   106.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9572                       # number of writebacks
system.cpu2.icache.writebacks::total             9572                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4200                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4200                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4200                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4200                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         9604                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9604                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         9604                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9604                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    840698000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    840698000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    840698000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    840698000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003654                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003654                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003654                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003654                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 87536.234902                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 87536.234902                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 87536.234902                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 87536.234902                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9572                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2614197                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2614197                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        13804                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        13804                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1116886500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1116886500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2628001                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2628001                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005253                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005253                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 80910.352072                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 80910.352072                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4200                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4200                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         9604                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9604                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    840698000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    840698000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 87536.234902                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 87536.234902                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.438352                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2564241                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9572                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           267.889783                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        440014500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.438352                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.951199                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.951199                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5265606                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5265606                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4596393                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4596393                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4596393                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4596393                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       684126                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        684126                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       684126                       # number of overall misses
system.cpu2.dcache.overall_misses::total       684126                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  65389998655                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  65389998655                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  65389998655                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  65389998655                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5280519                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5280519                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5280519                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5280519                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.129557                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.129557                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.129557                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.129557                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 95581.806064                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95581.806064                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 95581.806064                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95581.806064                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       761867                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       329998                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10077                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2150                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    75.604545                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   153.487442                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       553935                       # number of writebacks
system.cpu2.dcache.writebacks::total           553935                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       347992                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       347992                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       347992                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       347992                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336134                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336134                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336134                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336134                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  33884243450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  33884243450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  33884243450                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  33884243450                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063655                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063655                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063655                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063655                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 100805.760352                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100805.760352                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 100805.760352                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100805.760352                       # average overall mshr miss latency
system.cpu2.dcache.replacements                553935                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3552830                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3552830                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       475250                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       475250                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  43583547500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43583547500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4028080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4028080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117984                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117984                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91706.570226                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91706.570226                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       280764                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       280764                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194486                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194486                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  18208189000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18208189000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048283                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048283                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 93622.106476                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93622.106476                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1043563                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1043563                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       208876                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       208876                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21806451155                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21806451155                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1252439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1252439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.166775                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.166775                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 104399.026959                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 104399.026959                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        67228                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        67228                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141648                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141648                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15676054450                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15676054450                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.113098                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.113098                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 110669.084279                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 110669.084279                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          136                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          136                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           52                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       874000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       874000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.276596                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.276596                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 16807.692308                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16807.692308                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           27                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           25                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       317500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       317500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.132979                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.132979                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        12700                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12700                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           59                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       443000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       443000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.457364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.457364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7508.474576                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7508.474576                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           58                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       393000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       393000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.449612                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.449612                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6775.862069                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6775.862069                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       112500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       112500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       104500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       104500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9161                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9161                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253100                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253100                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  24363646500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  24363646500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262261                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262261                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965069                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965069                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 96260.950217                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 96260.950217                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253100                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253100                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  24110546500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  24110546500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965069                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965069                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 95260.950217                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 95260.950217                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.148653                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5194842                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589148                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.817550                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        440026000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.148653                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.942145                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.942145                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11675369                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11675369                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 91                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           46                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4262830478.260870                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   28497505082.759651                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           45     97.83%     97.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      2.17%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        59000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 193333712500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             46                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    60590845000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 196090202000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2579978                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2579978                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2579978                       # number of overall hits
system.cpu3.icache.overall_hits::total        2579978                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        13796                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         13796                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        13796                       # number of overall misses
system.cpu3.icache.overall_misses::total        13796                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1132739000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1132739000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1132739000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1132739000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2593774                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2593774                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2593774                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2593774                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005319                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005319                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005319                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005319                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 82106.335170                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 82106.335170                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 82106.335170                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 82106.335170                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         9634                       # number of writebacks
system.cpu3.icache.writebacks::total             9634                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4130                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4130                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4130                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4130                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         9666                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9666                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         9666                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9666                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    860128000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    860128000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    860128000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    860128000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003727                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003727                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003727                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003727                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 88984.895510                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 88984.895510                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 88984.895510                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 88984.895510                       # average overall mshr miss latency
system.cpu3.icache.replacements                  9634                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2579978                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2579978                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        13796                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        13796                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1132739000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1132739000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2593774                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2593774                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005319                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005319                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 82106.335170                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 82106.335170                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4130                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4130                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         9666                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9666                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    860128000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    860128000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003727                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003727                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 88984.895510                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 88984.895510                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.943970                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2532858                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9634                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           262.908242                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        447792500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.943970                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998249                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998249                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5197214                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5197214                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4551632                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4551632                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4551632                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4551632                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       688379                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        688379                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       688379                       # number of overall misses
system.cpu3.dcache.overall_misses::total       688379                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  65956338093                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  65956338093                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  65956338093                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  65956338093                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5240011                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5240011                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5240011                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5240011                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.131370                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.131370                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.131370                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.131370                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 95813.989231                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 95813.989231                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 95813.989231                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 95813.989231                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       781128                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       370586                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10277                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2602                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    76.007395                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   142.423520                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       553985                       # number of writebacks
system.cpu3.dcache.writebacks::total           553985                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       352218                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       352218                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       352218                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       352218                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       336161                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       336161                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       336161                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       336161                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  33928495479                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  33928495479                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  33928495479                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  33928495479                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064153                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064153                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064153                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064153                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 100929.303158                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100929.303158                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 100929.303158                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100929.303158                       # average overall mshr miss latency
system.cpu3.dcache.replacements                553985                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3522215                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3522215                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       480188                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       480188                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  44222274500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  44222274500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4002403                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4002403                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.119975                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.119975                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92093.668521                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92093.668521                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       285702                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       285702                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194486                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194486                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  18286672000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18286672000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048592                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048592                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 94025.647090                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94025.647090                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1029417                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1029417                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       208191                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       208191                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21734063593                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21734063593                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1237608                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1237608                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.168220                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.168220                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 104394.827793                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 104394.827793                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        66516                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        66516                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141675                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141675                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15641823479                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15641823479                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114475                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114475                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 110406.377124                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 110406.377124                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           58                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       861500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       861500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.268519                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.268519                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 14853.448276                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 14853.448276                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           27                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           31                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       260000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       260000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.143519                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.143519                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8387.096774                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8387.096774                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           71                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           70                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       541500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       541500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.496454                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.496454                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7735.714286                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7735.714286                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           64                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       481500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       481500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.453901                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.453901                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7523.437500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7523.437500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        60000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        60000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9110                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9110                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253159                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253159                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  24395673000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  24395673000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262269                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262269                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965265                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965265                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 96365.023562                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 96365.023562                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253159                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253159                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  24142514000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  24142514000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965265                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965265                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 95365.023562                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 95365.023562                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.670835                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5150123                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           589223                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.740533                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        447804000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.670835                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989714                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989714                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11594525                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11594525                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12129357.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19065643.786041                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     47893000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   256596141500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     84905500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     59145405                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        59145405                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     59145405                       # number of overall hits
system.cpu0.icache.overall_hits::total       59145405                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23336                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23336                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23336                       # number of overall misses
system.cpu0.icache.overall_misses::total        23336                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1813442994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1813442994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1813442994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1813442994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     59168741                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     59168741                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     59168741                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     59168741                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000394                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000394                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000394                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000394                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77710.104302                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77710.104302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77710.104302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77710.104302                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5169                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    89.120690                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        17942                       # number of writebacks
system.cpu0.icache.writebacks::total            17942                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5360                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5360                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5360                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5360                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        17976                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        17976                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        17976                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        17976                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1458259996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1458259996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1458259996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1458259996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 81122.607699                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 81122.607699                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 81122.607699                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 81122.607699                       # average overall mshr miss latency
system.cpu0.icache.replacements                 17942                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     59145405                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       59145405                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23336                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23336                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1813442994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1813442994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     59168741                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     59168741                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000394                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000394                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77710.104302                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77710.104302                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5360                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5360                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        17976                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        17976                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1458259996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1458259996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 81122.607699                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 81122.607699                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999760                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           59163270                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            17942                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3297.473526                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999760                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        118355456                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       118355456                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40446341                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40446341                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40446341                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40446341                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7376379                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7376379                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      7376379                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7376379                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 447720184096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 447720184096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 447720184096                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 447720184096                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47822720                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47822720                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47822720                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47822720                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.154244                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.154244                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.154244                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.154244                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 60696.472361                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60696.472361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 60696.472361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60696.472361                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1839953                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       382699                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            23893                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2628                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    77.008036                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   145.623668                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2002951                       # number of writebacks
system.cpu0.dcache.writebacks::total          2002951                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5591301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5591301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5591301                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5591301                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785078                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785078                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785078                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785078                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 129383278322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 129383278322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 129383278322                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 129383278322                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.037327                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037327                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.037327                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037327                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 72480.462099                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72480.462099                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 72480.462099                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72480.462099                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2002951                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     31394931                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31394931                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7029901                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7029901                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 415828357000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 415828357000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     38424832                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     38424832                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.182952                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.182952                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59151.381648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59151.381648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5439561                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5439561                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1590340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1590340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 109793013000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 109793013000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.041388                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041388                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69037.446710                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69037.446710                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9051410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9051410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       346478                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       346478                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31891827096                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31891827096                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9397888                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9397888                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 92045.749214                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92045.749214                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       151740                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       151740                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194738                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194738                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19590265322                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19590265322                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020721                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020721                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 100598.061611                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 100598.061611                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          294                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          294                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           52                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1875000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1875000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.150289                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.150289                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36057.692308                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36057.692308                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           36                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1014500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1014500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.046243                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.046243                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 63406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          252                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          252                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           67                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       532500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       532500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          319                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          319                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.210031                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.210031                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7947.761194                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7947.761194                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           67                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       465500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       465500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.210031                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.210031                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6947.761194                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6947.761194                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9430                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9430                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       253017                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       253017                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  24375489000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  24375489000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262447                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262447                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.964069                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.964069                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 96339.332930                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 96339.332930                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       253017                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       253017                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  24122472000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  24122472000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.964069                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.964069                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 95339.332930                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 95339.332930                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.775920                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           42494193                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2037921                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.851737                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.775920                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         98209616                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        98209616                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2209                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               34051                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1121                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               13582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1152                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               12796                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1131                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               12999                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79041                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2209                       # number of overall hits
system.l2.overall_hits::.cpu0.data              34051                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1121                       # number of overall hits
system.l2.overall_hits::.cpu1.data              13582                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1152                       # number of overall hits
system.l2.overall_hits::.cpu2.data              12796                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1131                       # number of overall hits
system.l2.overall_hits::.cpu3.data              12999                       # number of overall hits
system.l2.overall_hits::total                   79041                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1968599                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            545858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              8452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            541336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              8535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            541099                       # number of demand (read+write) misses
system.l2.demand_misses::total                3637669                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15766                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1968599                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8024                       # number of overall misses
system.l2.overall_misses::.cpu1.data           545858                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             8452                       # number of overall misses
system.l2.overall_misses::.cpu2.data           541336                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             8535                       # number of overall misses
system.l2.overall_misses::.cpu3.data           541099                       # number of overall misses
system.l2.overall_misses::total               3637669                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1405008000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 149775419500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    771387500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57079801500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    811754000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56739463000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    831304000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  56811123500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     324225261000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1405008000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 149775419500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    771387500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57079801500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    811754000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56739463000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    831304000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  56811123500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    324225261000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           17975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2002650                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          559440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            9604                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          554132                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            9666                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          554098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3716710                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          17975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2002650                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         559440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           9604                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         554132                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           9666                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         554098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3716710                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.877107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.982997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.877419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.975722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.880050                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.976908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.882992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.976540                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.978734                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.877107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.982997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.877419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.975722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.880050                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.976908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.882992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.976540                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.978734                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89116.326272                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76082.238943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96135.032403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104568.956578                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96042.830099                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104813.762617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97399.414177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104992.105881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89129.951351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89116.326272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76082.238943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96135.032403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104568.956578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96042.830099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104813.762617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97399.414177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104992.105881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89129.951351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2055982                       # number of writebacks
system.l2.writebacks::total                   2055982                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            750                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2691                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            856                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2904                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            907                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2835                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            875                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2898                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               14716                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           750                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2691                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           856                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2904                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           907                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2835                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           875                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2898                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              14716                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1965908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       542954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       538501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       538201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3622953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1965908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       542954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       538501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       538201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3622953                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1194926001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 129982571501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    634526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51499056001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    669333500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51205128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    687910500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  51277472002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 287150923505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1194926001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 129982571501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    634526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51499056001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    669333500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51205128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    687910500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  51277472002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 287150923505                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.835382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.981653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.783816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.970531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.785610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.971792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.792468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.971310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.974774                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.835382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.981653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.783816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.970531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.785610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.971792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.792468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.971310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.974774                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79576.851425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66118.338956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88522.042411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94849.758913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88712.193506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95088.269103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89805.548303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95275.690684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79258.804490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79576.851425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66118.338956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88522.042411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94849.758913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88712.193506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95088.269103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89805.548303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95275.690684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79258.804490                       # average overall mshr miss latency
system.l2.replacements                        7133221                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2087022                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2087022                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2087022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2087022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1425767                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1425767                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1425768                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1425768                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 77                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        34500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        34500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.950000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.962500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1437.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   448.051948                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       486000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       380500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       418000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       260000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1544500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.950000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.962500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20026.315789                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19904.761905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20058.441558                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       183500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       158500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       163000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       180500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       685500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.850000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20388.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20161.764706                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4619                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4331                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             4350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26663                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         399266                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         356102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         355526                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         355520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1466414                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  42680212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  39003398500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38975391000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  38973116500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  159632118000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360721                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       359857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       359870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1493077                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.967615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.987195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.987965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.987912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982142                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106896.685418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109528.726320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109627.399965                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109622.852441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108858.833863                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       399266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       356102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       355526                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       355520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1466414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38687552000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  35442378500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  35420131000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  35417916500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 144967978000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.967615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.987195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.987965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.987912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96896.685418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99528.726320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99627.399965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99622.852441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98858.833863                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1131                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         8452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         8535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40777                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1405008000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    771387500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    811754000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    831304000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3819453500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        17975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         9604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         9666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          46390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.877107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.877419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.880050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.882992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.879004                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89116.326272                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96135.032403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96042.830099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97399.414177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93666.858768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          750                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          856                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          907                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          875                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3388                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1194926001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    634526000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    669333500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    687910500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3186696001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.835382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.783816                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.785610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.792468                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.805971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79576.851425                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88522.042411                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88712.193506                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89805.548303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85230.843323                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        20688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         8963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         8465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         8649                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1569333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       189756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       185810                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       185579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2130478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 107095207500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18076403000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  17764072000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  17838007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 160773689500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       194228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2177243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.986989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.954896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.956428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.955470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 68242.500158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 95261.298720                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 95603.422851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 96120.827249                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75463.670359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2691                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2904                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2835                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2898                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11328                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1566642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       186852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       182975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       182681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2119150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  91295019501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16056677501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15784997000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15859555502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 138996249504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.985296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.940283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.941835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.940549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.973318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 58274.334214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85932.596392                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 86268.599535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 86815.571964                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65590.566739                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              36                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.882353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.947368                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       290000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       141500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        96000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       180500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       708000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.882353                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20214.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20055.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999631                       # Cycle average of tags in use
system.l2.tags.total_refs                     7214714                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7133223                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.011424                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.306697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       14.018913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.187291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.058564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.040101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.058384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.759197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.564423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.707917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.219046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.034176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.011862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.024444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  64970551                       # Number of tag accesses
system.l2.tags.data_accesses                 64970551                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        960960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     125818112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        458752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      34749056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        482880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      34464064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        490240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      34444864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          231868928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       960960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       458752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       482880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       490240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2392832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    131582848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       131582848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1965908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         542954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         538501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         538201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3622952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2055982                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2055982                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3743790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        490172973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1787245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        135378348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1881245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        134268051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1909919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        134193250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             903334822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3743790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1787245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1881245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1909919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9322200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      512631725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            512631725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      512631725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3743790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       490172973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1787245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       135378348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1881245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       134268051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1909919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       134193250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1415966548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2049243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1469578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    529504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    525175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    525178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002017607250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       124761                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       124761                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7205826                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1929739                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3622952                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2055983                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3622952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2055983                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 536130                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6740                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             76812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             83496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            262007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            201484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            206399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            193695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            247990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            563031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            641129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            84625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            96397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            78075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            80149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            78649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            109215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            134007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            152450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            181094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            359176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            372536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            76318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            70277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69617                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  84583436250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15434110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142461348750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27401.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46151.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1779989                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1411284                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3622952                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2055983                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1365229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  702638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  551446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  313521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   82841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   30538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 139161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 145307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 143874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 142400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 140932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 142595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 147815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 137964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 134918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 131911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 129325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 127896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 128218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1944749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.021462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.925588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.913551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1301201     66.91%     66.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       354398     18.22%     85.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        80876      4.16%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36170      1.86%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22015      1.13%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16047      0.83%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12107      0.62%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9540      0.49%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112395      5.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1944749                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       124761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.740873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.921829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     97.785709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       124760    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        124761                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       124761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.425109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.403573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.866176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            99040     79.38%     79.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1923      1.54%     80.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20819     16.69%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2576      2.06%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              298      0.24%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               83      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        124761                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              197556608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34312320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               131149632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               231868928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            131582912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       769.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       510.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    903.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    512.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  256680943500                       # Total gap between requests
system.mem_ctrls.avgGap                      45198.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       960896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     94052992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       458752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     33888256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       482880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     33611200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       490240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     33611392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    131149632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3743540.908963177353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 366419699.075015842915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1787245.320064476691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 132024769.246012941003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1881245.248310055351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 130945390.759606808424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1909918.966475152411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 130946138.769645899534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 510943965.410893797874                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1965908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       542954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       538501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       538201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2055983                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    568138500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  54027940000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    331187500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28988609750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    350217500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28876457500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    363809000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  28954989000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6198571234000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37838.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27482.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46203.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53390.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46417.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53623.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47494.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53799.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3014894.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6921651660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3678918540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12360282480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6196750740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      20261607600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     111855821880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4371145920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       165646178820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.338566                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10260935250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8570900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 237849211750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6963949020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3701403915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9679626600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4500141120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      20261607600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77661868440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33166054080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       155934650775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.503564                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  85452058750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8570900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 162658088250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4651724154.761905                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   29825165657.378494                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           41     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      2.38%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       103500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 193334305000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61308632500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 195372414500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2828078                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2828078                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2828078                       # number of overall hits
system.cpu1.icache.overall_hits::total        2828078                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12845                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12845                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12845                       # number of overall misses
system.cpu1.icache.overall_misses::total        12845                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1048879000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1048879000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1048879000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1048879000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2840923                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2840923                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2840923                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2840923                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004521                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004521                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004521                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004521                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81656.597898                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81656.597898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81656.597898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81656.597898                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          122                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9113                       # number of writebacks
system.cpu1.icache.writebacks::total             9113                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3700                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3700                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3700                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3700                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9145                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9145                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9145                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9145                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    799018500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    799018500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    799018500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    799018500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003219                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003219                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003219                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003219                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 87372.170585                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87372.170585                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 87372.170585                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87372.170585                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9113                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2828078                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2828078                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12845                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12845                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1048879000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1048879000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2840923                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2840923                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004521                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004521                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81656.597898                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81656.597898                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3700                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3700                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9145                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9145                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    799018500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    799018500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003219                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003219                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 87372.170585                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87372.170585                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.192358                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2777010                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9113                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           304.730605                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        431956500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.192358                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974761                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974761                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5690991                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5690991                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4815919                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4815919                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4815919                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4815919                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       698884                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        698884                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       698884                       # number of overall misses
system.cpu1.dcache.overall_misses::total       698884                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  66054515847                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  66054515847                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  66054515847                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  66054515847                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5514803                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5514803                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5514803                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5514803                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.126729                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.126729                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.126729                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.126729                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94514.276828                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94514.276828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94514.276828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94514.276828                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       786134                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       218119                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            10665                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1429                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.711580                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   152.637509                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       559486                       # number of writebacks
system.cpu1.dcache.writebacks::total           559486                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       357502                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       357502                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       357502                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       357502                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       341382                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       341382                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       341382                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       341382                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  34272678008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  34272678008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  34272678008                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  34272678008                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061903                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061903                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061903                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061903                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100393.922374                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100393.922374                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100393.922374                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100393.922374                       # average overall mshr miss latency
system.cpu1.dcache.replacements                559486                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3708294                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3708294                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       487293                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       487293                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  44081111000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44081111000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4195587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4195587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.116144                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.116144                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90461.203013                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90461.203013                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       288373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       288373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       198920                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       198920                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18534842500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18534842500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047412                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047412                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93177.370300                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93177.370300                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1107625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1107625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       211591                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       211591                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21973404847                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21973404847                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1319216                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1319216                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.160391                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.160391                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103848.485271                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103848.485271                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        69129                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        69129                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142462                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142462                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15737835508                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15737835508                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107990                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107990                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110470.409709                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110470.409709                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          136                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          136                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       479000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       479000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.252747                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.252747                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 10413.043478                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10413.043478                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           28                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           76                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           61                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       444500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       444500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          137                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          137                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.445255                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.445255                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7286.885246                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7286.885246                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           60                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       392500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       392500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437956                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437956                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6541.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6541.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       170500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       170500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9073                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9073                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253192                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253192                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  24342722000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  24342722000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262265                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262265                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965405                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965405                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 96143.329963                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 96143.329963                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253192                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253192                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  24089530000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  24089530000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965405                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965405                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 95143.329963                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 95143.329963                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.137104                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5419644                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594481                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.116598                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        431968000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.137104                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.941784                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.941784                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12149286                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12149286                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 256681047000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2224614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4143004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1629505                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5077239                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             450                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           229                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            679                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632607                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         46390                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178225                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           38                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           38                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        53891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6043812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        27403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1713594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        28780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1697397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        28966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1697510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11291353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2298624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256357056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1168512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71609920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1227264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70914816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1235200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70915712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              475727104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7274312                       # Total snoops (count)
system.tol2bus.snoopTraffic                 140576896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10991180                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.407622                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.595785                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6941494     63.16%     63.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3773200     34.33%     97.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 161503      1.47%     98.95% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  75895      0.69%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  39088      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10991180                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7503773493                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885364838                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14867935                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         885508810                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14944486                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3058479528                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27342161                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         893402283                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14151521                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               685658871500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64642                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    64733                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12164.38                       # Real time elapsed on the host
host_tick_rate                               35265085                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786331086                       # Number of instructions simulated
sim_ops                                     787434651                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.428978                       # Number of seconds simulated
sim_ticks                                428977824500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.523027                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21602329                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21705860                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           720599                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22226239                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             38418                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          46584                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8166                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22575848                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6322                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12640                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           713587                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17545188                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1259708                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43781                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14343902                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125567064                       # Number of instructions committed
system.cpu0.commit.committedOps             125579913                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    839125354                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.149656                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.897421                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    804955425     95.93%     95.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15057541      1.79%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1582248      0.19%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       613195      0.07%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       489584      0.06%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       503358      0.06%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     11684564      1.39%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2979731      0.36%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1259708      0.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    839125354                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38185864                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               81014                       # Number of function calls committed.
system.cpu0.commit.int_insts                106120588                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34892880                       # Number of loads committed
system.cpu0.commit.membars                      23777                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24260      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68723006     54.72%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17059673     13.58%     68.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1773849      1.41%     69.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       454957      0.36%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       591588      0.47%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18437617     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        201870      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16467903     13.11%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1247555      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125579913                       # Class of committed instruction
system.cpu0.commit.refs                      36354945                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125567064                       # Number of Instructions Simulated
system.cpu0.committedOps                    125579913                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.772914                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.772914                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            802686909                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7176                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19271056                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             145700486                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8360147                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17505237                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                738835                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                11275                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12076807                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22575848                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2331566                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    836313152                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                23823                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     162136086                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          264                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1491778                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026546                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4308467                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21640747                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.190646                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         841367935                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.192727                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.603475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               730092609     86.77%     86.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86777613     10.31%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3497046      0.42%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                18910951      2.25%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  491171      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25551      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1461217      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  103789      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7988      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           841367935                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39502206                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37385359                       # number of floating regfile writes
system.cpu0.idleCycles                        9087040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              737910                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18581537                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.325733                       # Inst execution rate
system.cpu0.iew.exec_refs                   184549928                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1487245                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              360395326                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             38979894                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22568                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           351261                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1599286                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          139754070                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            183062683                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           622374                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            277021659                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2159196                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            272255582                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                738835                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            277377811                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13652077                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           25206                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          183                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24737                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4087014                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       137221                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24737                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       201391                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        536519                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106543644                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129322829                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.875112                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93237633                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152063                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129452203                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               291783255                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72045379                       # number of integer regfile writes
system.cpu0.ipc                              0.147647                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.147647                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26746      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             71870656     25.89%     25.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6585      0.00%     25.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  800      0.00%     25.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17162150      6.18%     32.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                467      0.00%     32.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2072281      0.75%     32.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            455303      0.16%     32.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.21%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            607120      0.22%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           111487169     40.15%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             206543      0.07%     73.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       71888066     25.89%     99.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1270273      0.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             277644032                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              106169355                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          200291262                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38654752                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46842084                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   41657315                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.150039                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1349962      3.24%      3.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   39      0.00%      3.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1968      0.00%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  11      0.00%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2837980      6.81%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 526      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              28176282     67.64%     77.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7249      0.02%     77.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          9283207     22.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              91      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             213105246                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1238525681                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90668077                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107110880                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 139703001                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                277644032                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              51069                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14174160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           503628                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7288                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14367539                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    841367935                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.329991                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.113627                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          750432911     89.19%     89.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           27097051      3.22%     92.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13479197      1.60%     94.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7840261      0.93%     94.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22633255      2.69%     97.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           14524446      1.73%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2376361      0.28%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1221236      0.15%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1763217      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      841367935                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.326465                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           634972                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          400906                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            38979894                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1599286                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39669345                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20470406                       # number of misc regfile writes
system.cpu0.numCycles                       850454975                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7500809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              664889147                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            106611788                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37324150                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12878937                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             119878441                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               780459                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202040930                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142344908                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121075743                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 22642099                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                516157                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                738835                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            139933895                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14463960                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44471266                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       157569664                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        285022                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7796                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 81545017                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7675                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   977761654                       # The number of ROB reads
system.cpu0.rob.rob_writes                  282092180                       # The number of ROB writes
system.cpu0.timesIdled                          80083                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2442                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.762115                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21618162                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21669711                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           708589                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22169644                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             22176                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24379                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2203                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22478546                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1549                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12183                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           703044                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17451625                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1239314                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          42230                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14363526                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           125156658                       # Number of instructions committed
system.cpu1.commit.committedOps             125170509                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    837147720                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.149520                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.898647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    803331636     95.96%     95.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14816279      1.77%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1513276      0.18%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       570577      0.07%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       459429      0.05%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       495460      0.06%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     11665824      1.39%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3055925      0.37%     99.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1239314      0.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    837147720                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38297072                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45705                       # Number of function calls committed.
system.cpu1.commit.int_insts                105659243                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34840291                       # Number of loads committed
system.cpu1.commit.membars                      25142                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        25142      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68472372     54.70%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            258      0.00%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17118324     13.68%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1772010      1.42%     69.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       452382      0.36%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       590877      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18325488     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49857      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16526986     13.20%     99.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1246669      1.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        125170509                       # Class of committed instruction
system.cpu1.commit.refs                      36149000                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  125156658                       # Number of Instructions Simulated
system.cpu1.committedOps                    125170509                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.720503                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.720503                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            802578484                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5589                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19267162                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145274147                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7001441                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 16970422                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                727153                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14985                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12107337                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22478546                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2250669                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    835804402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                17002                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     161726006                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1465396                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026725                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2847737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21640338                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.192276                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         839384837                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.192704                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.603086                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               728342628     86.77%     86.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86628896     10.32%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3422749      0.41%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                18943477      2.26%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  462510      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16199      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1462973      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  104290      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1115      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           839384837                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39632562                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37517922                       # number of floating regfile writes
system.cpu1.idleCycles                        1730833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              728240                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18492103                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.328437                       # Inst execution rate
system.cpu1.iew.exec_refs                   183968877                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1335269                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              359657746                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38926817                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             20220                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           349242                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1448341                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139362650                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            182633608                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           611231                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            276253572                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2147410                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            272515749                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                727153                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            277612458                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13621410                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18247                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        24483                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4086526                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139632                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         24483                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       196133                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        532107                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106530389                       # num instructions consuming a value
system.cpu1.iew.wb_count                    128933945                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876167                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93338387                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.153289                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129062753                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               290813097                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71743475                       # number of integer regfile writes
system.cpu1.ipc                              0.148798                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.148798                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26736      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71611515     25.87%     25.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 269      0.00%     25.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     25.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17228744      6.22%     32.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2079061      0.75%     32.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            452713      0.16%     33.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.21%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            607961      0.22%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           111122973     40.14%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              52593      0.02%     73.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       71820544     25.94%     99.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1271550      0.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             276864803                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              106163342                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          200290509                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38787712                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          47042364                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   41565779                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.150130                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1359983      3.27%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   96      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2109      0.01%      3.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   6      0.00%      3.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2839561      6.83%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 672      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              28092828     67.59%     77.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   23      0.00%     77.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          9270395     22.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             106      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             212240504                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1234890674                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90146233                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106536909                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 139312755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                276864803                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              49895                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14192141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           500961                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7665                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14382045                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    839384837                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.329843                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.114295                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          748916238     89.22%     89.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26787971      3.19%     92.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13415812      1.60%     94.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7851461      0.94%     94.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22545041      2.69%     97.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           14487959      1.73%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2374541      0.28%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1222892      0.15%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1782922      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      839384837                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.329164                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           637963                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          402770                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38926817                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1448341                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39802590                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20523417                       # number of misc regfile writes
system.cpu1.numCycles                       841115670                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16691812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              664229963                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106428260                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              37280695                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11520351                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             120704894                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               801768                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201585535                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141944355                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120905113                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22134667                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                377477                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                727153                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            140575385                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14476853                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44647589                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156937946                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        197318                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6170                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 81737492                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6135                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   975432444                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281306981                       # The number of ROB writes
system.cpu1.timesIdled                          16600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.776658                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21614343                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21662725                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           707091                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22162488                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             21917                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          23751                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1834                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22469885                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1212                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12010                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           701721                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17453431                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1230389                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41638                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14339433                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           125174422                       # Number of instructions committed
system.cpu2.commit.committedOps             125188068                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    836725324                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149617                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.898879                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    802907714     95.96%     95.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14812957      1.77%     97.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1512148      0.18%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       566252      0.07%     97.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       467995      0.06%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       495141      0.06%     98.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     11667834      1.39%     99.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3064894      0.37%     99.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1230389      0.15%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    836725324                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38295738                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45392                       # Number of function calls committed.
system.cpu2.commit.int_insts                105681436                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34848277                       # Number of loads committed
system.cpu2.commit.membars                      24904                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        24904      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68490082     54.71%     54.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            254      0.00%     54.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17120431     13.68%     68.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1767918      1.41%     69.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       450926      0.36%     70.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       588831      0.47%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18327102     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49668      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16533185     13.21%     99.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1244623      0.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        125188068                       # Class of committed instruction
system.cpu2.commit.refs                      36154578                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  125174422                       # Number of Instructions Simulated
system.cpu2.committedOps                    125188068                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.716716                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.716716                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            802316710                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5393                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19267117                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             145247867                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6974787                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 16813211                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                725383                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13761                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12127552                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22469885                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2245297                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    835387720                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                16831                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161691238                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1461506                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026726                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2839170                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21636260                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192315                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         838957643                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.192758                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.603016                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               727919946     86.76%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86630266     10.33%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3425430      0.41%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                18941456      2.26%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  461469      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   15404      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1459104      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  103548      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1020      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           838957643                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39628247                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37519704                       # number of floating regfile writes
system.cpu2.idleCycles                        1803409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              726846                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18492100                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.328605                       # Inst execution rate
system.cpu2.iew.exec_refs                   183984480                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1333004                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              358843013                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             38925981                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19763                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           347624                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1445389                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          139354342                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            182651476                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           608296                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            276278139                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2161747                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            272731897                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                725383                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            277839215                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13618568                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18124                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        24138                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4077704                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       139088                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         24138                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       195520                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        531326                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                106576064                       # num instructions consuming a value
system.cpu2.iew.wb_count                    128947861                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.876229                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93385001                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.153370                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     129076161                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               290849182                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71756921                       # number of integer regfile writes
system.cpu2.ipc                              0.148882                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.148882                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26373      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71623233     25.87%     25.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 266      0.00%     25.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     25.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17231931      6.22%     32.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2075064      0.75%     32.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            451248      0.16%     33.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     33.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.21%     33.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            605981      0.22%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           111124726     40.13%     73.58% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              52259      0.02%     73.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       71835486     25.94%     99.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1269724      0.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             276886435                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              106141277                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          200277711                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38787648                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          47031578                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   41547905                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.150054                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1366912      3.29%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   92      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1432      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   9      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2812021      6.77%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 665      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              28098944     67.63%     77.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   30      0.00%     77.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          9267722     22.31%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              78      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             212266690                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1234501024                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     90160213                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106513174                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139305542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                276886435                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              48800                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14166274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           500317                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          7162                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14354379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    838957643                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.330036                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.114841                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          748524766     89.22%     89.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26759254      3.19%     92.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13402111      1.60%     94.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7839985      0.93%     94.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22553251      2.69%     97.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           14481641      1.73%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2381437      0.28%     99.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1228411      0.15%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1786787      0.21%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      838957643                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.329328                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           637820                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          402635                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            38925981                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1445389                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39800062                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20517930                       # number of misc regfile writes
system.cpu2.numCycles                       840761052                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    17047073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              663808258                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106446246                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              37236077                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11489237                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             120856658                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               814905                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            201568625                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             141929440                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          120896560                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22007790                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                338317                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                725383                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            140742667                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14450314                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44635021                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       156933604                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        184308                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5949                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 81926464                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5928                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   975013297                       # The number of ROB reads
system.cpu2.rob.rob_writes                  281289231                       # The number of ROB writes
system.cpu2.timesIdled                          16660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.780629                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21584431                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21631885                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           705477                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22132526                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             21706                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24074                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2368                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22440256                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1554                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12117                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           699899                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17439473                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1229856                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          42140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14276779                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           125061069                       # Number of instructions committed
system.cpu3.commit.committedOps             125074860                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    837312176                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.149377                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.898113                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    803516947     95.96%     95.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14812605      1.77%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1506258      0.18%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       560671      0.07%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       468949      0.06%     98.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       493148      0.06%     98.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     11678852      1.39%     99.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3044890      0.36%     99.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1229856      0.15%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    837312176                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38258117                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               45637                       # Number of function calls committed.
system.cpu3.commit.int_insts                105587351                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34815182                       # Number of loads committed
system.cpu3.commit.membars                      25011                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        25011      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68431632     54.71%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            256      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17103460     13.67%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1766246      1.41%     69.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       449367      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       588067      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18309701     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         49823      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16517598     13.21%     99.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1243699      0.99%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        125074860                       # Class of committed instruction
system.cpu3.commit.refs                      36120821                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  125061069                       # Number of Instructions Simulated
system.cpu3.committedOps                    125074860                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.725847                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.725847                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            802979697                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5624                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19241963                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             145051781                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6955183                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16750076                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                723893                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                15314                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12126810                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22440256                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2240284                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    835983175                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                17377                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161448928                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1458942                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026678                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2823013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21606137                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191940                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         839535659                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.192339                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.602368                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               728650739     86.79%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86512955     10.30%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3431406      0.41%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18904832      2.25%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  459452      0.05%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   16234      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1455175      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  103714      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1152      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           839535659                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39584743                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37480127                       # number of floating regfile writes
system.cpu3.idleCycles                        1605965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              724947                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18471649                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.328558                       # Inst execution rate
system.cpu3.iew.exec_refs                   184169791                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1332196                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              358809291                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38876116                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             20110                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           347262                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1443218                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139179091                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            182837595                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           607646                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            276364080                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2168772                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            273032465                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                723893                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            278135662                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13634242                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18183                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        24353                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4060934                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       137579                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         24353                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       196014                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        528933                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106474748                       # num instructions consuming a value
system.cpu3.iew.wb_count                    128812261                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.876234                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93296832                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.153140                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     128940582                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               290921592                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71682346                       # number of integer regfile writes
system.cpu3.ipc                              0.148680                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148680                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26644      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71547678     25.83%     25.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 258      0.00%     25.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     25.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17213722      6.21%     32.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2071822      0.75%     32.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            449719      0.16%     32.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.21%     33.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            605046      0.22%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.40% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           111237937     40.16%     73.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              52309      0.02%     73.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       71907878     25.96%     99.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1268713      0.46%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             276971726                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              106215891                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          200398379                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38747074                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          46952533                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   41616953                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.150257                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1364962      3.28%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  109      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1491      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  15      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2818928      6.77%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 672      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              28142650     67.62%     77.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   30      0.00%     77.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          9288026     22.32%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              70      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             212346144                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1235194420                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     90065187                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106355142                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139129916                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                276971726                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              49175                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14104231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           496735                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7035                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14297300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    839535659                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.329911                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.114587                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          749092277     89.23%     89.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26735427      3.18%     92.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13408624      1.60%     94.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7840844      0.93%     94.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22573735      2.69%     97.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           14496097      1.73%     99.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2381576      0.28%     99.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1224994      0.15%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1782085      0.21%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      839535659                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.329281                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           633701                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          400517                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38876116                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1443218                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39756392                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20496820                       # number of misc regfile writes
system.cpu3.numCycles                       841141624                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16665263                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              664014001                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106347926                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37366764                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11466582                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             121231434                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               812304                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201309812                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             141749871                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120741960                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 21954714                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                409102                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                723893                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            141177683                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14394034                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44568662                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       156741150                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        198786                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6315                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 81903175                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6288                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   975423403                       # The number of ROB reads
system.cpu3.rob.rob_writes                  280928565                       # The number of ROB writes
system.cpu3.timesIdled                          15667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     58429745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     109872791                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8907220                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      7067119                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59378352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     52025295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120405892                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       59092414                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           58092960                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       841653                       # Transaction distribution
system.membus.trans_dist::WritebackClean          141                       # Transaction distribution
system.membus.trans_dist::CleanEvict         50602223                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13070                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4838                       # Transaction distribution
system.membus.trans_dist::ReadExReq            317905                       # Transaction distribution
system.membus.trans_dist::ReadExResp           316974                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      58092961                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    168282725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              168282725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3792110592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3792110592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14545                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          58428774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                58428774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            58428774                       # Request fanout histogram
system.membus.respLayer1.occupancy       297200667747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             69.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        137137144064                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1578                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          790                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10883155.696203                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14655318.255747                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          790    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     76255500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            790                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   420380131500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8597693000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2227349                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2227349                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2227349                       # number of overall hits
system.cpu2.icache.overall_hits::total        2227349                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17948                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17948                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17948                       # number of overall misses
system.cpu2.icache.overall_misses::total        17948                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1463718000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1463718000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1463718000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1463718000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2245297                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2245297                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2245297                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2245297                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007994                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007994                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007994                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007994                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 81553.264988                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 81553.264988                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 81553.264988                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 81553.264988                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          390                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.714286                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16566                       # number of writebacks
system.cpu2.icache.writebacks::total            16566                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1382                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1382                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1382                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1382                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16566                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16566                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16566                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16566                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1360890000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1360890000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1360890000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1360890000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007378                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007378                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007378                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007378                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 82149.583484                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 82149.583484                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 82149.583484                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 82149.583484                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16566                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2227349                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2227349                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17948                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17948                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1463718000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1463718000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2245297                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2245297                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007994                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007994                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 81553.264988                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 81553.264988                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1382                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1382                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16566                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16566                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1360890000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1360890000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007378                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007378                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 82149.583484                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 82149.583484                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2303475                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16598                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           138.780275                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4507160                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4507160                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13319255                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13319255                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13319255                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13319255                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     23943823                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      23943823                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     23943823                       # number of overall misses
system.cpu2.dcache.overall_misses::total     23943823                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2191892686367                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2191892686367                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2191892686367                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2191892686367                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37263078                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37263078                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37263078                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37263078                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.642562                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.642562                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.642562                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.642562                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91543.137717                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91543.137717                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91543.137717                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91543.137717                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    723586328                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        67981                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13722843                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            929                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.728602                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.176534                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     14999927                       # number of writebacks
system.cpu2.dcache.writebacks::total         14999927                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      8943566                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8943566                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      8943566                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8943566                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15000257                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15000257                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15000257                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15000257                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1584760463873                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1584760463873                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1584760463873                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1584760463873                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.402550                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.402550                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.402550                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.402550                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 105648.887474                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105648.887474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 105648.887474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105648.887474                       # average overall mshr miss latency
system.cpu2.dcache.replacements              14999926                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12522260                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12522260                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23449782                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23449782                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 2157855964000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 2157855964000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     35972042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35972042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.651889                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.651889                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 92020.299549                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92020.299549                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8529650                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8529650                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14920132                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14920132                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1577580541000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1577580541000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.414770                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.414770                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105735.025736                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105735.025736                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       796995                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        796995                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       494041                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       494041                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  34036722367                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  34036722367                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1291036                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1291036                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.382670                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.382670                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68894.529739                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68894.529739                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       413916                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       413916                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        80125                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        80125                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7179922873                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7179922873                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062063                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062063                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 89609.021816                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 89609.021816                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3182                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3182                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          824                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          824                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     28381000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     28381000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         4006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.205691                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.205691                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34442.961165                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34442.961165                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          367                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          367                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          457                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          457                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4841500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4841500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.114079                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.114079                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10594.091904                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10594.091904                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1651                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1336                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1336                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     12384000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     12384000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2987                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2987                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447272                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447272                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9269.461078                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9269.461078                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1283                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1283                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     11239000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     11239000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.429528                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.429528                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8759.937646                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8759.937646                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1794500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1794500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1656500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1656500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1165                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1165                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10845                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10845                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    499352500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    499352500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12010                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12010                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.902998                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.902998                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 46044.490549                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 46044.490549                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10843                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10843                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    488507500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    488507500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.902831                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.902831                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 45052.799041                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 45052.799041                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.887690                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28339649                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15008950                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.888183                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.887690                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996490                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996490                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89573085                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89573085                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1700                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          851                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9879480.023502                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   14196742.449618                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          851    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     76478500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            851                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   420570387000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8407437500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2222475                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2222475                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2222475                       # number of overall hits
system.cpu3.icache.overall_hits::total        2222475                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17809                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17809                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17809                       # number of overall misses
system.cpu3.icache.overall_misses::total        17809                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1369080500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1369080500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1369080500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1369080500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2240284                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2240284                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2240284                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2240284                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007949                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007949                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007949                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007949                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 76875.765063                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 76875.765063                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 76875.765063                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 76875.765063                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          235                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16272                       # number of writebacks
system.cpu3.icache.writebacks::total            16272                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1537                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1537                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1537                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1537                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16272                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16272                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16272                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16272                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1257595000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1257595000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1257595000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1257595000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007263                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007263                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007263                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007263                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 77285.828417                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 77285.828417                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 77285.828417                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 77285.828417                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16272                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2222475                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2222475                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17809                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17809                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1369080500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1369080500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2240284                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2240284                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007949                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007949                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 76875.765063                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 76875.765063                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1537                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1537                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16272                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16272                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1257595000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1257595000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007263                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007263                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 77285.828417                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 77285.828417                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2295533                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16304                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           140.795694                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4496840                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4496840                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13344520                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13344520                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13344520                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13344520                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     23879927                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      23879927                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     23879927                       # number of overall misses
system.cpu3.dcache.overall_misses::total     23879927                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2189948034431                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2189948034431                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2189948034431                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2189948034431                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37224447                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37224447                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37224447                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37224447                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.641512                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.641512                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.641512                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.641512                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 91706.646944                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91706.646944                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 91706.646944                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91706.646944                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    724383490                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        73149                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13738303                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            954                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.727290                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.676101                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     15005854                       # number of writebacks
system.cpu3.dcache.writebacks::total         15005854                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      8873112                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8873112                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      8873112                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8873112                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     15006815                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15006815                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     15006815                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15006815                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1585691879469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1585691879469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1585691879469                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1585691879469                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.403144                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.403144                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.403144                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.403144                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 105664.784931                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105664.784931                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 105664.784931                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105664.784931                       # average overall mshr miss latency
system.cpu3.dcache.replacements              15005854                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12530006                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12530006                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23404298                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23404298                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 2156935449000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 2156935449000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35934304                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35934304                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.651308                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.651308                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92159.801119                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92159.801119                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8478264                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8478264                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14926034                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14926034                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1578561628000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1578561628000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.415370                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.415370                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105758.946281                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105758.946281                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       814514                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        814514                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       475629                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       475629                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  33012585431                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  33012585431                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1290143                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1290143                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.368664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.368664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 69408.268695                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69408.268695                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       394848                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       394848                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        80781                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        80781                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   7130251469                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   7130251469                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062614                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062614                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 88266.442220                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 88266.442220                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3474                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3474                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          867                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          867                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     18243000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     18243000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199724                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.199724                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21041.522491                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21041.522491                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          300                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          300                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          567                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          567                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4656500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4656500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.130615                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.130615                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8212.522046                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8212.522046                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1497                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1497                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1568                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1568                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     12604000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     12604000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3065                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3065                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.511582                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.511582                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8038.265306                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8038.265306                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1483                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1483                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     11322000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     11322000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.483850                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.483850                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7634.524612                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7634.524612                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2610000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2610000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2409000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2409000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1055                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1055                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        11062                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        11062                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    507963000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    507963000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12117                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12117                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.912932                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.912932                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 45919.634786                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 45919.634786                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        11062                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        11062                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    496901000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    496901000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.912932                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.912932                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 44919.634786                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 44919.634786                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.896192                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           28371991                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15015230                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.889548                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.896192                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996756                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996756                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89503142                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89503142                       # Number of data accesses
system.cpu0.numPwrStateTransitions                696                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          348                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10777524.425287                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16748820.255632                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          348    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     54273500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            348                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   425227246000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3750578500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2252509                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2252509                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2252509                       # number of overall hits
system.cpu0.icache.overall_hits::total        2252509                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        79055                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         79055                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        79055                       # number of overall misses
system.cpu0.icache.overall_misses::total        79055                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6461646498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6461646498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6461646498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6461646498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2331564                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2331564                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2331564                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2331564                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.033906                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033906                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.033906                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033906                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 81736.088774                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81736.088774                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 81736.088774                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81736.088774                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2364                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.297872                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        74005                       # number of writebacks
system.cpu0.icache.writebacks::total            74005                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5050                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5050                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5050                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5050                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        74005                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        74005                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        74005                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        74005                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6082709999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6082709999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6082709999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6082709999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031740                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031740                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031740                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031740                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 82193.230174                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 82193.230174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 82193.230174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 82193.230174                       # average overall mshr miss latency
system.cpu0.icache.replacements                 74005                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2252509                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2252509                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        79055                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        79055                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6461646498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6461646498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2331564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2331564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.033906                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033906                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 81736.088774                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81736.088774                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5050                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5050                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        74005                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        74005                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6082709999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6082709999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031740                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031740                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 82193.230174                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 82193.230174                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2326623                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74037                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.425139                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4737133                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4737133                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13717262                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13717262                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13717262                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13717262                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23738347                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23738347                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23738347                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23738347                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2183527779565                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2183527779565                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2183527779565                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2183527779565                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37455609                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37455609                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37455609                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37455609                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.633773                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.633773                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.633773                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.633773                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91983.143543                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91983.143543                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91983.143543                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91983.143543                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    725316699                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        68360                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13756239                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            971                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.726381                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.401648                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15047274                       # number of writebacks
system.cpu0.dcache.writebacks::total         15047274                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8692200                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8692200                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8692200                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8692200                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15046147                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15046147                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15046147                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15046147                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1588269123147                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1588269123147                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1588269123147                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1588269123147                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.401706                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.401706                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.401706                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.401706                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105559.856829                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105559.856829                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105559.856829                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105559.856829                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15047273                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12799544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12799544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23211079                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23211079                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2146866964000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2146866964000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     36010623                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36010623                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.644562                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.644562                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 92493.199648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92493.199648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8261227                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8261227                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14949852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14949852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1579715450500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1579715450500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.415151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.415151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 105667.631392                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105667.631392                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       917718                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        917718                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       527268                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       527268                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36660815565                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36660815565                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1444986                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1444986                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.364895                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.364895                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69529.756338                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69529.756338                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       430973                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       430973                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        96295                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        96295                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8553672647                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8553672647                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066641                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066641                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88827.796324                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88827.796324                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4029                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4029                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          862                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          862                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     29896000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     29896000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.176242                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.176242                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34682.134571                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34682.134571                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          138                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          138                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1585000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1585000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.028215                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.028215                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11485.507246                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11485.507246                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3148                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3148                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1245                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1245                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7213000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7213000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4393                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4393                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.283405                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.283405                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5793.574297                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5793.574297                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1219                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1219                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6019000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6019000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.277487                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.277487                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4937.653815                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4937.653815                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       193500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       193500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       168500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       168500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2026                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2026                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10614                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10614                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    497050500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    497050500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12640                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12640                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.839715                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.839715                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46829.706049                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46829.706049                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10614                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10614                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    486436500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    486436500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.839715                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.839715                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45829.706049                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45829.706049                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.967175                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28786480                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15053526                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.912275                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.967175                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90008561                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90008561                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              210912                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2149                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              205612                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1772                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              206069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              206101                       # number of demand (read+write) hits
system.l2.demand_hits::total                   837178                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2328                       # number of overall hits
system.l2.overall_hits::.cpu0.data             210912                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2149                       # number of overall hits
system.l2.overall_hits::.cpu1.data             205612                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1772                       # number of overall hits
system.l2.overall_hits::.cpu2.data             206069                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2235                       # number of overall hits
system.l2.overall_hits::.cpu3.data             206101                       # number of overall hits
system.l2.overall_hits::total                  837178                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             71678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          14832508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          14794255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          14793813                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14037                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          14798351                       # number of demand (read+write) misses
system.l2.demand_misses::total               59333918                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            71678                       # number of overall misses
system.l2.overall_misses::.cpu0.data         14832508                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14482                       # number of overall misses
system.l2.overall_misses::.cpu1.data         14794255                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14794                       # number of overall misses
system.l2.overall_misses::.cpu2.data         14793813                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14037                       # number of overall misses
system.l2.overall_misses::.cpu3.data         14798351                       # number of overall misses
system.l2.overall_misses::total              59333918                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5935411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1555840953997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1260035000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1553220722496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1311782500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1552511846997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1203523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1553430922499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6224715197489                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5935411000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1555840953997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1260035000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1553220722496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1311782500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1552511846997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1203523000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1553430922499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6224715197489                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           74006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15043420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14999867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16566                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        14999882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        15004452                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60171096                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          74006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15043420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14999867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16566                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       14999882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       15004452                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60171096                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.968543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.985980                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.870783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.986292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.893034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.986262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.862647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.986264                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986087                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.968543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.985980                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.870783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.986292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.893034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.986262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.862647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.986264                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986087                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82806.593376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104893.990551                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87006.974175                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104988.099941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88669.899959                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104943.319684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85739.331766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104973.244823                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104909.896520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82806.593376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104893.990551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87006.974175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104988.099941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88669.899959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104943.319684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85739.331766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104973.244823                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104909.896520                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              841646                       # number of writebacks
system.l2.writebacks::total                    841646                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            402                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         231876                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         229265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1872                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         227865                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1907                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         228611                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              923961                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           402                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        231876                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        229265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1872                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        227865                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1907                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        228611                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             923961                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        71276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14600632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     14564990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     14565948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     14569740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          58409957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        71276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14600632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     14564990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     14565948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     14569740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         58409957                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5199923523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1396328994529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    996605503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1394215230530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1057136003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1393626308029                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    957214003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1394433857021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5586815269141                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5199923523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1396328994529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    996605503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1394215230530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1057136003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1393626308029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    957214003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1394433857021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5586815269141                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.963111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.970566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.740725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.971008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.780031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.971071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.745452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.971028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.970731                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.963111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.970566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.740725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.971008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.780031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.971071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.745452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.971028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970731                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72954.760691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95634.832419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80899.870363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95723.734141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 81809.008126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95677.006950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 78912.943364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95707.531982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95648.337306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72954.760691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95634.832419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80899.870363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95723.734141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 81809.008126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95677.006950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 78912.943364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95707.531982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95648.337306                       # average overall mshr miss latency
system.l2.replacements                      110531448                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       904011                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           904011                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            7                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              7                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       904018                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       904018                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     51221403                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51221403                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          141                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            141                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     51221544                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51221544                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          141                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          141                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           962                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           841                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           830                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           815                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3448                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4082000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2959000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2144000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12334500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          964                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          835                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          819                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3463                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.997925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.995266                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.994012                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.995116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.995668                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4243.243243                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3744.946492                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3565.060241                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2630.674847                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3577.291183                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           47                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           39                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             140                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          915                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          814                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          791                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          788                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3308                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     19668000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     17329999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     17125499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     16414499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     70537997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.949170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.963314                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.947305                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.962149                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.955241                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21495.081967                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21289.925061                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21650.441214                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20830.582487                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21323.457376                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data           82                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          257                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          265                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          254                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              858                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       355000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       470500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       218500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1103500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          257                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          265                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            858                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   725.609756                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1381.322957                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1775.471698                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data   860.236220                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1286.130536                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           80                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          252                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          258                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          250                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          840                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1648500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5155000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5367000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      5087999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     17258499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.975610                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.980545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.973585                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.984252                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.979021                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20606.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20456.349206                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20802.325581                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20351.996000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20545.832143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            10724                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            10382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            10393                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            10335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41834                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          89914                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          75766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          75598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          75689                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              316967                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8566052000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7329504500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7233301000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7195950000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30324807500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       100638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        86148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        85991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        86024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            358801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.893440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.879486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.879139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.879859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.883406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95269.390751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96738.702056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 95681.115903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 95072.599717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95671.812839                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               10                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        89912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        75765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        75596                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        75684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         316957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7666868501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6571814003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6477298002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6438974502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27154955008                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.893420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.879475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.879115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.879801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85270.803686                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 86739.444374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 85683.078496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 85077.090296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85673.940023                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        71678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           114991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5935411000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1260035000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1311782500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1203523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9710751500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        74006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         123475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.968543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.870783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.893034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.862647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.931290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82806.593376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87006.974175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88669.899959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85739.331766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84447.926359                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          402                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2163                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1872                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1907                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6344                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        71276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12319                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       108647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5199923523                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    996605503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1057136003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    957214003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8210879032                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.963111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.740725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.780031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.745452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.879911                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72954.760691                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80899.870363                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 81809.008126                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 78912.943364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75573.913978                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       200188                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       195230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       195676                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       195766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            786860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14742594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     14718489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     14718215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     14722662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        58901960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1547274901997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1545891217996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1545278545997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1546234972499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6184679638489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14942782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14913719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14913891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14918428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59688820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.986603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.986909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.986880                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.986878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104952.690279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105030.565162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104990.893665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 105024.143901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104999.555847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       231874                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       229264                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       227863                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       228606                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       917607                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14510720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     14489225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     14490352                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     14494056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     57984353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1388662126028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1387643416527                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1387149010027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1387994882519                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5551449435101                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.971086                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.971537                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.971601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.971554                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.971444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95699.050497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95770.713515                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95729.145160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95763.041244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95740.473902                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111372719                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 110531512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.007611                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.967228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       14.011199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.499480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.504522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.504530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.504368                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.718238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.218925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.039054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.007881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1008939296                       # Number of tag accesses
system.l2.tags.data_accesses               1008939296                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4561600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     934440320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        788416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     932159040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        827008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     932220416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        776320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     932462656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3738235776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4561600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       788416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       827008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       776320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6953344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53865792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53865792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          71275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14600630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       14564985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       14565944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       14569729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            58409934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       841653                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             841653                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10633650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2178295163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1837895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2172977219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1927857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2173120294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1809697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2173684985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8714286759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10633650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1837895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1927857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1809697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16209099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      125567777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            125567777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      125567777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10633650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2178295163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1837895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2172977219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1927857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2173120294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1809697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2173684985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8839854537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    375589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     71275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14474168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  14441945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  14444349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  14447079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001365208250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            85707993                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             355055                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    58409935                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     841794                       # Number of write requests accepted
system.mem_ctrls.readBursts                  58409935                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   841794                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 493748                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                466205                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1901037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            353078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            384542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            335080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            393663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            378735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            414603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            410999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5806866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6946091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7312739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6449511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6327673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7050956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5873858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7576756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2067039880254                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               289580935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3152968386504                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35690.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54440.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 50040831                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337035                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              58409935                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               841794                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  313889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  878788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2562172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6025547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13125417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 9534399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 6315017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5663166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 5215311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4034712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2920014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 692975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 313991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 109834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  43436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7913932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    471.406038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.135416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.476870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2461316     31.10%     31.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1265808     15.99%     47.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       556262      7.03%     54.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       362702      4.58%     58.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       277410      3.51%     62.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       226910      2.87%     65.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       182242      2.30%     67.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       157000      1.98%     69.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2424282     30.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7913932                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2468.304168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    472.485769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2623.042519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12083     51.50%     51.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           16      0.07%     51.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            9      0.04%     51.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           55      0.23%     51.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          159      0.68%     52.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          440      1.88%     54.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          674      2.87%     57.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         1181      5.03%     62.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         1649      7.03%     69.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         1991      8.49%     77.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1702      7.25%     85.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         1446      6.16%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655         1111      4.73%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          448      1.91%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          252      1.07%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          179      0.76%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           52      0.22%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           11      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23464                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.137042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23383     99.65%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.06%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3706635968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31599872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24038528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3738235840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53874816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8640.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        56.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8714.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    125.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  428977904500                       # Total gap between requests
system.mem_ctrls.avgGap                       7239.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4561600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    926346752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       788416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    924284480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       827008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    924438336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       776320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    924613056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24038528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10633649.898609153926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2159428061.531418323517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1837894.536667360924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2154620652.191777706146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1927857.228899718961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2154979309.425818443298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1809697.274922890589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2155386603.206572055817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 56036761.406066574156                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        71276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14600630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     14564985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     14565944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     14569729                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       841794                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2247045500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 787944546251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    479349750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 787319639001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    515187750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 786680429001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    448222000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 787333967251                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10708958699750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31525.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53966.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38911.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54055.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39869.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     54008.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     36951.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     54039.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12721590.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          50079788640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          26618061690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        380879373000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1189538820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33863590800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     194838597570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        652876320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       688121826840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1604.096500                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    179096250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14324700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 414474028250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6425614440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3415310250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32642195040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          771103620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33863590800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     189523152060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5129040960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       271770007170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.529268                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11559497000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14324700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 403093627500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1690                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          846                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9953205.673759                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   14256463.839389                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          846    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     75811500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            846                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   420557412500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8420412000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2232548                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2232548                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2232548                       # number of overall hits
system.cpu1.icache.overall_hits::total        2232548                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        18121                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         18121                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        18121                       # number of overall misses
system.cpu1.icache.overall_misses::total        18121                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1424083000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1424083000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1424083000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1424083000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2250669                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2250669                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2250669                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2250669                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008051                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008051                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008051                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008051                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78587.439987                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78587.439987                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78587.439987                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78587.439987                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16631                       # number of writebacks
system.cpu1.icache.writebacks::total            16631                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1490                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1490                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1490                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1490                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16631                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16631                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1313719500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1313719500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1313719500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1313719500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007389                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007389                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007389                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007389                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78992.213337                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78992.213337                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78992.213337                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78992.213337                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16631                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2232548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2232548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        18121                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        18121                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1424083000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1424083000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2250669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2250669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008051                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008051                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78587.439987                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78587.439987                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1490                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1490                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1313719500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1313719500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007389                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007389                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78992.213337                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78992.213337                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2309392                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16663                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           138.594011                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4517969                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4517969                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13453687                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13453687                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13453687                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13453687                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     23806084                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      23806084                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     23806084                       # number of overall misses
system.cpu1.dcache.overall_misses::total     23806084                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2186593679648                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2186593679648                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2186593679648                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2186593679648                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37259771                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37259771                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37259771                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37259771                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.638922                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.638922                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.638922                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.638922                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91850.204328                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91850.204328                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91850.204328                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91850.204328                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    724608527                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        76149                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13725704                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1035                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.792085                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.573913                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15000519                       # number of writebacks
system.cpu1.dcache.writebacks::total         15000519                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8805074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8805074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8805074                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8805074                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15001010                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15001010                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15001010                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15001010                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1585472498816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1585472498816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1585472498816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1585472498816                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.402606                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.402606                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.402606                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.402606                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105691.050057                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105691.050057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105691.050057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105691.050057                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15000517                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12621293                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12621293                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23345263                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23345263                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2155330655000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2155330655000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35966556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35966556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.649083                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.649083                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92324.111106                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92324.111106                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8424685                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8424685                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14920578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14920578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1578198427000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1578198427000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.414846                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.414846                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105773.276813                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105773.276813                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       832394                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        832394                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       460821                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       460821                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  31263024648                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31263024648                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1293215                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1293215                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.356337                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.356337                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67842.013814                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67842.013814                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       380389                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       380389                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        80432                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        80432                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7274071816                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7274071816                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062195                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062195                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90437.535011                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90437.535011                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3384                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3384                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          850                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          850                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     21338500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21338500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.200756                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.200756                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25104.117647                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25104.117647                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          315                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          315                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          535                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          535                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      5183500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5183500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.126358                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.126358                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9688.785047                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9688.785047                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1503                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1503                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1527                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1527                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12519500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12519500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         3030                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3030                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.503960                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.503960                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8198.755730                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8198.755730                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1448                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1448                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11296500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11296500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.477888                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.477888                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7801.450276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7801.450276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3138000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3138000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2913000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2913000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1070                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1070                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        11113                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        11113                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    501738500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    501738500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12183                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12183                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.912173                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.912173                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 45148.789706                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 45148.789706                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        11113                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        11113                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    490625500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    490625500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.912173                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.912173                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 44148.789706                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 44148.789706                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.899655                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28475403                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15009832                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.897117                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.899655                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996864                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996864                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89568237                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89568237                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 428977824500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59841518                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1745664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59273027                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       109689892                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13091                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4844                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17935                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          589                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           368790                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          368790                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        123475                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59718046                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       222016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45149939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        49893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45015705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        49698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45013840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     45031389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180581296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9472640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1925804288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2128768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1920024704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2120448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1919987776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2082816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1920659520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7702280960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       110584956                       # Total snoops (count)
system.tol2bus.snoopTraffic                  56412800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        170760384                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.444339                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.598510                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              103561508     60.65%     60.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1               59298607     34.73%     95.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                7174889      4.20%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 674421      0.39%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  50959      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          170760384                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120380076329                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             28.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22631937615                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25794284                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22642117387                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25367213                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22701135123                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         111228476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22634111213                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26035460                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
