@W: CG1337 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":61:7:61:19|Net DEBUG_DIN_REQ is not declared.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":66:5:66:14|Removing wire EN_INC_REQ, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":73:12:73:29|Removing wire DEBUG_READ_MUX_OUT, as there is no assignment to it.
@W: CL113 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":108:0:108:5|Feedback mux created for signal DEBUG_ACTIVE. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":108:0:108:5|All reachable assignments to DEBUG_ACTIVE assign 0, register removed by optimization
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":73:11:73:17|Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":61:13:61:23|Removing wire DEBUG_STOPX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":98:12:98:21|Removing wire ALU_ARGB_X, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":126:13:126:19|Removing wire LDS_RDX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":131:13:131:19|Removing wire LDS_WRX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":137:13:137:19|Removing wire JMP_RDX, as there is no assignment to it.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":54:4:54:8|Object RXI_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
@W: CS263 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":107:11:107:27|Port-width mismatch for port Address. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":30:13:30:20|Removing wire PIN_WR0N, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":31:13:31:20|Removing wire PIN_WR1N, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":37:19:37:25|Removing wire PIN_LED, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":43:16:43:29|Removing wire PIN_DEBUG_STOP, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":65:5:65:12|Removing wire DBUS_OEN, as there is no assignment to it.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":30:13:30:20|*Output PIN_WR0N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":31:13:31:20|*Output PIN_WR1N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":37:19:37:25|*Output PIN_LED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":43:16:43:29|*Output PIN_DEBUG_STOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":65:5:65:12|*Input DBUS_OEN to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":38:14:38:24|Input port bits 7 to 0 of INSTRUCTION[13:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":58:8:58:12|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":57:1:57:4|Latch generated from always block for signal PHASE_NEXT[3:0]; possible missing assignment in an if or case statement.
@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":9:19:9:35|Input port bit 7 of DEBUG_INSTRUCTION[7:0] is unused

