// Seed: 2763160537
module module_0 (
    input  supply1 id_0,
    input  supply0 id_1,
    output supply0 id_2,
    input  supply1 id_3
);
  wire id_5;
  wire id_6;
  assign id_2 = id_1;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    input tri1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input wor id_11,
    output wor id_12
    , id_21,
    output supply0 id_13,
    input tri id_14,
    input tri0 id_15,
    output tri0 id_16,
    input tri0 id_17,
    input wire id_18,
    input uwire id_19
);
  wire id_22;
  wire id_23;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_10
  );
  assign modCall_1.type_0 = 0;
endmodule
