# Reading C:/questasim64_10.0c/tcl/vsim/pref.tcl 
# //  Questa Sim-64
# //  Version 10.0c win64 Jul 21 2011
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile vsim.wlf 
#  
add wave  \
vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_VALID
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_EX_SYS_REG
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_EX_SYS_LDST
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_EX_LOGIC
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_EX_SHIFT
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_EX_ADDER
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_EX_MUL
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_EX_SDIV
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_EX_UDIV
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_EX_LDST
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_0_EX_BRANCH
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_VALID
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_EX_SYS_REG
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_EX_SYS_LDST
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_EX_LOGIC
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_EX_SHIFT
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_EX_ADDER
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_EX_MUL
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_EX_SDIV
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_EX_UDIV
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_EX_LDST
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_1_EX_BRANCH
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/iPREVIOUS_PC
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/oPREVIOUS_LOCK
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/rs_alu0_info_entry_valid
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/rs_alu0_info_matching
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/w_ex_inorder_execution_pointer
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/dev/home/takahiro/project/git/mist1032sa/sim/inst_level/waveview_template/scheduler2.do
add wave -position 2  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/rs_alu0_regist_ex_inorder_regist_pointer
add wave -position end  vsim:/tb_inst_level/TARGET/CORE_IF/CORE_PIPELINE/SATGE6_SCHEDULER2/rs_alu0_regist_ex_inorder_regist_pointer
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/dev/home/takahiro/project/git/mist1032sa/sim/inst_level/waveview_template/scheduler2.do
