<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>kintexu</ProductFamily>
        <Part>xcku115-flva1517-3-e</Part>
        <TopModelName>lucas_kanade_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp (delay=0 cycles)</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>666864</Best-caseLatency>
            <Average-caseLatency>666864</Average-caseLatency>
            <Worst-caseLatency>666864</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.669 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.669 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.669 ms</Worst-caseRealTimeLatency>
            <Interval-min>666792</Interval-min>
            <Interval-max>666792</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_18_1_VITIS_LOOP_19_2>
                <Slack>7.30</Slack>
                <TripCount>15876</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>666862</Latency>
                <AbsoluteTimeLatency>6668620</AbsoluteTimeLatency>
                <PipelineII>42</PipelineII>
                <PipelineDepth>113</PipelineDepth>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_18_1_VITIS_LOOP_19_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../LK_hls/src/lucas_kanade_hls.cpp:18</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_18_1_VITIS_LOOP_19_2>
                    <Name>VITIS_LOOP_18_1_VITIS_LOOP_19_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../LK_hls/src/lucas_kanade_hls.cpp:19</SourceLocation>
                </VITIS_LOOP_18_1_VITIS_LOOP_19_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>51</DSP>
            <FF>12011</FF>
            <LUT>12049</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>5520</DSP>
            <FF>1326720</FF>
            <LUT>663360</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lucas_kanade_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>lucas_kanade_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>lucas_kanade_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>lucas_kanade_hls</ModuleName>
            <BindInstances>select_ln18_fu_355_p3 select_ln18_1_fu_363_p3 i_3_fu_371_p3 add_ln34_fu_403_p2 add_ln34_1_fu_409_p2 add_ln33_fu_459_p2 add_ln33_1_fu_469_p2 add_ln33_2_fu_475_p2 add_ln33_3_fu_485_p2 add_ln33_4_fu_511_p2 add_ln33_5_fu_517_p2 add_ln33_6_fu_523_p2 add_ln33_9_fu_545_p2 add_ln33_10_fu_551_p2 add_ln33_11_fu_557_p2 add_ln33_12_fu_567_p2 add_ln33_13_fu_573_p2 add_ln33_14_fu_579_p2 add_ln33_17_fu_597_p2 add_ln33_18_fu_603_p2 add_ln33_19_fu_609_p2 add_ln33_20_fu_615_p2 sub_ln33_fu_915_p2 sub_ln33_18_fu_952_p2 sub_ln33_19_fu_968_p2 ix_fu_984_p3 sub_ln34_fu_1478_p2 sub_ln34_18_fu_1607_p2 sub_ln34_19_fu_1623_p2 iy_fu_1639_p3 grp_fu_291_p2 mul_16s_16s_26_1_1_U1 mul_16s_16s_26_1_1_U4 mul_16s_16s_26_1_1_U3 mul_16s_16s_26_1_1_U2 mul_16s_16s_26_1_1_U5 add_ln33_22_fu_741_p2 j_3_fu_747_p3 sub_ln33_2_fu_1035_p2 sub_ln33_20_fu_1073_p2 sub_ln33_21_fu_1089_p2 ix_1_fu_1105_p3 sub_ln34_2_fu_1708_p2 sub_ln34_20_fu_1740_p2 sub_ln34_21_fu_1756_p2 iy_1_fu_1772_p3 it_1_fu_1002_p2 mac_muladd_16s_16s_26s_26_4_1_U11 mac_muladd_16s_16s_26s_26_4_1_U11 mac_muladd_16s_16s_26s_26_4_1_U21 mac_muladd_16s_16s_26s_26_4_1_U21 mac_muladd_16s_16s_26s_26_4_1_U22 mac_muladd_16s_16s_26s_26_4_1_U22 mac_muladd_16s_16s_26s_26_4_1_U12 mac_muladd_16s_16s_26s_26_4_1_U12 mac_muladd_16s_16s_26s_26_4_1_U25 mac_muladd_16s_16s_26s_26_4_1_U25 sub_ln33_4_fu_1134_p2 sub_ln33_22_fu_1166_p2 sub_ln33_23_fu_1182_p2 ix_2_fu_1198_p3 sub_ln34_4_fu_1845_p2 sub_ln34_22_fu_1877_p2 sub_ln34_23_fu_1893_p2 iy_2_fu_1909_p3 grp_fu_297_p2 mac_muladd_16s_16s_26s_26_4_1_U13 mac_muladd_16s_16s_26s_26_4_1_U13 mac_muladd_16s_16s_26s_26_4_1_U23 mac_muladd_16s_16s_26s_26_4_1_U23 mac_muladd_16s_16s_26s_26_4_1_U24 mac_muladd_16s_16s_26s_26_4_1_U24 mac_muladd_16s_16s_26s_26_4_1_U14 mac_muladd_16s_16s_26s_26_4_1_U14 mac_muladd_16s_16s_26s_26_4_1_U26 mac_muladd_16s_16s_26s_26_4_1_U26 sub_ln33_6_fu_1291_p2 sub_ln33_24_fu_1324_p2 sub_ln33_25_fu_1340_p2 ix_3_fu_1356_p3 sub_ln34_6_fu_2062_p2 sub_ln34_24_fu_2094_p2 sub_ln34_25_fu_2110_p2 iy_3_fu_2126_p3 it_3_fu_1364_p2 mac_muladd_16s_16s_26s_26_4_1_U15 mac_muladd_16s_16s_26s_26_4_1_U15 mac_muladd_16s_16s_26s_26_4_1_U27 mac_muladd_16s_16s_26s_26_4_1_U27 mac_muladd_16s_16s_26s_26_4_1_U28 mac_muladd_16s_16s_26s_26_4_1_U28 mac_muladd_16s_16s_26s_26_4_1_U16 mac_muladd_16s_16s_26s_26_4_1_U16 mac_muladd_16s_16s_26s_26_4_1_U31 mac_muladd_16s_16s_26s_26_4_1_U31 sub_ln33_8_fu_1397_p2 sub_ln33_26_fu_1427_p2 sub_ln33_27_fu_1443_p2 ix_4_fu_1459_p3 sub_ln34_8_fu_2142_p2 sub_ln34_26_fu_2174_p2 sub_ln34_27_fu_2190_p2 iy_4_fu_2206_p3 it_4_fu_1377_p2 mac_muladd_16s_16s_26s_26_4_1_U17 mac_muladd_16s_16s_26s_26_4_1_U17 mac_muladd_16s_16s_26s_26_4_1_U29 mac_muladd_16s_16s_26s_26_4_1_U29 mac_muladd_16s_16s_26s_26_4_1_U30 mac_muladd_16s_16s_26s_26_4_1_U30 mac_muladd_16s_16s_26s_26_4_1_U18 mac_muladd_16s_16s_26s_26_4_1_U18 mac_muladd_16s_16s_26s_26_4_1_U33 mac_muladd_16s_16s_26s_26_4_1_U33 sub_ln33_10_fu_1501_p2 sub_ln33_28_fu_1533_p2 sub_ln33_29_fu_1549_p2 ix_5_fu_1565_p3 sub_ln34_10_fu_2320_p2 sub_ln34_28_fu_2352_p2 sub_ln34_29_fu_2368_p2 iy_5_fu_2384_p3 grp_fu_297_p2 mac_muladd_16s_16s_26s_26_4_1_U19 mac_muladd_16s_16s_26s_26_4_1_U19 mac_muladd_16s_16s_26s_26_4_1_U34 mac_muladd_16s_16s_26s_26_4_1_U34 mac_muladd_16s_16s_26s_26_4_1_U32 mac_muladd_16s_16s_26s_26_4_1_U32 mac_muladd_16s_16s_26s_26_4_1_U20 mac_muladd_16s_16s_26s_26_4_1_U20 mac_muladd_16s_16s_26s_26_4_1_U37 mac_muladd_16s_16s_26s_26_4_1_U37 sub_ln33_12_fu_2222_p2 sub_ln33_30_fu_2256_p2 sub_ln33_31_fu_2272_p2 ix_6_fu_2288_p3 sub_ln34_12_fu_2611_p2 sub_ln34_30_fu_2738_p2 sub_ln34_31_fu_2754_p2 iy_6_fu_2770_p3 grp_fu_291_p2 mac_muladd_16s_16s_26s_26_4_1_U35 mac_muladd_16s_16s_26s_26_4_1_U35 mac_muladd_16s_16s_26s_26_4_1_U41 mac_muladd_16s_16s_26s_26_4_1_U41 mac_muladd_16s_16s_26s_26_4_1_U42 mac_muladd_16s_16s_26s_26_4_1_U42 mac_muladd_16s_16s_26s_26_4_1_U36 mac_muladd_16s_16s_26s_26_4_1_U36 mac_muladd_16s_16s_26s_26_4_1_U45 mac_muladd_16s_16s_26s_26_4_1_U45 sub_ln33_14_fu_2396_p2 sub_ln33_32_fu_2424_p2 sub_ln33_33_fu_2440_p2 ix_7_fu_2456_p3 sub_ln34_14_fu_2659_p2 sub_ln34_32_fu_2843_p2 sub_ln34_33_fu_2859_p2 iy_7_fu_2875_p3 it_7_fu_2296_p2 mac_muladd_16s_16s_26s_26_4_1_U38 mac_muladd_16s_16s_26s_26_4_1_U38 mac_muladd_16s_16s_26s_26_4_1_U43 mac_muladd_16s_16s_26s_26_4_1_U43 mac_muladd_16s_16s_26s_26_4_1_U44 mac_muladd_16s_16s_26s_26_4_1_U44 mac_muladd_16s_16s_26s_26_4_1_U39 mac_muladd_16s_16s_26s_26_4_1_U39 mac_muladd_16s_16s_26s_26_4_1_U49 mac_muladd_16s_16s_26s_26_4_1_U49 sub_ln33_16_fu_2502_p2 sub_ln33_34_fu_2534_p2 sub_ln33_35_fu_2550_p2 ix_8_fu_2566_p3 sub_ln34_16_fu_2929_p2 sub_ln34_34_fu_2961_p2 sub_ln34_35_fu_2977_p2 iy_8_fu_2993_p3 grp_fu_297_p2 mac_muladd_16s_16s_26s_26_4_1_U40 mac_muladd_16s_16s_26s_26_4_1_U40 mac_muladd_16s_16s_26s_26_4_1_U47 mac_muladd_16s_16s_26s_26_4_1_U47 mac_muladd_16s_16s_26s_26_4_1_U46 mac_muladd_16s_16s_26s_26_4_1_U46 mac_muladd_16s_16s_26s_26_4_1_U48 mac_muladd_16s_16s_26s_26_4_1_U48 mac_muladd_16s_16s_26s_26_4_1_U50 mac_muladd_16s_16s_26s_26_4_1_U50 mul_16s_16s_26_1_1_U6 mac_mulsub_16s_16s_26s_26_4_1_U51 mac_mulsub_16s_16s_26s_26_4_1_U51 icmp_ln47_fu_3212_p2 add_ln18_fu_2041_p2 mac_mulsub_16s_16s_32s_32_4_1_U52 mul_16s_16s_32_1_1_U7 mac_mulsub_16s_16s_32s_32_4_1_U52 sdiv_42ns_16s_42_46_1_U9 mac_mulsub_16s_16s_32s_32_4_1_U53 mul_16s_16s_32_1_1_U8 mac_mulsub_16s_16s_32s_32_4_1_U53 sdiv_42ns_16s_42_46_1_U10 empty_fu_835_p2 empty_24_fu_847_p2 add_ln34_2_fu_859_p2 icmp_ln19_fu_865_p2 add_ln34_3_fu_871_p2 icmp_ln18_fu_2047_p2 control_s_axi_U control_r_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>lucas_kanade_hls</Name>
            <Loops>
                <VITIS_LOOP_18_1_VITIS_LOOP_19_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>666864</Best-caseLatency>
                    <Average-caseLatency>666864</Average-caseLatency>
                    <Worst-caseLatency>666864</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.669 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.669 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.669 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>666792</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1_VITIS_LOOP_19_2>
                        <Name>VITIS_LOOP_18_1_VITIS_LOOP_19_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15876</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>666862</Latency>
                        <AbsoluteTimeLatency>6.669 ms</AbsoluteTimeLatency>
                        <PipelineII>42</PipelineII>
                        <PipelineDepth>113</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_18_1_VITIS_LOOP_19_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../LK_hls/src/lucas_kanade_hls.cpp:18</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_18_1_VITIS_LOOP_19_2>
                            <Name>VITIS_LOOP_18_1_VITIS_LOOP_19_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../LK_hls/src/lucas_kanade_hls.cpp:19</SourceLocation>
                        </VITIS_LOOP_18_1_VITIS_LOOP_19_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>51</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>12011</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12049</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_355_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_1_fu_363_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="i_3_fu_371_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_403_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_409_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_459_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_469_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_475_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_3_fu_485_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_4_fu_511_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_5_fu_517_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_6_fu_523_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_9_fu_545_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_10_fu_551_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_11_fu_557_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_12_fu_567_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_13_fu_573_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_14_fu_579_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_17_fu_597_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_18_fu_603_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_19_fu_609_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_20_fu_615_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_915_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_18_fu_952_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_19_fu_968_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="ix_fu_984_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="ix" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_1478_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_18_fu_1607_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_19_fu_1623_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="iy_fu_1639_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="iy" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_291_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="it" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U4" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U5" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_22_fu_741_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="j_3_fu_747_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="j_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_2_fu_1035_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_20_fu_1073_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_21_fu_1089_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="ix_1_fu_1105_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_2_fu_1708_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_20_fu_1740_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_21_fu_1756_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="iy_1_fu_1772_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="it_1_fu_1002_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="it_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U11" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U11" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U21" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U21" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U22" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U22" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U12" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U12" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U25" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U25" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_4_fu_1134_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_22_fu_1166_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_23_fu_1182_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="ix_2_fu_1198_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_4_fu_1845_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_22_fu_1877_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_23_fu_1893_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="iy_2_fu_1909_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_297_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="it_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U13" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U13" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U23" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U23" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U24" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U24" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U14" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U14" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U26" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U26" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_6_fu_1291_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_24_fu_1324_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_25_fu_1340_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="ix_3_fu_1356_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_6_fu_2062_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_24_fu_2094_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_25_fu_2110_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="iy_3_fu_2126_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="it_3_fu_1364_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="it_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U15" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U15" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U27" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U27" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U28" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U28" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U16" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U16" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U31" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U31" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_8_fu_1397_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_26_fu_1427_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_27_fu_1443_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="ix_4_fu_1459_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_8_fu_2142_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_26_fu_2174_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_27_fu_2190_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="iy_4_fu_2206_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="it_4_fu_1377_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="it_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U17" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U17" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U29" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U29" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U30" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U30" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U18" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U18" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U33" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U33" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_10_fu_1501_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_28_fu_1533_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_29_fu_1549_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="ix_5_fu_1565_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_10_fu_2320_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_28_fu_2352_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_29_fu_2368_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="iy_5_fu_2384_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_297_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="it_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U19" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U19" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U34" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U34" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U32" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U32" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U20" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U20" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U37" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U37" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_12_fu_2222_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_30_fu_2256_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_31_fu_2272_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="ix_6_fu_2288_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_12_fu_2611_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_30_fu_2738_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_31_fu_2754_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="iy_6_fu_2770_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_291_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="it_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U35" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U35" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U41" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U41" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U42" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U42" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U36" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U36" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U45" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U45" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_14_fu_2396_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_32_fu_2424_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_33_fu_2440_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="ix_7_fu_2456_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_14_fu_2659_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_32_fu_2843_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_33_fu_2859_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="iy_7_fu_2875_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="it_7_fu_2296_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="it_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U38" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U38" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U43" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U43" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U44" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U44" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U39" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U39" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U49" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U49" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_16_fu_2502_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_34_fu_2534_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_35_fu_2550_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="ix_8_fu_2566_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="ix_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_16_fu_2929_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_34_fu_2961_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_35_fu_2977_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="select" PRAGMA="" RTLNAME="iy_8_fu_2993_p3" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="iy_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_297_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="it_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U40" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U40" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U47" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U47" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U46" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U46" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U48" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U48" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U50" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U50" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U6" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_4_1_U51" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln46_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_4_1_U51" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln47_fu_3212_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_2041_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U52" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U7" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U52" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="45" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_42ns_16s_42_46_1_U9" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U53" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U8" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U53" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="45" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_42ns_16s_42_46_1_U10" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_835_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_847_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_2_fu_859_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_fu_865_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_3_fu_871_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_2047_p2" SOURCE="../LK_hls/src/lucas_kanade_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim setup="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="I1" index="0" direction="inout" srcType="ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="I1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="I1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="I2" index="1" direction="inout" srcType="ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="I2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="I2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u" index="2" direction="inout" srcType="ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="u_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="u_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v" index="3" direction="inout" srcType="ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="v_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="v_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="I1_1" access="W" description="Data signal of I1" range="32">
                    <fields>
                        <field offset="0" width="32" name="I1" access="W" description="Bit 31 to 0 of I1"/>
                    </fields>
                </register>
                <register offset="0x14" name="I1_2" access="W" description="Data signal of I1" range="32">
                    <fields>
                        <field offset="0" width="32" name="I1" access="W" description="Bit 63 to 32 of I1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="I2_1" access="W" description="Data signal of I2" range="32">
                    <fields>
                        <field offset="0" width="32" name="I2" access="W" description="Bit 31 to 0 of I2"/>
                    </fields>
                </register>
                <register offset="0x20" name="I2_2" access="W" description="Data signal of I2" range="32">
                    <fields>
                        <field offset="0" width="32" name="I2" access="W" description="Bit 63 to 32 of I2"/>
                    </fields>
                </register>
                <register offset="0x28" name="u_1" access="W" description="Data signal of u" range="32">
                    <fields>
                        <field offset="0" width="32" name="u" access="W" description="Bit 31 to 0 of u"/>
                    </fields>
                </register>
                <register offset="0x2c" name="u_2" access="W" description="Data signal of u" range="32">
                    <fields>
                        <field offset="0" width="32" name="u" access="W" description="Bit 63 to 32 of u"/>
                    </fields>
                </register>
                <register offset="0x34" name="v_1" access="W" description="Data signal of v" range="32">
                    <fields>
                        <field offset="0" width="32" name="v" access="W" description="Bit 31 to 0 of v"/>
                    </fields>
                </register>
                <register offset="0x38" name="v_2" access="W" description="Data signal of v" range="32">
                    <fields>
                        <field offset="0" width="32" name="v" access="W" description="Bit 63 to 32 of v"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="I1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="I2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="u"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="I1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="I1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="I2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="I2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="u"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="u"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="v"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="v"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 4, , </column>
                    <column name="s_axi_control_r">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control_r">I1_1, 0x10, 32, W, Data signal of I1, </column>
                    <column name="s_axi_control_r">I1_2, 0x14, 32, W, Data signal of I1, </column>
                    <column name="s_axi_control_r">I2_1, 0x1c, 32, W, Data signal of I2, </column>
                    <column name="s_axi_control_r">I2_2, 0x20, 32, W, Data signal of I2, </column>
                    <column name="s_axi_control_r">u_1, 0x28, 32, W, Data signal of u, </column>
                    <column name="s_axi_control_r">u_2, 0x2c, 32, W, Data signal of u, </column>
                    <column name="s_axi_control_r">v_1, 0x34, 32, W, Data signal of v, </column>
                    <column name="s_axi_control_r">v_2, 0x38, 32, W, Data signal of v, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="I1">inout, ap_fixed&lt;16 6 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="I2">inout, ap_fixed&lt;16 6 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="u">inout, ap_fixed&lt;16 6 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="v">inout, ap_fixed&lt;16 6 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="I1">m_axi_gmem, interface, , channel=0</column>
                    <column name="I1">s_axi_control_r, register, offset, name=I1_1 offset=0x10 range=32</column>
                    <column name="I1">s_axi_control_r, register, offset, name=I1_2 offset=0x14 range=32</column>
                    <column name="I2">m_axi_gmem, interface, , channel=0</column>
                    <column name="I2">s_axi_control_r, register, offset, name=I2_1 offset=0x1c range=32</column>
                    <column name="I2">s_axi_control_r, register, offset, name=I2_2 offset=0x20 range=32</column>
                    <column name="u">m_axi_gmem, interface, , channel=0</column>
                    <column name="u">s_axi_control_r, register, offset, name=u_1 offset=0x28 range=32</column>
                    <column name="u">s_axi_control_r, register, offset, name=u_2 offset=0x2c range=32</column>
                    <column name="v">m_axi_gmem, interface, , channel=0</column>
                    <column name="v">s_axi_control_r, register, offset, name=v_1 offset=0x34 range=32</column>
                    <column name="v">s_axi_control_r, register, offset, name=v_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem">read, 5, 16</column>
                    <column name="m_axi_gmem">read, 3, 16</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, write, Fail, , , , 214-224, Could not burst due to multiple potential writes to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">v, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, write, Widen Fail, , VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">u, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, write, Widen Fail, , VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">v, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, write, Fail, , VITIS_LOOP_18_1, ../LK_hls/src/lucas_kanade_hls.cpp:18:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">u, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, write, Fail, , VITIS_LOOP_18_1, ../LK_hls/src/lucas_kanade_hls.cpp:18:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">v, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, write, Inferred, 126, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">u, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, write, Inferred, 126, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:33:90, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:33:71, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:33:52, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:33:90, read, Inferred, 5, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:33:71, read, Inferred, 5, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:33:52, read, Inferred, 5, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:34:71, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:34:52, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:34:90, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:34:71, read, Inferred, 3, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:34:71, read, Inferred, 5, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:34:90, read, Inferred, 3, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:34:52, read, Inferred, 3, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:34:52, read, Inferred, 5, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:35:49, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:35:49, read, Widen Fail, , , , 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">I2, ../LK_hls/src/lucas_kanade_hls.cpp:35:49, read, Inferred, 5, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                    <column name="m_axi_gmem">I1, ../LK_hls/src/lucas_kanade_hls.cpp:35:49, read, Inferred, 5, VITIS_LOOP_19_2, ../LK_hls/src/lucas_kanade_hls.cpp:19:26, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../LK_hls/src/lucas_kanade_hls.cpp:9" status="valid" parentFunction="lucas_kanade_hls" variable="I1" isDirective="0" options="m_axi port=I1 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="../LK_hls/src/lucas_kanade_hls.cpp:10" status="valid" parentFunction="lucas_kanade_hls" variable="I2" isDirective="0" options="m_axi port=I2 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="../LK_hls/src/lucas_kanade_hls.cpp:11" status="valid" parentFunction="lucas_kanade_hls" variable="u" isDirective="0" options="m_axi port=u offset=slave bundle=gmem"/>
        <Pragma type="interface" location="../LK_hls/src/lucas_kanade_hls.cpp:12" status="valid" parentFunction="lucas_kanade_hls" variable="v" isDirective="0" options="m_axi port=v offset=slave bundle=gmem"/>
        <Pragma type="interface" location="../LK_hls/src/lucas_kanade_hls.cpp:13" status="valid" parentFunction="lucas_kanade_hls" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="pipeline" location="../LK_hls/src/lucas_kanade_hls.cpp:20" status="valid" parentFunction="lucas_kanade_hls" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../LK_hls/src/lucas_kanade_hls.cpp:32" status="valid" parentFunction="lucas_kanade_hls" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../LK_hls/src/lucas_kanade_hls.cpp:18" status="valid" parentFunction="lucas_kanade_hls" variable="" isDirective="0" options=" "/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="lucas_kanade_hls" options=" " pragmaLocId="../LK_hls/src/lucas_kanade_hls.cpp:18:0" pragmaLocOpt="lucas_kanade_hls/VITIS_LOOP_18_1" srcPragmaType="pipeline" srcPragmaLoc="../LK_hls/src/lucas_kanade_hls.cpp:20" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../LK_hls/src/lucas_kanade_hls.cpp:20" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=lucas_kanade_hls/VITIS_LOOP_18_1  " loopName="VITIS_LOOP_18_1" loopLoc="../LK_hls/src/lucas_kanade_hls.cpp:18:22"/>
    </AutoPragmaReport>
</profile>
