Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 25 07:48:58 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/SOC_design/course-lab_3/project_lab3/report/timmig_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (160)
6. checking no_output_delay (159)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (160)
--------------------------------
 There are 160 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (159)
---------------------------------
 There are 159 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.312        0.000                      0                  274        0.137        0.000                      0                  274        5.000        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.312        0.000                      0                  274        0.137        0.000                      0                  274        5.000        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.551ns  (logic 7.856ns (74.454%)  route 2.695ns (25.546%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[3]/Q
                         net (fo=113, unplaced)       0.414     3.348    FSM_onehot_state_reg_n_0_[3]
                                                                      r  product0__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.643 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.443    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.479 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.534    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.052 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.852    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.976    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.509 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    11.518    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.635    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  product_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.752    product_reg[27]_i_2_n_0
                                                                      r  product_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.083 r  product_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    12.701    product_reg[31]_i_3_n_4
                                                                      r  product[31]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    13.008 r  product[31]_i_2/O
                         net (fo=1, unplaced)         0.000    13.008    product[31]_i_2_n_0
                         FDCE                                         r  product_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[31]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDCE (Setup_fdce_C_D)        0.044    13.320    product_reg[31]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.434ns  (logic 7.739ns (74.168%)  route 2.695ns (25.832%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[3]/Q
                         net (fo=113, unplaced)       0.414     3.348    FSM_onehot_state_reg_n_0_[3]
                                                                      r  product0__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.643 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.443    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.479 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.534    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.052 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.852    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.976    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.509 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    11.518    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.635    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.966 r  product_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.584    product_reg[27]_i_2_n_4
                                                                      r  product[27]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.891 r  product[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.891    product[27]_i_1_n_0
                         FDCE                                         r  product_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[27]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDCE (Setup_fdce_C_D)        0.044    13.320    product_reg[27]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.317ns  (logic 7.622ns (73.875%)  route 2.695ns (26.125%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[3]/Q
                         net (fo=113, unplaced)       0.414     3.348    FSM_onehot_state_reg_n_0_[3]
                                                                      r  product0__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.643 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.443    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.479 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.534    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.052 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.852    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.976    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.509 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    11.518    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.849 r  product_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.467    product_reg[23]_i_2_n_4
                                                                      r  product[23]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.774 r  product[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.774    product[23]_i_1_n_0
                         FDCE                                         r  product_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[23]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDCE (Setup_fdce_C_D)        0.044    13.320    product_reg[23]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 7.775ns (75.453%)  route 2.529ns (24.547%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[3]/Q
                         net (fo=113, unplaced)       0.414     3.348    FSM_onehot_state_reg_n_0_[3]
                                                                      r  product0__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.643 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.443    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.479 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.534    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.052 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.852    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.976    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.509 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    11.518    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.635    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  product_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.752    product_reg[27]_i_2_n_0
                                                                      r  product_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.008 r  product_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    12.460    product_reg[31]_i_3_n_5
                                                                      r  product[30]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.301    12.761 r  product[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.761    product[30]_i_1_n_0
                         FDCE                                         r  product_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[30]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDCE (Setup_fdce_C_D)        0.044    13.320    product_reg[30]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.761    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 7.861ns (76.689%)  route 2.389ns (23.311%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[3]/Q
                         net (fo=113, unplaced)       0.414     3.348    FSM_onehot_state_reg_n_0_[3]
                                                                      r  product0__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.643 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.443    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.479 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.534    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.052 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.852    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.976    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.509 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    11.518    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.635    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  product_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.752    product_reg[27]_i_2_n_0
                                                                      r  product_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.089 r  product_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    12.401    product_reg[31]_i_3_n_6
                                                                      r  product[29]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.306    12.707 r  product[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.707    product[29]_i_1_n_0
                         FDCE                                         r  product_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[29]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDCE (Setup_fdce_C_D)        0.044    13.320    product_reg[29]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.187ns  (logic 7.658ns (75.171%)  route 2.529ns (24.829%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[3]/Q
                         net (fo=113, unplaced)       0.414     3.348    FSM_onehot_state_reg_n_0_[3]
                                                                      r  product0__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.643 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.443    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.479 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.534    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.052 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.852    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.976    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.509 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    11.518    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.635    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.891 r  product_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    12.343    product_reg[27]_i_2_n_5
                                                                      r  product[26]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.301    12.644 r  product[26]_i_1/O
                         net (fo=1, unplaced)         0.000    12.644    product[26]_i_1_n_0
                         FDCE                                         r  product_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[26]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDCE (Setup_fdce_C_D)        0.044    13.320    product_reg[26]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 7.744ns (76.420%)  route 2.389ns (23.580%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[3]/Q
                         net (fo=113, unplaced)       0.414     3.348    FSM_onehot_state_reg_n_0_[3]
                                                                      r  product0__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.643 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.443    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.479 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.534    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.052 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.852    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.976    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.509 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    11.518    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.635    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.972 r  product_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    12.284    product_reg[27]_i_2_n_6
                                                                      r  product[25]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.306    12.590 r  product[25]_i_1/O
                         net (fo=1, unplaced)         0.000    12.590    product[25]_i_1_n_0
                         FDCE                                         r  product_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[25]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDCE (Setup_fdce_C_D)        0.044    13.320    product_reg[25]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 7.745ns (76.430%)  route 2.388ns (23.570%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[3]/Q
                         net (fo=113, unplaced)       0.414     3.348    FSM_onehot_state_reg_n_0_[3]
                                                                      r  product0__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.643 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.443    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.479 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.534    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.052 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.852    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.976    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.509 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    11.518    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.635    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  product_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.752    product_reg[27]_i_2_n_0
                                                                      r  product_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.984 r  product_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    12.295    product_reg[31]_i_3_n_7
                                                                      r  product[28]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.295    12.590 r  product[28]_i_1/O
                         net (fo=1, unplaced)         0.000    12.590    product[28]_i_1_n_0
                         FDCE                                         r  product_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[28]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDCE (Setup_fdce_C_D)        0.044    13.320    product_reg[28]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.087ns  (logic 7.401ns (73.369%)  route 2.686ns (26.631%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[3]/Q
                         net (fo=113, unplaced)       0.414     3.348    FSM_onehot_state_reg_n_0_[3]
                                                                      r  product0__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.643 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.443    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.479 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.534    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.052 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.852    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.976    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.619 r  product_reg[19]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.237    product_reg[19]_i_2_n_4
                                                                      r  product[19]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.544 r  product[19]_i_1/O
                         net (fo=1, unplaced)         0.000    12.544    product[19]_i_1_n_0
                         FDCE                                         r  product_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[19]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDCE (Setup_fdce_C_D)        0.044    13.320    product_reg[19]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 7.541ns (74.883%)  route 2.529ns (25.117%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[3]/Q
                         net (fo=113, unplaced)       0.414     3.348    FSM_onehot_state_reg_n_0_[3]
                                                                      r  product0__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.643 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.443    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.479 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.534    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.052 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.852    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.976    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.509 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    11.518    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.774 r  product_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    12.226    product_reg[23]_i_2_n_5
                                                                      r  product[22]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.301    12.527 r  product[22]_i_1/O
                         net (fo=1, unplaced)         0.000    12.527    product[22]_i_1_n_0
                         FDCE                                         r  product_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[22]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDCE (Setup_fdce_C_D)        0.044    13.320    product_reg[22]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  0.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ap_idle_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ap_idle_reg/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  ap_idle_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    ap_idle_reg_n_0
                                                                      r  ap_idle_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.058 r  ap_idle_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    ap_idle_i_1_n_0
                         FDPE                                         r  ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    ap_idle_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.963    count_reg_n_0_[0]
                                                                      f  count[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    count[0]_i_1_n_0
                         FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 N_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            N_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  N_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  N_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    N[2]
                                                                      r  N[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.065 r  N[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    N[2]_i_1_n_0
                         FDCE                                         r  N_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  N_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    N_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 N_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            N_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  N_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  N_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    N[3]
                                                                      r  N[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.067 r  N[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    N[3]_i_1_n_0
                         FDCE                                         r  N_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  N_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    N_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 N_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            N_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  N_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  N_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    N[0]
                                                                      f  N[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.067 r  N[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    N[0]_i_1_n_0
                         FDCE                                         r  N_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  N_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    N_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 N_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            N_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  N_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  N_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    N[1]
                                                                      r  N[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.067 r  N[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    N[1]_i_1_n_0
                         FDCE                                         r  N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  N_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    N_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 N_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            N_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  N_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  N_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    N[2]
                                                                      r  N[4]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.068 r  N[4]_i_2/O
                         net (fo=1, unplaced)         0.000     1.068    N[4]_i_2_n_0
                         FDCE                                         r  N_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  N_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    N_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            arready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_reg/Q
                         net (fo=8, unplaced)         0.147     0.972    arready_OBUF
                                                                      r  arready_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  arready_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    arready_i_1_n_0
                         FDCE                                         r  arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    arready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            awready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  awready_reg/Q
                         net (fo=10, unplaced)        0.149     0.974    awready_OBUF
                                                                      r  awready_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.072 r  awready_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    awready_i_1_n_0
                         FDCE                                         r  awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    awready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.248ns (62.767%)  route 0.147ns (37.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_reg/Q
                         net (fo=8, unplaced)         0.147     0.972    arready_OBUF
                                                                      r  rvalid_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.073 r  rvalid_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    rvalid_i_1_n_0
                         FDCE                                         r  rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         11.000      8.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         11.000      10.000               FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               N_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               N_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               N_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.500       5.000                FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 4.102ns (52.507%)  route 3.710ns (47.493%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  data_length[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  data_length[11]_i_2/O
                         net (fo=10, unplaced)        0.492     2.971    data_length[11]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        1.159     4.254    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.178    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.813 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.813    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 4.102ns (52.507%)  route 3.710ns (47.493%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  data_length[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  data_length[11]_i_2/O
                         net (fo=10, unplaced)        0.492     2.971    data_length[11]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        1.159     4.254    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.178    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.813 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.813    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 4.102ns (52.507%)  route 3.710ns (47.493%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  data_length[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  data_length[11]_i_2/O
                         net (fo=10, unplaced)        0.492     2.971    data_length[11]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        1.159     4.254    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.178    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.813 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.813    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 4.102ns (52.507%)  route 3.710ns (47.493%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  data_length[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  data_length[11]_i_2/O
                         net (fo=10, unplaced)        0.492     2.971    data_length[11]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        1.159     4.254    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.178    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.813 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.813    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.102ns (53.950%)  route 3.501ns (46.050%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  data_length[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  data_length[11]_i_2/O
                         net (fo=10, unplaced)        0.492     2.971    data_length[11]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     4.045    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.169 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.969    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.604 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.604    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.102ns (53.950%)  route 3.501ns (46.050%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  data_length[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  data_length[11]_i_2/O
                         net (fo=10, unplaced)        0.492     2.971    data_length[11]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     4.045    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.169 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.969    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.604 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.604    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.102ns (53.950%)  route 3.501ns (46.050%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  data_length[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  data_length[11]_i_2/O
                         net (fo=10, unplaced)        0.492     2.971    data_length[11]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     4.045    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.169 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.969    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.604 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.604    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.102ns (53.950%)  route 3.501ns (46.050%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  data_length[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  data_length[11]_i_2/O
                         net (fo=10, unplaced)        0.492     2.971    data_length[11]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     4.045    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.169 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.969    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.604 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.604    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 4.102ns (53.986%)  route 3.496ns (46.014%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      f  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      f  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[2]_inst_i_3_n_0
                                                                      f  data_length[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  data_length[11]_i_2/O
                         net (fo=10, unplaced)        0.492     2.971    data_length[11]_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.095 r  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945     4.040    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.164 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.964    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.599 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.599    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 4.102ns (53.986%)  route 3.496ns (46.014%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      f  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      f  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[2]_inst_i_3_n_0
                                                                      f  data_length[11]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  data_length[11]_i_2/O
                         net (fo=10, unplaced)        0.492     2.971    data_length[11]_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.095 r  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945     4.040    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.164 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.964    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.599 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.599    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_EN_OBUF
                                                                      r  data_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_EN_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    data_EN
                                                                      r  data_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[11]
                                                                      r  data_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[12]
                                                                      r  data_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[13]
                                                                      r  data_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[14]
                                                                      r  data_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[15]
                                                                      r  data_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.909ns  (logic 5.738ns (64.411%)  route 3.171ns (35.589%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  count_reg[4]/Q
                         net (fo=1, unplaced)         0.983     3.917    count_reg_n_0_[4]
                                                                      r  count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.588 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.597    count_reg[4]_i_2_n_0
                                                                      r  count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.714    count_reg[8]_i_2_n_0
                                                                      r  count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    count_reg[12]_i_2_n_0
                                                                      r  count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.948    count_reg[16]_i_2_n_0
                                                                      r  count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    count_reg[20]_i_2_n_0
                                                                      r  count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.321 f  count_reg[24]_i_2/O[2]
                         net (fo=2, unplaced)         0.916     6.237    in3[23]
                                                                      f  sm_tlast_OBUF_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.301     6.538 r  sm_tlast_OBUF_inst_i_8/O
                         net (fo=1, unplaced)         0.000     6.538    sm_tlast_OBUF_inst_i_8_n_0
                                                                      r  sm_tlast_OBUF_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.914 r  sm_tlast_OBUF_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     6.914    sm_tlast_OBUF_inst_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     7.166 r  sm_tlast_OBUF_inst_i_2/CO[2]
                         net (fo=2, unplaced)         0.463     7.629    ap_done08_in
                                                                      r  sm_tlast_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.302     7.931 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.731    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.366 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000    11.366    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 3.681ns (52.659%)  route 3.310ns (47.341%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_onehot_state_reg[4]/Q
                         net (fo=79, unplaced)        0.900     3.834    FSM_onehot_state_reg_n_0_[4]
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.155 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=6, unplaced)         0.451     4.606    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.730 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        1.159     5.889    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.013 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.813    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.448 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.448    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 3.681ns (52.659%)  route 3.310ns (47.341%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_onehot_state_reg[4]/Q
                         net (fo=79, unplaced)        0.900     3.834    FSM_onehot_state_reg_n_0_[4]
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.155 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=6, unplaced)         0.451     4.606    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.730 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        1.159     5.889    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.013 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.813    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.448 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.448    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 3.681ns (52.659%)  route 3.310ns (47.341%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_onehot_state_reg[4]/Q
                         net (fo=79, unplaced)        0.900     3.834    FSM_onehot_state_reg_n_0_[4]
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.155 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=6, unplaced)         0.451     4.606    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.730 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        1.159     5.889    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.013 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.813    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.448 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.448    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 3.681ns (52.659%)  route 3.310ns (47.341%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_onehot_state_reg[4]/Q
                         net (fo=79, unplaced)        0.900     3.834    FSM_onehot_state_reg_n_0_[4]
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.155 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=6, unplaced)         0.451     4.606    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.730 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        1.159     5.889    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.013 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.813    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.448 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.448    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 3.655ns (53.835%)  route 3.135ns (46.165%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  awready_reg/Q
                         net (fo=10, unplaced)        0.513     3.447    awready_OBUF
                                                                      f  tap_A_OBUF[11]_inst_i_12/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.742 r  tap_A_OBUF[11]_inst_i_12/O
                         net (fo=3, unplaced)         0.920     4.662    tap_A_OBUF[11]_inst_i_12_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.786 r  tap_A_OBUF[4]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     5.688    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.812 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.612    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.247 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.247    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 3.655ns (53.835%)  route 3.135ns (46.165%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  awready_reg/Q
                         net (fo=10, unplaced)        0.513     3.447    awready_OBUF
                                                                      f  tap_A_OBUF[11]_inst_i_12/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.742 r  tap_A_OBUF[11]_inst_i_12/O
                         net (fo=3, unplaced)         0.920     4.662    tap_A_OBUF[11]_inst_i_12_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.786 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     5.688    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.812 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.612    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.247 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.247    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 3.681ns (54.282%)  route 3.101ns (45.718%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_onehot_state_reg[4]/Q
                         net (fo=79, unplaced)        0.900     3.834    FSM_onehot_state_reg_n_0_[4]
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.155 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=6, unplaced)         0.451     4.606    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.730 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     5.680    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.804 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.604    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.239 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.239    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 3.681ns (54.282%)  route 3.101ns (45.718%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_onehot_state_reg[4]/Q
                         net (fo=79, unplaced)        0.900     3.834    FSM_onehot_state_reg_n_0_[4]
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.155 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=6, unplaced)         0.451     4.606    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.730 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     5.680    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.804 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.604    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.239 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.239    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 3.681ns (54.282%)  route 3.101ns (45.718%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_onehot_state_reg[4]/Q
                         net (fo=79, unplaced)        0.900     3.834    FSM_onehot_state_reg_n_0_[4]
                                                                      f  tap_A_OBUF[11]_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.155 r  tap_A_OBUF[11]_inst_i_7/O
                         net (fo=6, unplaced)         0.451     4.606    tap_A_OBUF[11]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.730 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     5.680    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.804 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.604    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.239 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.239    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_reg/Q
                         net (fo=8, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  awready_reg/Q
                         net (fo=10, unplaced)        0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rvalid_reg/Q
                         net (fo=37, unplaced)        0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tvalid_reg/Q
                         net (fo=39, unplaced)        0.337     1.162    sm_tvalid_OBUF
                                                                      r  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    sm_tvalid
                                                                      r  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ss_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_tready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ss_tready_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    ss_tready_OBUF
                                                                      r  ss_tready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  ss_tready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    ss_tready
                                                                      r  ss_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wready_reg/Q
                         net (fo=36, unplaced)        0.337     1.162    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.399ns (74.929%)  route 0.468ns (25.071%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_temp_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.956    data_temp_reg_n_0_[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.057 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.394    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.545 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.545    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_temp_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.399ns (74.929%)  route 0.468ns (25.071%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_temp_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.956    data_temp_reg_n_0_[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.057 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.394    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.545 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.545    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_temp_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.399ns (74.929%)  route 0.468ns (25.071%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_temp_reg[11]/Q
                         net (fo=1, unplaced)         0.131     0.956    data_temp_reg_n_0_[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.057 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.394    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.545 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.545    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.399ns (74.929%)  route 0.468ns (25.071%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_temp_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.956    data_temp_reg_n_0_[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.057 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.394    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.545 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.545    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           360 Endpoints
Min Delay           360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            product_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.260ns  (logic 8.179ns (72.636%)  route 3.081ns (27.364%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  product0__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.228    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  product_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    product_reg[27]_i_2_n_0
                                                                      r  product_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.335 r  product_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    10.953    product_reg[31]_i_3_n_4
                                                                      r  product[31]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.260 r  product[31]_i_2/O
                         net (fo=1, unplaced)         0.000    11.260    product[31]_i_2_n_0
                         FDCE                                         r  product_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            product_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.143ns  (logic 8.062ns (72.349%)  route 3.081ns (27.651%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  product0__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.228    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  product_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    10.836    product_reg[27]_i_2_n_4
                                                                      r  product[27]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.143 r  product[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.143    product[27]_i_1_n_0
                         FDCE                                         r  product_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            product_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.026ns  (logic 7.945ns (72.055%)  route 3.081ns (27.945%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  product0__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.228    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  product_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    10.719    product_reg[23]_i_2_n_4
                                                                      r  product[23]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.026 r  product[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.026    product[23]_i_1_n_0
                         FDCE                                         r  product_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            product_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.013ns  (logic 8.098ns (73.530%)  route 2.915ns (26.470%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  product0__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.228    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  product_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    product_reg[27]_i_2_n_0
                                                                      r  product_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.260 r  product_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    10.712    product_reg[31]_i_3_n_5
                                                                      r  product[30]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.301    11.013 r  product[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.013    product[30]_i_1_n_0
                         FDCE                                         r  product_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            product_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.959ns  (logic 8.184ns (74.677%)  route 2.775ns (25.323%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  product0__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.228    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  product_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    product_reg[27]_i_2_n_0
                                                                      r  product_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.341 r  product_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    10.653    product_reg[31]_i_3_n_6
                                                                      r  product[29]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.306    10.959 r  product[29]_i_1/O
                         net (fo=1, unplaced)         0.000    10.959    product[29]_i_1_n_0
                         FDCE                                         r  product_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            product_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.896ns  (logic 7.981ns (73.245%)  route 2.915ns (26.755%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  product0__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.228    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.143 r  product_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.595    product_reg[27]_i_2_n_5
                                                                      r  product[26]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.301    10.896 r  product[26]_i_1/O
                         net (fo=1, unplaced)         0.000    10.896    product[26]_i_1_n_0
                         FDCE                                         r  product_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            product_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 8.068ns (74.413%)  route 2.774ns (25.587%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  product0__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.228    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  product_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    product_reg[27]_i_2_n_0
                                                                      r  product_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.236 r  product_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    10.547    product_reg[31]_i_3_n_7
                                                                      r  product[28]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.295    10.842 r  product[28]_i_1/O
                         net (fo=1, unplaced)         0.000    10.842    product[28]_i_1_n_0
                         FDCE                                         r  product_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            product_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 8.067ns (74.403%)  route 2.775ns (25.597%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  product0__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.228    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  product_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    product_reg[23]_i_2_n_0
                                                                      r  product_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.224 r  product_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    10.536    product_reg[27]_i_2_n_6
                                                                      r  product[25]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.306    10.842 r  product[25]_i_1/O
                         net (fo=1, unplaced)         0.000    10.842    product[25]_i_1_n_0
                         FDCE                                         r  product_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            product_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.796ns  (logic 7.724ns (71.543%)  route 3.072ns (28.457%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  product0__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.228    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  product_reg[19]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    10.489    product_reg[19]_i_2_n_4
                                                                      r  product[19]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    10.796 r  product[19]_i_1/O
                         net (fo=1, unplaced)         0.000    10.796    product[19]_i_1_n_0
                         FDCE                                         r  product_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[19]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            product_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.779ns  (logic 7.864ns (72.955%)  route 2.915ns (27.045%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  product0__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  product0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    read_bramdata[16]
                                                                      r  product0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  product0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    product0__0_n_106
                                                                      r  product0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  product0__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    product0__1_n_105
                                                                      r  product[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  product[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.228    product[19]_i_5_n_0
                                                                      r  product_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  product_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    product_reg[19]_i_2_n_0
                                                                      r  product_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.026 r  product_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.478    product_reg[23]_i_2_n_5
                                                                      r  product[22]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.301    10.779 r  product[22]_i_1/O
                         net (fo=1, unplaced)         0.000    10.779    product[22]_i_1_n_0
                         FDCE                                         r  product_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  product_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            data_length_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[0]
                         FDCE                                         r  data_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            data_length_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[10]
                         FDCE                                         r  data_length_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            data_length_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[11]
                         FDCE                                         r  data_length_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[11]/C

Slack:                    inf
  Source:                 wdata[1]
                            (input port)
  Destination:            data_length_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[1] (IN)
                         net (fo=0)                   0.000     0.000    wdata[1]
                                                                      r  wdata_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[1]
                         FDCE                                         r  data_length_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C

Slack:                    inf
  Source:                 wdata[2]
                            (input port)
  Destination:            data_length_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[2] (IN)
                         net (fo=0)                   0.000     0.000    wdata[2]
                                                                      r  wdata_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[2]
                         FDCE                                         r  data_length_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[2]/C

Slack:                    inf
  Source:                 wdata[3]
                            (input port)
  Destination:            data_length_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[3] (IN)
                         net (fo=0)                   0.000     0.000    wdata[3]
                                                                      r  wdata_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[3]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[3]
                         FDCE                                         r  data_length_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[3]/C

Slack:                    inf
  Source:                 wdata[4]
                            (input port)
  Destination:            data_length_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[4] (IN)
                         net (fo=0)                   0.000     0.000    wdata[4]
                                                                      r  wdata_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[4]
                         FDCE                                         r  data_length_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[4]/C

Slack:                    inf
  Source:                 wdata[5]
                            (input port)
  Destination:            data_length_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[5] (IN)
                         net (fo=0)                   0.000     0.000    wdata[5]
                                                                      r  wdata_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[5]
                         FDCE                                         r  data_length_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[5]/C

Slack:                    inf
  Source:                 wdata[6]
                            (input port)
  Destination:            data_length_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[6] (IN)
                         net (fo=0)                   0.000     0.000    wdata[6]
                                                                      r  wdata_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[6]
                         FDCE                                         r  data_length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[6]/C

Slack:                    inf
  Source:                 wdata[7]
                            (input port)
  Destination:            data_length_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[7] (IN)
                         net (fo=0)                   0.000     0.000    wdata[7]
                                                                      r  wdata_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[7]
                         FDCE                                         r  data_length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=176, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[7]/C





