From c93befddcc99ba31226e7a8123b098f2683a579c Mon Sep 17 00:00:00 2001
From: Dinh Nguyen <dinguyen@opensource.altera.com>
Date: Tue, 24 Mar 2015 23:17:28 -0500
Subject: [PATCH 126/172] FogBugz #288412: Add correct reset manager offsets
 for Arria10

There are 2 peripheral module reset manager registers on the Arria10.

Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
[czou:Original patch taken from
https://github.com/altera-opensource/linux-socfpga.git socfpga-4.1]
Signed-off-by: czou <cao.zou@windriver.com>
---
 arch/arm/mach-socfpga/core.h    |  3 +++
 arch/arm/mach-socfpga/socfpga.c | 16 ++++++++++++++--
 2 files changed, 17 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-socfpga/core.h b/arch/arm/mach-socfpga/core.h
index f9e50b9..c550c47 100644
--- a/arch/arm/mach-socfpga/core.h
+++ b/arch/arm/mach-socfpga/core.h
@@ -26,6 +26,9 @@
 #define SOCFPGA_RSTMGR_BRGMODRST	0x1c
 
 #define SOCFPGA_A10_RSTMGR_CTRL		0xC
+#define SOCFPGA_A10_RSTMGR_PER0MODRST	0x24
+#define SOCFPGA_A10_RSTMGR_PER1MODRST	0x28
+#define SOCFPGA_A10_RSTMGR_BRGMODRST	0x2C
 
 /* System Manager bits */
 #define RSTMGR_CTRL_SWCOLDRSTREQ	0x1	/* Cold Reset */
diff --git a/arch/arm/mach-socfpga/socfpga.c b/arch/arm/mach-socfpga/socfpga.c
index 5b73012..19d4790 100644
--- a/arch/arm/mach-socfpga/socfpga.c
+++ b/arch/arm/mach-socfpga/socfpga.c
@@ -42,6 +42,8 @@ void __iomem *sdr_ctl_base_addr;
 void __iomem *l3regs_base_addr;
 void __iomem *clkmgr_base_addr;
 
+static int socfpga_is_a10(void);
+
 #ifdef CONFIG_HW_PERF_EVENTS
 static struct arm_pmu_platdata socfpga_pmu_platdata = {
 	.handle_irq = socfpga_pmu_handler,
@@ -129,8 +131,18 @@ static void __init socfpga_scu_map_io(void)
 
 static void __init enable_periphs(void)
 {
-	/* Release all peripherals from reset.*/
-	__raw_writel(0, rst_manager_base_addr + SOCFPGA_RSTMGR_MODPERRST);
+	if (socfpga_is_a10()) {
+		/* temp hack to enable all periphs from reset for A10 */
+		writel(0x0, rst_manager_base_addr + SOCFPGA_A10_RSTMGR_PER0MODRST);
+		writel(0x0, rst_manager_base_addr + SOCFPGA_A10_RSTMGR_PER1MODRST);
+	} else {
+		writel(0x0, rst_manager_base_addr + SOCFPGA_RSTMGR_MODPERRST);
+	}
+}
+
+static int socfpga_is_a10(void)
+{
+	return of_machine_is_compatible("altr,socfpga-arria10");
 }
 
 static void __init socfpga_map_io(void)
-- 
1.9.1

