// Seed: 503427621
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_5;
  xnor (id_1, id_5, id_3, id_2);
  module_0(
      id_4
  );
endmodule
module module_2 (
    input  wand id_0,
    output tri  id_1,
    input  tri0 id_2,
    output wire id_3,
    input  wor  id_4
);
  assign id_3 = id_4;
  wand id_6 = 1'h0;
  wand id_7, id_8, id_9, id_10;
  assign id_8 = 1;
  assign id_3 = id_10 << id_8;
  module_0(
      id_10
  );
endmodule
