$comment
	File created using the following command:
		vcd file ej9.msim.vcd -direction
$end
$date
	Tue Apr 20 12:47:27 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ej9_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 12 " d [11:0] $end
$var wire 1 # q [11] $end
$var wire 1 $ q [10] $end
$var wire 1 % q [9] $end
$var wire 1 & q [8] $end
$var wire 1 ' q [7] $end
$var wire 1 ( q [6] $end
$var wire 1 ) q [5] $end
$var wire 1 * q [4] $end
$var wire 1 + q [3] $end
$var wire 1 , q [2] $end
$var wire 1 - q [1] $end
$var wire 1 . q [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 q[0]~output_o $end
$var wire 1 6 q[1]~output_o $end
$var wire 1 7 q[2]~output_o $end
$var wire 1 8 q[3]~output_o $end
$var wire 1 9 q[4]~output_o $end
$var wire 1 : q[5]~output_o $end
$var wire 1 ; q[6]~output_o $end
$var wire 1 < q[7]~output_o $end
$var wire 1 = q[8]~output_o $end
$var wire 1 > q[9]~output_o $end
$var wire 1 ? q[10]~output_o $end
$var wire 1 @ q[11]~output_o $end
$var wire 1 A clk~input_o $end
$var wire 1 B clk~inputclkctrl_outclk $end
$var wire 1 C d[0]~input_o $end
$var wire 1 D q[0]~reg0feeder_combout $end
$var wire 1 E q[0]~reg0_q $end
$var wire 1 F d[1]~input_o $end
$var wire 1 G q[1]~reg0feeder_combout $end
$var wire 1 H q[1]~reg0_q $end
$var wire 1 I d[2]~input_o $end
$var wire 1 J q[2]~reg0feeder_combout $end
$var wire 1 K q[2]~reg0_q $end
$var wire 1 L d[3]~input_o $end
$var wire 1 M q[3]~reg0feeder_combout $end
$var wire 1 N q[3]~reg0_q $end
$var wire 1 O d[4]~input_o $end
$var wire 1 P q[4]~reg0_q $end
$var wire 1 Q d[5]~input_o $end
$var wire 1 R q[5]~reg0feeder_combout $end
$var wire 1 S q[5]~reg0_q $end
$var wire 1 T d[6]~input_o $end
$var wire 1 U q[6]~reg0feeder_combout $end
$var wire 1 V q[6]~reg0_q $end
$var wire 1 W d[7]~input_o $end
$var wire 1 X q[7]~reg0feeder_combout $end
$var wire 1 Y q[7]~reg0_q $end
$var wire 1 Z d[8]~input_o $end
$var wire 1 [ q[8]~reg0_q $end
$var wire 1 \ d[9]~input_o $end
$var wire 1 ] q[9]~reg0feeder_combout $end
$var wire 1 ^ q[9]~reg0_q $end
$var wire 1 _ d[10]~input_o $end
$var wire 1 ` q[10]~reg0_q $end
$var wire 1 a d[11]~input_o $end
$var wire 1 b q[11]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0/
10
x1
12
13
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
$end
#1000000
