;redcode
;assert 1
	SPL 0, <-903
	CMP -207, <-120
	MOV -1, <-20
	MOV -6, <-20
	DJN -1, @-20
	ADD 210, 60
	CMP 0, <1
	SUB 0, <1
	SUB @121, 106
	JMN 300, @1
	ADD 210, 60
	JMN 300, @1
	SLT 20, 200
	JMP 20, 200
	SLT 20, 200
	SLT 20, 200
	SLT 20, 200
	JMN <121, 106
	CMP 2, 10
	SUB @0, @2
	SUB @0, 2
	JMZ -1, @-20
	SUB 11, @509
	ADD 210, 60
	MOV @-127, 100
	SPL @2
	JMN 0, @1
	JMN 0, @1
	SLT 20, @12
	ADD -71, @0
	SLT 20, @12
	ADD 210, 60
	SUB @121, 106
	ADD #270, <1
	SUB @121, 106
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD @-30, 9
	ADD @-30, 9
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB 600, 254
	SPL 0, <-903
	SPL 0, <-903
	MOV -1, <-20
	CMP -207, <-120
	SLT 20, 200
	SLT 20, 200
