# ğŸš€ 5-Stage Pipelined RISC-V Processor (RV32I)
**A fully modular RV32I CPU core implemented in Verilog with pipelining, hazard detection, forwarding, testbenches, and Vivado simulation support.**

---

## ğŸ“Œ Features
- âœ” **5-Stage Pipeline:** IF â†’ ID â†’ EX â†’ MEM â†’ WB  
- âœ” **Hazard Detection Unit:** Load-use stall detection  
- âœ” **Forwarding Unit:** Resolves EX/MEM and MEM/WB data hazards  
- âœ” **Modular Components:** ALU, Register File, ImmGen, Control Unit, Memories  
- âœ” **Self-Checking Testbench:** Program loading + memory preload + waveform dumping  
- âœ” **Runs on Xilinx Vivado:** Synthesis + simulation compatible  
- âœ” **GTKWave Support:** Auto-generated `.vcd` waveform traces  

---

## ğŸ— Project Structure
``` bash
/src
â”œâ”€â”€ alu.v
â”œâ”€â”€ control.v
â”œâ”€â”€ regfile.v
â”œâ”€â”€ imm_gen.v
â”œâ”€â”€ instr_mem.v
â”œâ”€â”€ data_mem.v
â”œâ”€â”€ hazard_unit.v
â”œâ”€â”€ forwarding_unit.v
â”œâ”€â”€ risc_processor.v <-- Top-level Pipelined RV32I Core
/testbench
â”œâ”€â”€ tb_riscv.v <-- Advanced testbench
â”œâ”€â”€ program.hex
â”œâ”€â”€ data.hex

```

ğŸ§ª Testbench Overview

The testbench supports:

* ğŸ”¹ Automatic program loading (program.hex)
* ğŸ”¹ Data memory initialization (data.hex)
* ğŸ”¹ Register writeback monitoring
* ğŸ”¹ Pipeline stage logging (IF/ID, ID/EX, EX/MEM, MEM/WB)
* ğŸ”¹ VCD dump generation for GTKWave

Sample log output
``` bash
PC=00000024 | IF/ID instr=0020A023 | EX/MEM ALU=00000010 | WB rd=5 data=00000010
[RF] x5 <- 00000010
```

ğŸ§  Architecture Diagram

``` bash
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚  IF Stage â”‚
           â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                 â–¼
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚  ID Stage â”‚-- Hazard Detection
           â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                 â–¼
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚  EX Stage â”‚-- ALU + Forwarding
           â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                 â–¼
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚ MEM Stage â”‚
           â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                 â–¼
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚ WB Stage  â”‚-- Register File Writeback
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

ğŸ“„ Example Program (program.hex)

``` bash
00000093   // addi x1, x0, 0
00108113   // addi x2, x1, 1
00210193   // addi x3, x2, 2
00318213   // addi x4, x3, 3
```
ğŸ—‚ Memory Initialization (data.hex)

``` bash
00000000
00000000
00000000
00000000
```

ğŸ§© Future Improvements

* ğŸ”§ Add support for branch prediction
* ğŸ”§ Implement full RV32IM extensions
* ğŸ”§ Replace simple memory with AXI interface
* ğŸ”§ FPGA deployment (Basys3 / Nexys A7)
