Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jul  6 00:57:36 2022
| Host         : gautham-Inspiron-5570 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_nexys4ddr_timing.rpt
| Design       : digilent_nexys4ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.554        0.000                      0                31973        0.035        0.000                      0                31973        0.264        0.000                       0                 11473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk100                              {0.000 5.000}        10.000          100.000         
  soc_builder_subfragments_mmcm_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0                   {0.000 6.667}        13.333          75.000          
  soc_crg_clkout1                   {0.000 3.333}        6.667           150.000         
  soc_crg_clkout2                   {1.667 5.000}        6.667           150.000         
  soc_crg_clkout3                   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                    8.601        0.000                      0                    7        0.245        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_subfragments_mmcm_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                         0.554        0.000                      0                31952        0.035        0.000                      0                31952        5.417        0.000                       0                 11372  
  soc_crg_clkout1                                                                                                                                                                     4.511        0.000                       0                    75  
  soc_crg_clkout2                                                                                                                                                                     4.511        0.000                       0                     4  
  soc_crg_clkout3                         1.246        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.601ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.518ns (47.817%)  route 0.565ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.535ns = ( 18.535 - 10.000 ) 
    Source Clock Delay      (SCD):    9.625ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           3.640     9.625    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.518    10.143 r  FDCE/Q
                         net (fo=1, routed)           0.565    10.708    soc_builder_subfragments_reset0
    SLICE_X39Y123        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    15.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    15.563 r  clk100_inst/O
                         net (fo=9, routed)           2.972    18.535    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.876    19.412    
                         clock uncertainty           -0.035    19.376    
    SLICE_X39Y123        FDCE (Setup_fdce_C_D)       -0.067    19.309    FDCE_1
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  8.601    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.518ns (44.537%)  route 0.645ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.535ns = ( 18.535 - 10.000 ) 
    Source Clock Delay      (SCD):    9.520ns
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           3.535     9.520    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDCE (Prop_fdce_C_Q)         0.518    10.038 r  FDCE_6/Q
                         net (fo=1, routed)           0.645    10.683    soc_builder_subfragments_reset6
    SLICE_X38Y123        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    15.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    15.563 r  clk100_inst/O
                         net (fo=9, routed)           2.972    18.535    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.984    19.520    
                         clock uncertainty           -0.035    19.484    
    SLICE_X38Y123        FDCE (Setup_fdce_C_D)       -0.028    19.456    FDCE_7
  -------------------------------------------------------------------
                         required time                         19.456    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.014%)  route 0.629ns (57.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.535ns = ( 18.535 - 10.000 ) 
    Source Clock Delay      (SCD):    9.520ns
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           3.535     9.520    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.456     9.976 r  FDCE_1/Q
                         net (fo=1, routed)           0.629    10.605    soc_builder_subfragments_reset1
    SLICE_X39Y123        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    15.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    15.563 r  clk100_inst/O
                         net (fo=9, routed)           2.972    18.535    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.984    19.520    
                         clock uncertainty           -0.035    19.484    
    SLICE_X39Y123        FDCE (Setup_fdce_C_D)       -0.081    19.403    FDCE_2
  -------------------------------------------------------------------
                         required time                         19.403    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  8.798    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.603%)  route 0.640ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.535ns = ( 18.535 - 10.000 ) 
    Source Clock Delay      (SCD):    9.520ns
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           3.535     9.520    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.456     9.976 r  FDCE_2/Q
                         net (fo=1, routed)           0.640    10.616    soc_builder_subfragments_reset2
    SLICE_X39Y123        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    15.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    15.563 r  clk100_inst/O
                         net (fo=9, routed)           2.972    18.535    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.984    19.520    
                         clock uncertainty           -0.035    19.484    
    SLICE_X39Y123        FDCE (Setup_fdce_C_D)       -0.061    19.423    FDCE_3
  -------------------------------------------------------------------
                         required time                         19.423    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.535ns = ( 18.535 - 10.000 ) 
    Source Clock Delay      (SCD):    9.520ns
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           3.535     9.520    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDCE (Prop_fdce_C_Q)         0.518    10.038 r  FDCE_4/Q
                         net (fo=1, routed)           0.520    10.558    soc_builder_subfragments_reset4
    SLICE_X38Y123        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    15.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    15.563 r  clk100_inst/O
                         net (fo=9, routed)           2.972    18.535    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.984    19.520    
                         clock uncertainty           -0.035    19.484    
    SLICE_X38Y123        FDCE (Setup_fdce_C_D)       -0.045    19.439    FDCE_5
  -------------------------------------------------------------------
                         required time                         19.439    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.535ns = ( 18.535 - 10.000 ) 
    Source Clock Delay      (SCD):    9.520ns
    Clock Pessimism Removal (CPR):    0.962ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           3.535     9.520    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.456     9.976 r  FDCE_3/Q
                         net (fo=1, routed)           0.568    10.544    soc_builder_subfragments_reset3
    SLICE_X38Y123        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    15.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    15.563 r  clk100_inst/O
                         net (fo=9, routed)           2.972    18.535    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.962    19.498    
                         clock uncertainty           -0.035    19.462    
    SLICE_X38Y123        FDCE (Setup_fdce_C_D)       -0.031    19.431    FDCE_4
  -------------------------------------------------------------------
                         required time                         19.431    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.535ns = ( 18.535 - 10.000 ) 
    Source Clock Delay      (SCD):    9.520ns
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           3.535     9.520    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDCE (Prop_fdce_C_Q)         0.518    10.038 r  FDCE_5/Q
                         net (fo=1, routed)           0.519    10.557    soc_builder_subfragments_reset5
    SLICE_X38Y123        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    15.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    15.563 r  clk100_inst/O
                         net (fo=9, routed)           2.972    18.535    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.984    19.520    
                         clock uncertainty           -0.035    19.484    
    SLICE_X38Y123        FDCE (Setup_fdce_C_D)       -0.028    19.456    FDCE_6
  -------------------------------------------------------------------
                         required time                         19.456    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           1.397     3.139    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.141     3.280 r  FDCE_3/Q
                         net (fo=1, routed)           0.176     3.456    soc_builder_subfragments_reset3
    SLICE_X38Y123        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           1.647     3.949    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.797     3.152    
    SLICE_X38Y123        FDCE (Hold_fdce_C_D)         0.059     3.211    FDCE_4
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           1.397     3.139    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDCE (Prop_fdce_C_Q)         0.164     3.303 r  FDCE_5/Q
                         net (fo=1, routed)           0.170     3.473    soc_builder_subfragments_reset5
    SLICE_X38Y123        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           1.647     3.949    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.810     3.139    
    SLICE_X38Y123        FDCE (Hold_fdce_C_D)         0.063     3.202    FDCE_6
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           1.397     3.139    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDCE (Prop_fdce_C_Q)         0.164     3.303 r  FDCE_4/Q
                         net (fo=1, routed)           0.170     3.473    soc_builder_subfragments_reset4
    SLICE_X38Y123        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           1.647     3.949    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.810     3.139    
    SLICE_X38Y123        FDCE (Hold_fdce_C_D)         0.052     3.191    FDCE_5
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.968%)  route 0.230ns (62.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           1.397     3.139    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.141     3.280 r  FDCE_1/Q
                         net (fo=1, routed)           0.230     3.510    soc_builder_subfragments_reset1
    SLICE_X39Y123        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           1.647     3.949    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.810     3.139    
    SLICE_X39Y123        FDCE (Hold_fdce_C_D)         0.066     3.205    FDCE_2
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           1.397     3.139    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.141     3.280 r  FDCE_2/Q
                         net (fo=1, routed)           0.236     3.516    soc_builder_subfragments_reset2
    SLICE_X39Y123        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           1.647     3.949    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.810     3.139    
    SLICE_X39Y123        FDCE (Hold_fdce_C_D)         0.070     3.209    FDCE_3
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.018%)  route 0.226ns (57.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.765ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           1.451     3.193    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.164     3.357 r  FDCE/Q
                         net (fo=1, routed)           0.226     3.583    soc_builder_subfragments_reset0
    SLICE_X39Y123        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           1.647     3.949    soc_crg_clkin
    SLICE_X39Y123        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.765     3.184    
    SLICE_X39Y123        FDCE (Hold_fdce_C_D)         0.070     3.254    FDCE_1
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.991%)  route 0.236ns (59.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           1.397     3.139    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDCE (Prop_fdce_C_Q)         0.164     3.303 r  FDCE_6/Q
                         net (fo=1, routed)           0.236     3.539    soc_builder_subfragments_reset6
    SLICE_X38Y123        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           1.647     3.949    soc_crg_clkin
    SLICE_X38Y123        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.810     3.139    
    SLICE_X38Y123        FDCE (Hold_fdce_C_D)         0.063     3.202    FDCE_7
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X38Y128    FDCE/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X39Y123    FDCE_1/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X39Y123    FDCE_2/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X39Y123    FDCE_3/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X38Y123    FDCE_4/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X38Y123    FDCE_5/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X38Y123    FDCE_6/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X38Y123    FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y123    FDCE_1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y123    FDCE_2/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y123    FDCE_3/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y123    FDCE_4/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y123    FDCE_5/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y123    FDCE_6/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y123    FDCE_7/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y123    FDCE_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y123    FDCE_2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y123    FDCE_3/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y123    FDCE_4/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y123    FDCE_5/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y123    FDCE_6/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_subfragments_mmcm_fb
  To Clock:  soc_builder_subfragments_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_subfragments_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 Cfu/a06_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m07/prod2[-1111111106]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.481ns  (logic 0.923ns (7.395%)  route 11.558ns (92.605%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.029ns = ( 23.362 - 13.333 ) 
    Source Clock Delay      (SCD):    10.979ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG/O
                         net (fo=11370, routed)       1.819    10.979    Cfu/out
    SLICE_X10Y48         FDRE                                         r  Cfu/a06_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.478    11.457 r  Cfu/a06_reg[5]_rep__0/Q
                         net (fo=128, routed)        11.558    23.015    Cfu/m07/prod1[-1111111105]_1
    SLICE_X32Y98         MUXF8 (Prop_muxf8_S_O)       0.445    23.460 r  Cfu/m07/prod2[-1111111106]_i_1__4/O
                         net (fo=1, routed)           0.000    23.460    Cfu/m07/prod2[-1111111106]_i_1__4_n_0
    SLICE_X32Y98         FDRE                                         r  Cfu/m07/prod2[-1111111106]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    18.796    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    18.896 r  clk100_inst/O
                         net (fo=9, routed)           0.851    19.747    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.830 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.753    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.844 r  BUFG/O
                         net (fo=11370, routed)       1.518    23.362    Cfu/m07/out
    SLICE_X32Y98         FDRE                                         r  Cfu/m07/prod2[-1111111106]/C
                         clock pessimism              0.657    24.019    
                         clock uncertainty           -0.070    23.949    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.064    24.013    Cfu/m07/prod2[-1111111106]
  -------------------------------------------------------------------
                         required time                         24.013    
                         arrival time                         -23.460    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 Cfu/a06_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m10/prod2[-1111111105]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.285ns  (logic 0.774ns (6.301%)  route 11.511ns (93.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.015ns = ( 23.349 - 13.333 ) 
    Source Clock Delay      (SCD):    10.979ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG/O
                         net (fo=11370, routed)       1.819    10.979    Cfu/out
    SLICE_X10Y48         FDRE                                         r  Cfu/a06_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.478    11.457 r  Cfu/a06_reg[5]_rep__0/Q
                         net (fo=128, routed)        11.511    22.967    Cfu/m10/prod1[-1111111105]_1
    SLICE_X40Y106        LUT6 (Prop_lut6_I2_O)        0.296    23.263 r  Cfu/m10/prod2[-1111111105]_i_1/O
                         net (fo=1, routed)           0.000    23.263    Cfu/m10/prod2[-1111111105]_i_1_n_0
    SLICE_X40Y106        FDRE                                         r  Cfu/m10/prod2[-1111111105]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    18.796    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    18.896 r  clk100_inst/O
                         net (fo=9, routed)           0.851    19.747    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.830 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.753    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.844 r  BUFG/O
                         net (fo=11370, routed)       1.505    23.349    Cfu/m10/out
    SLICE_X40Y106        FDRE                                         r  Cfu/m10/prod2[-1111111105]/C
                         clock pessimism              0.649    23.997    
                         clock uncertainty           -0.070    23.928    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.031    23.959    Cfu/m10/prod2[-1111111105]
  -------------------------------------------------------------------
                         required time                         23.959    
                         arrival time                         -23.263    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 Cfu/a06_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m06/prod2[-1111111106]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.178ns  (logic 0.923ns (7.579%)  route 11.255ns (92.421%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.027ns = ( 23.360 - 13.333 ) 
    Source Clock Delay      (SCD):    10.979ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG/O
                         net (fo=11370, routed)       1.819    10.979    Cfu/out
    SLICE_X10Y48         FDRE                                         r  Cfu/a06_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.478    11.457 r  Cfu/a06_reg[5]_rep__0/Q
                         net (fo=128, routed)        11.255    22.712    Cfu/m06/prod1[-1111111105]_1
    SLICE_X39Y98         MUXF8 (Prop_muxf8_S_O)       0.445    23.157 r  Cfu/m06/prod2[-1111111106]_i_1__2/O
                         net (fo=1, routed)           0.000    23.157    Cfu/m06/prod2[-1111111106]_i_1__2_n_0
    SLICE_X39Y98         FDRE                                         r  Cfu/m06/prod2[-1111111106]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    18.796    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    18.896 r  clk100_inst/O
                         net (fo=9, routed)           0.851    19.747    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.830 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.753    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.844 r  BUFG/O
                         net (fo=11370, routed)       1.516    23.360    Cfu/m06/out
    SLICE_X39Y98         FDRE                                         r  Cfu/m06/prod2[-1111111106]/C
                         clock pessimism              0.657    24.017    
                         clock uncertainty           -0.070    23.947    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.064    24.011    Cfu/m06/prod2[-1111111106]
  -------------------------------------------------------------------
                         required time                         24.011    
                         arrival time                         -23.157    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 Cfu/a06_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m08/prod2[-1111111106]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.167ns  (logic 0.923ns (7.586%)  route 11.244ns (92.414%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.027ns = ( 23.360 - 13.333 ) 
    Source Clock Delay      (SCD):    10.979ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG/O
                         net (fo=11370, routed)       1.819    10.979    Cfu/out
    SLICE_X10Y48         FDRE                                         r  Cfu/a06_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.478    11.457 r  Cfu/a06_reg[5]_rep__0/Q
                         net (fo=128, routed)        11.244    22.701    Cfu/m08/prod1[-1111111105]_1
    SLICE_X40Y98         MUXF8 (Prop_muxf8_S_O)       0.445    23.146 r  Cfu/m08/prod2[-1111111106]_i_1__0/O
                         net (fo=1, routed)           0.000    23.146    Cfu/m08/prod2[-1111111106]_i_1__0_n_0
    SLICE_X40Y98         FDRE                                         r  Cfu/m08/prod2[-1111111106]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    18.796    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    18.896 r  clk100_inst/O
                         net (fo=9, routed)           0.851    19.747    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.830 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.753    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.844 r  BUFG/O
                         net (fo=11370, routed)       1.516    23.360    Cfu/m08/out
    SLICE_X40Y98         FDRE                                         r  Cfu/m08/prod2[-1111111106]/C
                         clock pessimism              0.657    24.017    
                         clock uncertainty           -0.070    23.947    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.064    24.011    Cfu/m08/prod2[-1111111106]
  -------------------------------------------------------------------
                         required time                         24.011    
                         arrival time                         -23.146    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 Cfu/m05/prod1[-1111111105]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m05/prod_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.941ns  (logic 4.194ns (35.123%)  route 7.747ns (64.877%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 23.336 - 13.333 ) 
    Source Clock Delay      (SCD):    10.869ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG/O
                         net (fo=11370, routed)       1.709    10.869    Cfu/m05/out
    SLICE_X6Y70          FDRE                                         r  Cfu/m05/prod1[-1111111105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    11.387 r  Cfu/m05/prod1[-1111111105]/Q
                         net (fo=19, routed)          3.155    14.542    Cfu/m05/prod1[-_n_0_1111111105]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.666 r  Cfu/m05/prod1__0_carry__0_i_1/O
                         net (fo=2, routed)           0.314    14.980    Cfu/m05/prod1__0_carry__0_i_1_n_0
    SLICE_X85Y100        LUT6 (Prop_lut6_I0_O)        0.124    15.104 r  Cfu/m05/prod1__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    15.104    Cfu/m05/prod1__0_carry__0_i_5_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.505 r  Cfu/m05/prod1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    Cfu/m05/prod1__0_carry__0_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.839 r  Cfu/m05/prod1__0_carry__1/O[1]
                         net (fo=2, routed)           0.603    16.442    Cfu/m05/prod1__0_carry__1_n_6
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.303    16.745 r  Cfu/m05/prod1__90_carry__0_i_1/O
                         net (fo=2, routed)           0.669    17.414    Cfu/m05/prod1__90_carry__0_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.799 r  Cfu/m05/prod1__90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.799    Cfu/m05/prod1__90_carry__0_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.133 r  Cfu/m05/prod1__90_carry__1/O[1]
                         net (fo=3, routed)           1.723    19.856    Cfu/m05/prod1__378[12]
    SLICE_X54Y100        LUT3 (Prop_lut3_I0_O)        0.303    20.159 r  Cfu/m05/prod0__2_carry__2_i_11/O
                         net (fo=2, routed)           0.856    21.015    Cfu/m05/prod0__2_carry__2_i_11_n_0
    SLICE_X54Y100        LUT5 (Prop_lut5_I1_O)        0.153    21.168 r  Cfu/m05/prod0__2_carry__2_i_3/O
                         net (fo=2, routed)           0.426    21.595    Cfu/m05/prod0__2_carry__2_i_3_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.331    21.926 r  Cfu/m05/prod0__2_carry__2_i_7/O
                         net (fo=1, routed)           0.000    21.926    Cfu/m05/prod0__2_carry__2_i_7_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.476 r  Cfu/m05/prod0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.476    Cfu/m05/prod0__2_carry__2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.810 r  Cfu/m05/prod0__2_carry__3/O[1]
                         net (fo=1, routed)           0.000    22.810    Cfu/m05/p_1_in[17]
    SLICE_X55Y102        FDRE                                         r  Cfu/m05/prod_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    18.796    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    18.896 r  clk100_inst/O
                         net (fo=9, routed)           0.851    19.747    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.830 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.753    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.844 r  BUFG/O
                         net (fo=11370, routed)       1.492    23.336    Cfu/m05/out
    SLICE_X55Y102        FDRE                                         r  Cfu/m05/prod_reg[17]/C
                         clock pessimism              0.649    23.984    
                         clock uncertainty           -0.070    23.915    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)        0.062    23.977    Cfu/m05/prod_reg[17]
  -------------------------------------------------------------------
                         required time                         23.977    
                         arrival time                         -22.810    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 Cfu/a03_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m03/prod2[-1111111106]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.866ns  (logic 0.716ns (6.034%)  route 11.150ns (93.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.027ns = ( 23.360 - 13.333 ) 
    Source Clock Delay      (SCD):    10.978ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG/O
                         net (fo=11370, routed)       1.818    10.978    Cfu/out
    SLICE_X15Y45         FDRE                                         r  Cfu/a03_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.419    11.397 r  Cfu/a03_reg[4]/Q
                         net (fo=32, routed)         11.150    22.547    Cfu/m03/a03[0]
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.297    22.844 r  Cfu/m03/prod2[-1111111106]_i_1__12/O
                         net (fo=1, routed)           0.000    22.844    Cfu/m03/prod2[-1111111106]_i_1__12_n_0
    SLICE_X38Y97         FDRE                                         r  Cfu/m03/prod2[-1111111106]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    18.796    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    18.896 r  clk100_inst/O
                         net (fo=9, routed)           0.851    19.747    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.830 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.753    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.844 r  BUFG/O
                         net (fo=11370, routed)       1.516    23.360    Cfu/m03/out
    SLICE_X38Y97         FDRE                                         r  Cfu/m03/prod2[-1111111106]/C
                         clock pessimism              0.657    24.017    
                         clock uncertainty           -0.070    23.947    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.079    24.026    Cfu/m03/prod2[-1111111106]
  -------------------------------------------------------------------
                         required time                         24.026    
                         arrival time                         -22.844    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 Cfu/m12/prod3[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m12/prod_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.842ns  (logic 4.358ns (36.800%)  route 7.484ns (63.200%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.018ns = ( 23.351 - 13.333 ) 
    Source Clock Delay      (SCD):    10.974ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG/O
                         net (fo=11370, routed)       1.814    10.974    Cfu/m12/out
    SLICE_X25Y40         FDRE                                         r  Cfu/m12/prod3[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.456    11.430 r  Cfu/m12/prod3[-1111111109]__0/Q
                         net (fo=17, routed)          2.909    14.339    Cfu/m03/prod_reg[15]_i_51__7_1
    SLICE_X72Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.463 r  Cfu/m03/prod[11]_i_51__7/O
                         net (fo=2, routed)           0.971    15.434    Cfu/m03/prod[11]_i_51__7_n_0
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.558 r  Cfu/m03/prod[11]_i_55__7/O
                         net (fo=1, routed)           0.000    15.558    Cfu/m03/prod[11]_i_55__7_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.091 r  Cfu/m03/prod_reg[11]_i_47__7/CO[3]
                         net (fo=1, routed)           0.000    16.091    Cfu/m03/prod_reg[11]_i_47__7_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.414 r  Cfu/m03/prod_reg[15]_i_50__7/O[1]
                         net (fo=2, routed)           0.587    17.001    Cfu_n_813
    SLICE_X74Y84         LUT3 (Prop_lut3_I2_O)        0.335    17.336 r  prod[11]_i_18__7/O
                         net (fo=2, routed)           0.708    18.044    prod[11]_i_18__7_n_0
    SLICE_X74Y84         LUT4 (Prop_lut4_I3_O)        0.331    18.375 r  prod[11]_i_22__7/O
                         net (fo=1, routed)           0.000    18.375    Cfu/m03/prod[11]_i_5__7_0[2]
    SLICE_X74Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.751 r  Cfu/m03/prod_reg[11]_i_10__7/CO[3]
                         net (fo=1, routed)           0.000    18.751    Cfu/m03/prod_reg[11]_i_10__7_n_0
    SLICE_X74Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.970 r  Cfu/m03/prod_reg[15]_i_10__7/O[0]
                         net (fo=2, routed)           1.867    20.837    Cfu/m12/prod3[11]
    SLICE_X60Y96         LUT5 (Prop_lut5_I0_O)        0.323    21.160 r  Cfu/m12/prod[15]_i_5__7/O
                         net (fo=2, routed)           0.442    21.602    Cfu/m12/prod[15]_i_5__7_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.348    21.950 r  Cfu/m12/prod[15]_i_9__7/O
                         net (fo=1, routed)           0.000    21.950    Cfu/m12/prod[15]_i_9__7_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.482 r  Cfu/m12/prod_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    22.482    Cfu/m12/prod_reg[15]_i_1__7_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.816 r  Cfu/m12/prod_reg[31]_i_1__6/O[1]
                         net (fo=1, routed)           0.000    22.816    Cfu/m12/p_1_in[17]
    SLICE_X59Y98         FDRE                                         r  Cfu/m12/prod_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    18.796    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    18.896 r  clk100_inst/O
                         net (fo=9, routed)           0.851    19.747    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.830 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.753    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.844 r  BUFG/O
                         net (fo=11370, routed)       1.507    23.351    Cfu/m12/out
    SLICE_X59Y98         FDRE                                         r  Cfu/m12/prod_reg[17]/C
                         clock pessimism              0.657    24.008    
                         clock uncertainty           -0.070    23.938    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)        0.062    24.000    Cfu/m12/prod_reg[17]
  -------------------------------------------------------------------
                         required time                         24.000    
                         arrival time                         -22.816    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 Cfu/m07/prod2[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m07/prod_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.049ns  (logic 4.033ns (33.472%)  route 8.016ns (66.528%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.020ns = ( 23.353 - 13.333 ) 
    Source Clock Delay      (SCD):    10.777ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG/O
                         net (fo=11370, routed)       1.618    10.777    Cfu/m07/out
    SLICE_X68Y107        FDRE                                         r  Cfu/m07/prod2[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456    11.233 f  Cfu/m07/prod2[-1111111109]/Q
                         net (fo=17, routed)          2.618    13.851    Cfu/m07/prod2[-1111111109]_1
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    13.975 r  Cfu/m07/prod[15]_i_137__5/O
                         net (fo=1, routed)           0.753    14.728    Cfu/m03/prod_reg[15]_i_55__5_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  Cfu/m03/prod[15]_i_102__5/O
                         net (fo=1, routed)           0.000    14.852    Cfu/m03/prod[15]_i_102__5_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.279 r  Cfu/m03/prod_reg[15]_i_55__5/O[1]
                         net (fo=2, routed)           0.645    15.925    Cfu_n_566
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.335    16.260 r  prod[11]_i_33__5/O
                         net (fo=2, routed)           0.690    16.949    Cfu/m03/prod[7]_i_4__5_1[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.327    17.276 r  Cfu/m03/prod[11]_i_36__5/O
                         net (fo=1, routed)           0.000    17.276    Cfu/m03/prod[11]_i_36__5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.677 r  Cfu/m03/prod_reg[11]_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    17.677    Cfu/m03/prod_reg[11]_i_16__5_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  Cfu/m03/prod_reg[15]_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    17.791    Cfu/m03/prod_reg[15]_i_16__5_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.030 r  Cfu/m03/prod_reg[31]_i_13__5/O[2]
                         net (fo=3, routed)           1.719    19.749    Cfu/m07/prod2[13]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.302    20.051 r  Cfu/m07/prod[15]_i_12__5/O
                         net (fo=2, routed)           0.991    21.042    Cfu/m07/prod[15]_i_12__5_n_0
    SLICE_X35Y65         LUT5 (Prop_lut5_I1_O)        0.154    21.196 r  Cfu/m07/prod[15]_i_3__5/O
                         net (fo=2, routed)           0.600    21.796    Cfu/m07/prod[15]_i_3__5_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.327    22.123 r  Cfu/m07/prod[15]_i_7__5/O
                         net (fo=1, routed)           0.000    22.123    Cfu/m07/prod[15]_i_7__5_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.503 r  Cfu/m07/prod_reg[15]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    22.503    Cfu/m07/prod_reg[15]_i_1__5_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.826 r  Cfu/m07/prod_reg[31]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    22.826    Cfu/m07/p_1_in[17]
    SLICE_X34Y66         FDRE                                         r  Cfu/m07/prod_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    18.796    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    18.896 r  clk100_inst/O
                         net (fo=9, routed)           0.851    19.747    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.830 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.753    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.844 r  BUFG/O
                         net (fo=11370, routed)       1.509    23.353    Cfu/m07/out
    SLICE_X34Y66         FDRE                                         r  Cfu/m07/prod_reg[17]/C
                         clock pessimism              0.649    24.002    
                         clock uncertainty           -0.070    23.932    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.109    24.041    Cfu/m07/prod_reg[17]
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                         -22.826    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.116ns
    Source Clock Delay      (SCD):    10.886ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG/O
                         net (fo=11370, routed)       1.726    10.886    sys_clk
    SLICE_X86Y62         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.456    11.342 r  FDPE/Q
                         net (fo=1, routed)           0.199    11.541    soc_builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X86Y62         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041     7.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100     7.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851     8.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.497 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    10.420    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.511 r  BUFG/O
                         net (fo=11370, routed)       1.605    12.116    sys_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.770    12.886    
                         clock uncertainty           -0.070    12.816    
    SLICE_X86Y62         FDPE (Setup_fdpe_C_D)       -0.047    12.769    FDPE_1
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 Cfu/a04_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m04/prod1[-1111111110]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.063ns  (logic 0.953ns (7.900%)  route 11.110ns (92.100%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.110ns = ( 23.443 - 13.333 ) 
    Source Clock Delay      (SCD):    10.802ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG/O
                         net (fo=11370, routed)       1.642    10.802    Cfu/out
    SLICE_X8Y60          FDRE                                         r  Cfu/a04_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518    11.320 r  Cfu/a04_reg[3]/Q
                         net (fo=128, routed)        11.110    22.430    Cfu/m04/prod3[-1111111104]_4[1]
    SLICE_X82Y82         LUT6 (Prop_lut6_I2_O)        0.124    22.554 r  Cfu/m04/prod1[-1111111110]_i_7__8/O
                         net (fo=1, routed)           0.000    22.554    Cfu/m04/prod1[-1111111110]_i_7__8_n_0
    SLICE_X82Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    22.771 r  Cfu/m04/prod1[-1111111110]_i_3__8/O
                         net (fo=1, routed)           0.000    22.771    Cfu/m04/prod1[-1111111110]_i_3__8_n_0
    SLICE_X82Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    22.865 r  Cfu/m04/prod1[-1111111110]_i_1__8/O
                         net (fo=1, routed)           0.000    22.865    Cfu/m04/prod1[-1111111110]_i_1__8_n_0
    SLICE_X82Y82         FDRE                                         r  Cfu/m04/prod1[-1111111110]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    18.796    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    18.896 r  clk100_inst/O
                         net (fo=9, routed)           0.851    19.747    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.830 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.753    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.844 r  BUFG/O
                         net (fo=11370, routed)       1.599    23.443    Cfu/m04/out
    SLICE_X82Y82         FDRE                                         r  Cfu/m04/prod1[-1111111110]/C
                         clock pessimism              0.657    24.100    
                         clock uncertainty           -0.070    24.030    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)        0.064    24.094    Cfu/m04/prod1[-1111111110]
  -------------------------------------------------------------------
                         required time                         24.094    
                         arrival time                         -22.865    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG/O
                         net (fo=11370, routed)       0.595     3.546    sys_clk
    SLICE_X89Y130        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     3.687 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     3.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG/O
                         net (fo=11370, routed)       0.864     4.491    storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.932     3.559    
    SLICE_X88Y130        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.869    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG/O
                         net (fo=11370, routed)       0.595     3.546    sys_clk
    SLICE_X89Y130        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     3.687 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     3.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG/O
                         net (fo=11370, routed)       0.864     4.491    storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.932     3.559    
    SLICE_X88Y130        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.869    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG/O
                         net (fo=11370, routed)       0.595     3.546    sys_clk
    SLICE_X89Y130        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     3.687 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     3.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG/O
                         net (fo=11370, routed)       0.864     4.491    storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.932     3.559    
    SLICE_X88Y130        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.869    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG/O
                         net (fo=11370, routed)       0.595     3.546    sys_clk
    SLICE_X89Y130        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     3.687 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     3.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG/O
                         net (fo=11370, routed)       0.864     4.491    storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.932     3.559    
    SLICE_X88Y130        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.869    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG/O
                         net (fo=11370, routed)       0.595     3.546    sys_clk
    SLICE_X89Y130        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     3.687 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     3.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG/O
                         net (fo=11370, routed)       0.864     4.491    storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.932     3.559    
    SLICE_X88Y130        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.869    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG/O
                         net (fo=11370, routed)       0.595     3.546    sys_clk
    SLICE_X89Y130        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     3.687 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     3.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG/O
                         net (fo=11370, routed)       0.864     4.491    storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y130        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.932     3.559    
    SLICE_X88Y130        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.869    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG/O
                         net (fo=11370, routed)       0.595     3.546    sys_clk
    SLICE_X89Y130        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     3.687 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     3.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X88Y130        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG/O
                         net (fo=11370, routed)       0.864     4.491    storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y130        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.932     3.559    
    SLICE_X88Y130        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.869    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG/O
                         net (fo=11370, routed)       0.595     3.546    sys_clk
    SLICE_X89Y130        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     3.687 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     3.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X88Y130        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG/O
                         net (fo=11370, routed)       0.864     4.491    storage_1_reg_0_15_0_5/WCLK
    SLICE_X88Y130        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.932     3.559    
    SLICE_X88Y130        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.869    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Cfu/m05/acc8_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m05/acc8_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.367ns (82.123%)  route 0.080ns (17.877%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG/O
                         net (fo=11370, routed)       0.565     3.516    Cfu/m05/out
    SLICE_X46Y99         FDRE                                         r  Cfu/m05/acc8_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     3.680 r  Cfu/m05/acc8_reg[13]/Q
                         net (fo=3, routed)           0.079     3.759    Cfu/m05/acc8_reg_n_0_[13]
    SLICE_X46Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     3.909 r  Cfu/m05/acc80_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.910    Cfu/m05/acc80_carry__2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.963 r  Cfu/m05/acc80_carry__3/O[0]
                         net (fo=1, routed)           0.000     3.963    Cfu/m05/acc80__94[16]
    SLICE_X46Y100        FDRE                                         r  Cfu/m05/acc8_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG/O
                         net (fo=11370, routed)       0.833     4.460    Cfu/m05/out
    SLICE_X46Y100        FDRE                                         r  Cfu/m05/acc8_reg[16]/C
                         clock pessimism             -0.675     3.785    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     3.919    Cfu/m05/acc8_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.919    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Cfu/m05/acc1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m05/acc1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.367ns (82.134%)  route 0.080ns (17.866%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG/O
                         net (fo=11370, routed)       0.564     3.515    Cfu/m05/out
    SLICE_X50Y99         FDRE                                         r  Cfu/m05/acc1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     3.679 r  Cfu/m05/acc1_reg[13]/Q
                         net (fo=3, routed)           0.079     3.758    Cfu/m05/acc1_reg_n_0_[13]
    SLICE_X50Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     3.908 r  Cfu/m05/acc10_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.908    Cfu/m05/acc10_carry__2_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.961 r  Cfu/m05/acc10_carry__3/O[0]
                         net (fo=1, routed)           0.000     3.961    Cfu/m05/acc10__94[16]
    SLICE_X50Y100        FDRE                                         r  Cfu/m05/acc1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG/O
                         net (fo=11370, routed)       0.832     4.458    Cfu/m05/out
    SLICE_X50Y100        FDRE                                         r  Cfu/m05/acc1_reg[16]/C
                         clock pessimism             -0.675     3.783    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     3.917    Cfu/m05/acc1_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y48     VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y49     VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y51     VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y54     VexRiscv/dataCache_1/ways_0_data_symbol3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y52     VexRiscv/dataCache_1/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y52     VexRiscv/dataCache_1/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y26     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y50     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y50     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y56     VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y122    storage_2_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y122    storage_2_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y121    storage_2_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y120    storage_2_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y120    storage_2_reg_0_7_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y54     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y54     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y59     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y59     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y80     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y80     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y84     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y84     ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y79     ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 1.667 5.000 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y3    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y58     OSERDESE2_23/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y82     OSERDESE2_24/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.667       5.418      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.116ns
    Source Clock Delay      (SCD):    10.886ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG_3/O
                         net (fo=8, routed)           1.726    10.886    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDPE (Prop_fdpe_C_Q)         0.456    11.342 r  FDPE_6/Q
                         net (fo=1, routed)           0.190    11.532    soc_builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X87Y62         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041     7.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100     7.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851     8.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.497 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    10.420    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.511 r  BUFG_3/O
                         net (fo=8, routed)           1.605    12.116    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.770    12.886    
                         clock uncertainty           -0.061    12.824    
    SLICE_X87Y62         FDPE (Setup_fdpe_C_D)       -0.047    12.777    FDPE_7
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 15.115 - 5.000 ) 
    Source Clock Delay      (SCD):    10.885ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.885    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.518    11.403 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.285    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT4 (Prop_lut4_I2_O)        0.124    12.409 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.598    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    10.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    10.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851    11.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.497 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.420    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.511 r  BUFG_3/O
                         net (fo=8, routed)           1.604    15.115    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.770    15.885    
                         clock uncertainty           -0.061    15.823    
    SLICE_X88Y63         FDSE (Setup_fdse_C_CE)      -0.169    15.654    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.654    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 15.115 - 5.000 ) 
    Source Clock Delay      (SCD):    10.885ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.885    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.518    11.403 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.285    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT4 (Prop_lut4_I2_O)        0.124    12.409 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.598    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    10.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    10.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851    11.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.497 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.420    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.511 r  BUFG_3/O
                         net (fo=8, routed)           1.604    15.115    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.770    15.885    
                         clock uncertainty           -0.061    15.823    
    SLICE_X88Y63         FDSE (Setup_fdse_C_CE)      -0.169    15.654    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.654    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 15.115 - 5.000 ) 
    Source Clock Delay      (SCD):    10.885ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.885    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.518    11.403 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.285    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT4 (Prop_lut4_I2_O)        0.124    12.409 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.598    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    10.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    10.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851    11.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.497 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.420    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.511 r  BUFG_3/O
                         net (fo=8, routed)           1.604    15.115    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.770    15.885    
                         clock uncertainty           -0.061    15.823    
    SLICE_X88Y63         FDSE (Setup_fdse_C_CE)      -0.169    15.654    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.654    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 15.115 - 5.000 ) 
    Source Clock Delay      (SCD):    10.885ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.885    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.518    11.403 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.285    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT4 (Prop_lut4_I2_O)        0.124    12.409 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.598    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    10.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    10.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851    11.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.497 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.420    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.511 r  BUFG_3/O
                         net (fo=8, routed)           1.604    15.115    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.770    15.885    
                         clock uncertainty           -0.061    15.823    
    SLICE_X88Y63         FDSE (Setup_fdse_C_CE)      -0.169    15.654    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.654    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.275%)  route 0.676ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 15.115 - 5.000 ) 
    Source Clock Delay      (SCD):    10.886ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG_3/O
                         net (fo=8, routed)           1.726    10.886    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDPE (Prop_fdpe_C_Q)         0.419    11.305 r  FDPE_7/Q
                         net (fo=5, routed)           0.676    11.980    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    10.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    10.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851    11.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.497 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.420    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.511 r  BUFG_3/O
                         net (fo=8, routed)           1.604    15.115    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.745    15.860    
                         clock uncertainty           -0.061    15.798    
    SLICE_X88Y63         FDSE (Setup_fdse_C_S)       -0.699    15.099    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.275%)  route 0.676ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 15.115 - 5.000 ) 
    Source Clock Delay      (SCD):    10.886ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG_3/O
                         net (fo=8, routed)           1.726    10.886    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDPE (Prop_fdpe_C_Q)         0.419    11.305 r  FDPE_7/Q
                         net (fo=5, routed)           0.676    11.980    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    10.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    10.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851    11.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.497 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.420    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.511 r  BUFG_3/O
                         net (fo=8, routed)           1.604    15.115    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.745    15.860    
                         clock uncertainty           -0.061    15.798    
    SLICE_X88Y63         FDSE (Setup_fdse_C_S)       -0.699    15.099    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.275%)  route 0.676ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 15.115 - 5.000 ) 
    Source Clock Delay      (SCD):    10.886ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG_3/O
                         net (fo=8, routed)           1.726    10.886    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDPE (Prop_fdpe_C_Q)         0.419    11.305 r  FDPE_7/Q
                         net (fo=5, routed)           0.676    11.980    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    10.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    10.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851    11.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.497 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.420    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.511 r  BUFG_3/O
                         net (fo=8, routed)           1.604    15.115    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.745    15.860    
                         clock uncertainty           -0.061    15.798    
    SLICE_X88Y63         FDSE (Setup_fdse_C_S)       -0.699    15.099    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.275%)  route 0.676ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 15.115 - 5.000 ) 
    Source Clock Delay      (SCD):    10.886ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG_3/O
                         net (fo=8, routed)           1.726    10.886    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDPE (Prop_fdpe_C_Q)         0.419    11.305 r  FDPE_7/Q
                         net (fo=5, routed)           0.676    11.980    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    10.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    10.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851    11.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.497 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.420    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.511 r  BUFG_3/O
                         net (fo=8, routed)           1.604    15.115    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.745    15.860    
                         clock uncertainty           -0.061    15.798    
    SLICE_X88Y63         FDSE (Setup_fdse_C_S)       -0.699    15.099    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 15.115 - 5.000 ) 
    Source Clock Delay      (SCD):    10.885ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.258     5.860    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     5.984 r  clk100_inst/O
                         net (fo=9, routed)           0.973     6.957    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.045 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.063    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.159 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.885    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.478    11.363 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    12.435    soc_crg_reset_counter[1]
    SLICE_X88Y63         LUT3 (Prop_lut3_I0_O)        0.295    12.730 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    12.730    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.041    10.463    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.100    10.563 r  clk100_inst/O
                         net (fo=9, routed)           0.851    11.414    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.497 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.420    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.511 r  BUFG_3/O
                         net (fo=8, routed)           1.604    15.115    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.770    15.885    
                         clock uncertainty           -0.061    15.823    
    SLICE_X88Y63         FDSE (Setup_fdse_C_D)        0.081    15.904    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.904    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  3.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.946ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG_3/O
                         net (fo=8, routed)           0.602     3.553    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDPE (Prop_fdpe_C_Q)         0.141     3.694 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     3.750    soc_builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X87Y62         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG_3/O
                         net (fo=8, routed)           0.873     4.499    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.946     3.553    
    SLICE_X87Y62         FDPE (Hold_fdpe_C_D)         0.075     3.628    FDPE_7
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.933ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.552    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.164     3.716 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     3.832    soc_crg_reset_counter[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I1_O)        0.045     3.877 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.877    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.498    idelay_clk
    SLICE_X89Y63         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.933     3.565    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.091     3.656    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.946ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.552    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.164     3.716 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.890    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT4 (Prop_lut4_I0_O)        0.048     3.938 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.938    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.498    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.946     3.552    
    SLICE_X88Y63         FDSE (Hold_fdse_C_D)         0.131     3.683    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.683    
                         arrival time                           3.938    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.946ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.552    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.164     3.716 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.890    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT3 (Prop_lut3_I2_O)        0.045     3.935 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.935    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.498    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.946     3.552    
    SLICE_X88Y63         FDSE (Hold_fdse_C_D)         0.121     3.673    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.946ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.552    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.164     3.716 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.913    soc_crg_reset_counter[0]
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.043     3.956 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.956    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.498    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.946     3.552    
    SLICE_X88Y63         FDSE (Hold_fdse_C_D)         0.131     3.683    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.683    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.946ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.552    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.164     3.716 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.913    soc_crg_reset_counter[0]
    SLICE_X88Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.958 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.958    soc_crg_reset_counter0[0]
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.498    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.946     3.552    
    SLICE_X88Y63         FDSE (Hold_fdse_C_D)         0.120     3.672    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.800%)  route 0.251ns (66.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG_3/O
                         net (fo=8, routed)           0.602     3.553    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.681 r  FDPE_7/Q
                         net (fo=5, routed)           0.251     3.931    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.498    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.931     3.567    
    SLICE_X88Y63         FDSE (Hold_fdse_C_S)        -0.045     3.522    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.800%)  route 0.251ns (66.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG_3/O
                         net (fo=8, routed)           0.602     3.553    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.681 r  FDPE_7/Q
                         net (fo=5, routed)           0.251     3.931    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.498    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.931     3.567    
    SLICE_X88Y63         FDSE (Hold_fdse_C_S)        -0.045     3.522    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.800%)  route 0.251ns (66.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG_3/O
                         net (fo=8, routed)           0.602     3.553    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.681 r  FDPE_7/Q
                         net (fo=5, routed)           0.251     3.931    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.498    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.931     3.567    
    SLICE_X88Y63         FDSE (Hold_fdse_C_S)        -0.045     3.522    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.800%)  route 0.251ns (66.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.777     1.697    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.227    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.925    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.951 r  BUFG_3/O
                         net (fo=8, routed)           0.602     3.553    idelay_clk
    SLICE_X87Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.681 r  FDPE_7/Q
                         net (fo=5, routed)           0.251     3.931    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.080     2.246    clk100_IBUF_BUFG
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.056     2.302 r  clk100_inst/O
                         net (fo=9, routed)           0.543     2.844    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.897 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.597    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.626 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.498    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.931     3.567    
    SLICE_X88Y63         FDSE (Hold_fdse_C_S)        -0.045     3.522    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X87Y62     FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X87Y62     FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y63     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y63     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y63     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y63     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y63     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y62     FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y62     FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y63     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y62     FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y62     FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y63     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y62     FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y62     FDPE_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y63     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y62     FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y62     FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y63     soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -1.505 (r) | FAST    |     6.331 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -2.556 (r) | FAST    |     8.708 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.852 (r) | FAST    |     9.434 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.780 (f) | FAST    |     9.434 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.851 (r) | FAST    |     9.432 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.779 (f) | FAST    |     9.432 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.868 (r) | FAST    |     9.450 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.796 (f) | FAST    |     9.450 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.851 (r) | FAST    |     9.433 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.779 (f) | FAST    |     9.433 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.845 (r) | FAST    |     9.426 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.773 (f) | FAST    |     9.426 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.860 (r) | FAST    |     9.441 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.788 (f) | FAST    |     9.441 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.848 (r) | FAST    |     9.430 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.776 (f) | FAST    |     9.430 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.869 (r) | FAST    |     9.450 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.797 (f) | FAST    |     9.450 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.846 (r) | FAST    |     9.420 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.774 (f) | FAST    |     9.420 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.837 (r) | FAST    |     9.416 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.765 (f) | FAST    |     9.416 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.839 (r) | FAST    |     9.414 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.767 (f) | FAST    |     9.414 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.832 (r) | FAST    |     9.411 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.760 (f) | FAST    |     9.411 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.828 (r) | FAST    |     9.403 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.756 (f) | FAST    |     9.403 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.851 (r) | FAST    |     9.425 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.779 (f) | FAST    |     9.425 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.839 (r) | FAST    |     9.419 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.767 (f) | FAST    |     9.419 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.852 (r) | FAST    |     9.427 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.780 (f) | FAST    |     9.427 (f) | SLOW    | soc_crg_clkout1 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     18.005 (r) | SLOW    |      5.490 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     17.540 (r) | SLOW    |      5.294 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     18.146 (r) | SLOW    |      5.534 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     17.982 (r) | SLOW    |      5.486 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     17.390 (r) | SLOW    |      5.237 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     17.381 (r) | SLOW    |      5.214 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     17.842 (r) | SLOW    |      5.434 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     17.241 (r) | SLOW    |      5.149 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     16.784 (r) | SLOW    |      4.942 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     16.030 (r) | SLOW    |      4.615 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     16.471 (r) | SLOW    |      4.802 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     16.020 (r) | SLOW    |      4.604 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     16.331 (r) | SLOW    |      4.758 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     16.644 (r) | SLOW    |      4.882 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.879 (r) | SLOW    |      4.544 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     16.482 (r) | SLOW    |      4.802 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     17.070 (r) | SLOW    |      5.043 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     16.224 (r) | SLOW    |      4.670 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     17.071 (r) | SLOW    |      5.045 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     16.225 (r) | SLOW    |      4.670 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     16.758 (r) | SLOW    |      5.137 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     20.211 (r) | SLOW    |      6.534 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     21.133 (r) | SLOW    |      6.807 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led10     | FDRE           | -     |     21.929 (r) | SLOW    |      7.182 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led11     | FDRE           | -     |     22.096 (r) | SLOW    |      7.254 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led12     | FDRE           | -     |     21.648 (r) | SLOW    |      7.215 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led13     | FDRE           | -     |     21.742 (r) | SLOW    |      7.131 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led14     | FDRE           | -     |     22.294 (r) | SLOW    |      7.306 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led15     | FDRE           | -     |     21.418 (r) | SLOW    |      6.794 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     20.107 (r) | SLOW    |      6.602 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     21.004 (r) | SLOW    |      6.730 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led4      | FDRE           | -     |     21.107 (r) | SLOW    |      6.870 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led5      | FDRE           | -     |     22.344 (r) | SLOW    |      7.477 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led6      | FDRE           | -     |     22.373 (r) | SLOW    |      7.348 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led7      | FDRE           | -     |     21.756 (r) | SLOW    |      7.198 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led8      | FDRE           | -     |     21.629 (r) | SLOW    |      7.283 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led9      | FDRE           | -     |     22.249 (r) | SLOW    |      7.324 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     13.044 (r) | SLOW    |      4.087 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     13.058 (r) | SLOW    |      4.104 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     13.070 (r) | SLOW    |      4.111 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     13.070 (r) | SLOW    |      4.112 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     13.066 (r) | SLOW    |      4.105 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     13.060 (r) | SLOW    |      4.107 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     13.075 (r) | SLOW    |      4.113 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     13.076 (r) | SLOW    |      4.115 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     13.066 (r) | SLOW    |      4.106 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     13.059 (r) | SLOW    |      4.106 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     13.061 (r) | SLOW    |      4.107 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     13.054 (r) | SLOW    |      4.094 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     13.065 (r) | SLOW    |      4.106 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     13.064 (r) | SLOW    |      4.110 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     13.056 (r) | SLOW    |      4.102 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     13.069 (r) | SLOW    |      4.110 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     13.085 (r) | SLOW    |      4.124 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     13.077 (r) | SLOW    |      4.116 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     13.147 (r) | SLOW    |      4.086 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     13.160 (r) | SLOW    |      4.099 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     13.035 (r) | SLOW    |      4.074 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     13.099 (r) | SLOW    |      4.137 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     13.101 (r) | SLOW    |      4.141 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     13.956 (r) | SLOW    |      3.827 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     13.954 (r) | SLOW    |      3.826 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     13.957 (r) | SLOW    |      3.813 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     13.955 (r) | SLOW    |      3.826 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     13.954 (r) | SLOW    |      3.832 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     13.954 (r) | SLOW    |      3.817 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     13.955 (r) | SLOW    |      3.829 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     13.954 (r) | SLOW    |      3.808 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     13.940 (r) | SLOW    |      3.817 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     13.950 (r) | SLOW    |      3.836 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     13.943 (r) | SLOW    |      3.828 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     13.950 (r) | SLOW    |      3.841 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     13.943 (r) | SLOW    |      3.839 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     13.940 (r) | SLOW    |      3.812 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     13.951 (r) | SLOW    |      3.834 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     13.942 (r) | SLOW    |      3.813 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     13.070 (r) | SLOW    |      4.109 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     13.055 (r) | SLOW    |      4.098 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     13.087 (r) | SLOW    |      4.126 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     15.621 (r) | SLOW    |      5.493 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     15.614 (r) | SLOW    |      5.491 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     15.622 (r) | SLOW    |      5.495 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     15.615 (r) | SLOW    |      5.491 (r) | FAST    | soc_crg_clkout2 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |        12.780 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.694 ns
Ideal Clock Offset to Actual Clock: 6.103 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.852 (r) | FAST    |   9.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.780 (f) | FAST    |   9.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.851 (r) | FAST    |   9.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.779 (f) | FAST    |   9.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.868 (r) | FAST    |   9.450 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.796 (f) | FAST    |   9.450 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.851 (r) | FAST    |   9.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.779 (f) | FAST    |   9.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.845 (r) | FAST    |   9.426 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.773 (f) | FAST    |   9.426 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.860 (r) | FAST    |   9.441 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.788 (f) | FAST    |   9.441 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.848 (r) | FAST    |   9.430 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.776 (f) | FAST    |   9.430 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.869 (r) | FAST    |   9.450 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.797 (f) | FAST    |   9.450 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.846 (r) | FAST    |   9.420 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.774 (f) | FAST    |   9.420 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.837 (r) | FAST    |   9.416 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.765 (f) | FAST    |   9.416 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.839 (r) | FAST    |   9.414 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.767 (f) | FAST    |   9.414 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.832 (r) | FAST    |   9.411 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.760 (f) | FAST    |   9.411 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.828 (r) | FAST    |   9.403 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.756 (f) | FAST    |   9.403 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.851 (r) | FAST    |   9.425 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.779 (f) | FAST    |   9.425 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.839 (r) | FAST    |   9.419 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.767 (f) | FAST    |   9.419 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.852 (r) | FAST    |   9.427 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.780 (f) | FAST    |   9.427 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.756 (f) | FAST    |   9.450 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   13.044 (r) | SLOW    |   4.087 (r) | FAST    |    0.000 |
ddram_a[1]         |   13.058 (r) | SLOW    |   4.104 (r) | FAST    |    0.017 |
ddram_a[2]         |   13.070 (r) | SLOW    |   4.111 (r) | FAST    |    0.026 |
ddram_a[3]         |   13.070 (r) | SLOW    |   4.112 (r) | FAST    |    0.026 |
ddram_a[4]         |   13.066 (r) | SLOW    |   4.105 (r) | FAST    |    0.022 |
ddram_a[5]         |   13.060 (r) | SLOW    |   4.107 (r) | FAST    |    0.020 |
ddram_a[6]         |   13.075 (r) | SLOW    |   4.113 (r) | FAST    |    0.031 |
ddram_a[7]         |   13.076 (r) | SLOW    |   4.115 (r) | FAST    |    0.032 |
ddram_a[8]         |   13.066 (r) | SLOW    |   4.106 (r) | FAST    |    0.022 |
ddram_a[9]         |   13.059 (r) | SLOW    |   4.106 (r) | FAST    |    0.019 |
ddram_a[10]        |   13.061 (r) | SLOW    |   4.107 (r) | FAST    |    0.020 |
ddram_a[11]        |   13.054 (r) | SLOW    |   4.094 (r) | FAST    |    0.010 |
ddram_a[12]        |   13.065 (r) | SLOW    |   4.106 (r) | FAST    |    0.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.076 (r) | SLOW    |   4.087 (r) | FAST    |    0.032 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   13.064 (r) | SLOW    |   4.110 (r) | FAST    |    0.008 |
ddram_ba[1]        |   13.056 (r) | SLOW    |   4.102 (r) | FAST    |    0.000 |
ddram_ba[2]        |   13.069 (r) | SLOW    |   4.110 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.069 (r) | SLOW    |   4.102 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   13.099 (r) | SLOW    |   4.137 (r) | FAST    |    0.000 |
ddram_dm[1]        |   13.101 (r) | SLOW    |   4.141 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.101 (r) | SLOW    |   4.137 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.266 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   18.005 (r) | SLOW    |   3.827 (r) | FAST    |    2.126 |
ddram_dq[1]        |   17.540 (r) | SLOW    |   3.826 (r) | FAST    |    1.661 |
ddram_dq[2]        |   18.146 (r) | SLOW    |   3.813 (r) | FAST    |    2.266 |
ddram_dq[3]        |   17.982 (r) | SLOW    |   3.826 (r) | FAST    |    2.102 |
ddram_dq[4]        |   17.390 (r) | SLOW    |   3.832 (r) | FAST    |    1.511 |
ddram_dq[5]        |   17.381 (r) | SLOW    |   3.817 (r) | FAST    |    1.501 |
ddram_dq[6]        |   17.842 (r) | SLOW    |   3.829 (r) | FAST    |    1.962 |
ddram_dq[7]        |   17.241 (r) | SLOW    |   3.808 (r) | FAST    |    1.361 |
ddram_dq[8]        |   16.784 (r) | SLOW    |   3.817 (r) | FAST    |    0.904 |
ddram_dq[9]        |   16.030 (r) | SLOW    |   3.836 (r) | FAST    |    0.150 |
ddram_dq[10]       |   16.471 (r) | SLOW    |   3.828 (r) | FAST    |    0.592 |
ddram_dq[11]       |   16.020 (r) | SLOW    |   3.841 (r) | FAST    |    0.140 |
ddram_dq[12]       |   16.331 (r) | SLOW    |   3.839 (r) | FAST    |    0.452 |
ddram_dq[13]       |   16.644 (r) | SLOW    |   3.812 (r) | FAST    |    0.764 |
ddram_dq[14]       |   15.879 (r) | SLOW    |   3.834 (r) | FAST    |    0.026 |
ddram_dq[15]       |   16.482 (r) | SLOW    |   3.813 (r) | FAST    |    0.602 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   18.146 (r) | SLOW    |   3.808 (r) | FAST    |    2.266 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.847 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   17.070 (r) | SLOW    |   5.043 (r) | FAST    |    0.846 |
ddram_dqs_n[1]     |   16.224 (r) | SLOW    |   4.670 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   17.071 (r) | SLOW    |   5.045 (r) | FAST    |    0.847 |
ddram_dqs_p[1]     |   16.225 (r) | SLOW    |   4.670 (r) | FAST    |    0.001 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.071 (r) | SLOW    |   4.670 (r) | FAST    |    0.847 |
-------------------+--------------+---------+-------------+---------+----------+




