#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x248dd70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x245b320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x2462a90 .functor NOT 1, L_0x24ba070, C4<0>, C4<0>, C4<0>;
L_0x24b9e50 .functor XOR 2, L_0x24b9cf0, L_0x24b9db0, C4<00>, C4<00>;
L_0x24b9f60 .functor XOR 2, L_0x24b9e50, L_0x24b9ec0, C4<00>, C4<00>;
v0x24b6470_0 .net *"_ivl_10", 1 0, L_0x24b9ec0;  1 drivers
v0x24b6570_0 .net *"_ivl_12", 1 0, L_0x24b9f60;  1 drivers
v0x24b6650_0 .net *"_ivl_2", 1 0, L_0x24b9c30;  1 drivers
v0x24b6710_0 .net *"_ivl_4", 1 0, L_0x24b9cf0;  1 drivers
v0x24b67f0_0 .net *"_ivl_6", 1 0, L_0x24b9db0;  1 drivers
v0x24b6920_0 .net *"_ivl_8", 1 0, L_0x24b9e50;  1 drivers
v0x24b6a00_0 .net "a", 0 0, v0x24b4110_0;  1 drivers
v0x24b6aa0_0 .net "b", 0 0, v0x24b41b0_0;  1 drivers
v0x24b6b40_0 .net "c", 0 0, v0x24b4250_0;  1 drivers
v0x24b6be0_0 .var "clk", 0 0;
v0x24b6c80_0 .net "d", 0 0, v0x24b4390_0;  1 drivers
v0x24b6d20_0 .net "out_pos_dut", 0 0, L_0x24b9aa0;  1 drivers
v0x24b6dc0_0 .net "out_pos_ref", 0 0, L_0x24b8400;  1 drivers
v0x24b6e60_0 .net "out_sop_dut", 0 0, L_0x24b8c70;  1 drivers
v0x24b6f00_0 .net "out_sop_ref", 0 0, L_0x248f280;  1 drivers
v0x24b6fa0_0 .var/2u "stats1", 223 0;
v0x24b7040_0 .var/2u "strobe", 0 0;
v0x24b71f0_0 .net "tb_match", 0 0, L_0x24ba070;  1 drivers
v0x24b72c0_0 .net "tb_mismatch", 0 0, L_0x2462a90;  1 drivers
v0x24b7360_0 .net "wavedrom_enable", 0 0, v0x24b4660_0;  1 drivers
v0x24b7430_0 .net "wavedrom_title", 511 0, v0x24b4700_0;  1 drivers
L_0x24b9c30 .concat [ 1 1 0 0], L_0x24b8400, L_0x248f280;
L_0x24b9cf0 .concat [ 1 1 0 0], L_0x24b8400, L_0x248f280;
L_0x24b9db0 .concat [ 1 1 0 0], L_0x24b9aa0, L_0x24b8c70;
L_0x24b9ec0 .concat [ 1 1 0 0], L_0x24b8400, L_0x248f280;
L_0x24ba070 .cmp/eeq 2, L_0x24b9c30, L_0x24b9f60;
S_0x245f7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x245b320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2462e70 .functor AND 1, v0x24b4250_0, v0x24b4390_0, C4<1>, C4<1>;
L_0x2463250 .functor NOT 1, v0x24b4110_0, C4<0>, C4<0>, C4<0>;
L_0x2463630 .functor NOT 1, v0x24b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x24638b0 .functor AND 1, L_0x2463250, L_0x2463630, C4<1>, C4<1>;
L_0x247acf0 .functor AND 1, L_0x24638b0, v0x24b4250_0, C4<1>, C4<1>;
L_0x248f280 .functor OR 1, L_0x2462e70, L_0x247acf0, C4<0>, C4<0>;
L_0x24b7880 .functor NOT 1, v0x24b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b78f0 .functor OR 1, L_0x24b7880, v0x24b4390_0, C4<0>, C4<0>;
L_0x24b7a00 .functor AND 1, v0x24b4250_0, L_0x24b78f0, C4<1>, C4<1>;
L_0x24b7ac0 .functor NOT 1, v0x24b4110_0, C4<0>, C4<0>, C4<0>;
L_0x24b7b90 .functor OR 1, L_0x24b7ac0, v0x24b41b0_0, C4<0>, C4<0>;
L_0x24b7c00 .functor AND 1, L_0x24b7a00, L_0x24b7b90, C4<1>, C4<1>;
L_0x24b7d80 .functor NOT 1, v0x24b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b7df0 .functor OR 1, L_0x24b7d80, v0x24b4390_0, C4<0>, C4<0>;
L_0x24b7d10 .functor AND 1, v0x24b4250_0, L_0x24b7df0, C4<1>, C4<1>;
L_0x24b7f80 .functor NOT 1, v0x24b4110_0, C4<0>, C4<0>, C4<0>;
L_0x24b8080 .functor OR 1, L_0x24b7f80, v0x24b4390_0, C4<0>, C4<0>;
L_0x24b8140 .functor AND 1, L_0x24b7d10, L_0x24b8080, C4<1>, C4<1>;
L_0x24b82f0 .functor XNOR 1, L_0x24b7c00, L_0x24b8140, C4<0>, C4<0>;
v0x24623c0_0 .net *"_ivl_0", 0 0, L_0x2462e70;  1 drivers
v0x24627c0_0 .net *"_ivl_12", 0 0, L_0x24b7880;  1 drivers
v0x2462ba0_0 .net *"_ivl_14", 0 0, L_0x24b78f0;  1 drivers
v0x2462f80_0 .net *"_ivl_16", 0 0, L_0x24b7a00;  1 drivers
v0x2463360_0 .net *"_ivl_18", 0 0, L_0x24b7ac0;  1 drivers
v0x2463740_0 .net *"_ivl_2", 0 0, L_0x2463250;  1 drivers
v0x24639c0_0 .net *"_ivl_20", 0 0, L_0x24b7b90;  1 drivers
v0x24b2680_0 .net *"_ivl_24", 0 0, L_0x24b7d80;  1 drivers
v0x24b2760_0 .net *"_ivl_26", 0 0, L_0x24b7df0;  1 drivers
v0x24b2840_0 .net *"_ivl_28", 0 0, L_0x24b7d10;  1 drivers
v0x24b2920_0 .net *"_ivl_30", 0 0, L_0x24b7f80;  1 drivers
v0x24b2a00_0 .net *"_ivl_32", 0 0, L_0x24b8080;  1 drivers
v0x24b2ae0_0 .net *"_ivl_36", 0 0, L_0x24b82f0;  1 drivers
L_0x7f5dc46dd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24b2ba0_0 .net *"_ivl_38", 0 0, L_0x7f5dc46dd018;  1 drivers
v0x24b2c80_0 .net *"_ivl_4", 0 0, L_0x2463630;  1 drivers
v0x24b2d60_0 .net *"_ivl_6", 0 0, L_0x24638b0;  1 drivers
v0x24b2e40_0 .net *"_ivl_8", 0 0, L_0x247acf0;  1 drivers
v0x24b2f20_0 .net "a", 0 0, v0x24b4110_0;  alias, 1 drivers
v0x24b2fe0_0 .net "b", 0 0, v0x24b41b0_0;  alias, 1 drivers
v0x24b30a0_0 .net "c", 0 0, v0x24b4250_0;  alias, 1 drivers
v0x24b3160_0 .net "d", 0 0, v0x24b4390_0;  alias, 1 drivers
v0x24b3220_0 .net "out_pos", 0 0, L_0x24b8400;  alias, 1 drivers
v0x24b32e0_0 .net "out_sop", 0 0, L_0x248f280;  alias, 1 drivers
v0x24b33a0_0 .net "pos0", 0 0, L_0x24b7c00;  1 drivers
v0x24b3460_0 .net "pos1", 0 0, L_0x24b8140;  1 drivers
L_0x24b8400 .functor MUXZ 1, L_0x7f5dc46dd018, L_0x24b7c00, L_0x24b82f0, C4<>;
S_0x24b35e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x245b320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24b4110_0 .var "a", 0 0;
v0x24b41b0_0 .var "b", 0 0;
v0x24b4250_0 .var "c", 0 0;
v0x24b42f0_0 .net "clk", 0 0, v0x24b6be0_0;  1 drivers
v0x24b4390_0 .var "d", 0 0;
v0x24b4480_0 .var/2u "fail", 0 0;
v0x24b4520_0 .var/2u "fail1", 0 0;
v0x24b45c0_0 .net "tb_match", 0 0, L_0x24ba070;  alias, 1 drivers
v0x24b4660_0 .var "wavedrom_enable", 0 0;
v0x24b4700_0 .var "wavedrom_title", 511 0;
E_0x246e630/0 .event negedge, v0x24b42f0_0;
E_0x246e630/1 .event posedge, v0x24b42f0_0;
E_0x246e630 .event/or E_0x246e630/0, E_0x246e630/1;
S_0x24b3910 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24b35e0;
 .timescale -12 -12;
v0x24b3b50_0 .var/2s "i", 31 0;
E_0x246e4d0 .event posedge, v0x24b42f0_0;
S_0x24b3c50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24b35e0;
 .timescale -12 -12;
v0x24b3e50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24b3f30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24b35e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24b48e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x245b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24b85b0 .functor AND 1, v0x24b4250_0, v0x24b4390_0, C4<1>, C4<1>;
L_0x24b8860 .functor NOT 1, v0x24b4110_0, C4<0>, C4<0>, C4<0>;
L_0x24b88f0 .functor NOT 1, v0x24b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b8a70 .functor AND 1, L_0x24b8860, L_0x24b88f0, C4<1>, C4<1>;
L_0x24b8bb0 .functor AND 1, L_0x24b8a70, v0x24b4250_0, C4<1>, C4<1>;
L_0x24b8c70 .functor OR 1, L_0x24b85b0, L_0x24b8bb0, C4<0>, C4<0>;
L_0x24b8e10 .functor NOT 1, v0x24b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b8e80 .functor OR 1, L_0x24b8e10, v0x24b4390_0, C4<0>, C4<0>;
L_0x24b8f90 .functor AND 1, v0x24b4250_0, L_0x24b8e80, C4<1>, C4<1>;
L_0x24b9050 .functor NOT 1, v0x24b4110_0, C4<0>, C4<0>, C4<0>;
L_0x24b9230 .functor OR 1, L_0x24b9050, v0x24b41b0_0, C4<0>, C4<0>;
L_0x24b92a0 .functor AND 1, L_0x24b8f90, L_0x24b9230, C4<1>, C4<1>;
L_0x24b9420 .functor NOT 1, v0x24b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b9490 .functor OR 1, L_0x24b9420, v0x24b4390_0, C4<0>, C4<0>;
L_0x24b93b0 .functor AND 1, v0x24b4250_0, L_0x24b9490, C4<1>, C4<1>;
L_0x24b9620 .functor NOT 1, v0x24b4110_0, C4<0>, C4<0>, C4<0>;
L_0x24b9720 .functor OR 1, L_0x24b9620, v0x24b4390_0, C4<0>, C4<0>;
L_0x24b97e0 .functor AND 1, L_0x24b93b0, L_0x24b9720, C4<1>, C4<1>;
L_0x24b9990 .functor XNOR 1, L_0x24b92a0, L_0x24b97e0, C4<0>, C4<0>;
v0x24b4aa0_0 .net *"_ivl_12", 0 0, L_0x24b8e10;  1 drivers
v0x24b4b80_0 .net *"_ivl_14", 0 0, L_0x24b8e80;  1 drivers
v0x24b4c60_0 .net *"_ivl_16", 0 0, L_0x24b8f90;  1 drivers
v0x24b4d50_0 .net *"_ivl_18", 0 0, L_0x24b9050;  1 drivers
v0x24b4e30_0 .net *"_ivl_2", 0 0, L_0x24b8860;  1 drivers
v0x24b4f60_0 .net *"_ivl_20", 0 0, L_0x24b9230;  1 drivers
v0x24b5040_0 .net *"_ivl_24", 0 0, L_0x24b9420;  1 drivers
v0x24b5120_0 .net *"_ivl_26", 0 0, L_0x24b9490;  1 drivers
v0x24b5200_0 .net *"_ivl_28", 0 0, L_0x24b93b0;  1 drivers
v0x24b5370_0 .net *"_ivl_30", 0 0, L_0x24b9620;  1 drivers
v0x24b5450_0 .net *"_ivl_32", 0 0, L_0x24b9720;  1 drivers
v0x24b5530_0 .net *"_ivl_36", 0 0, L_0x24b9990;  1 drivers
L_0x7f5dc46dd060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24b55f0_0 .net *"_ivl_38", 0 0, L_0x7f5dc46dd060;  1 drivers
v0x24b56d0_0 .net *"_ivl_4", 0 0, L_0x24b88f0;  1 drivers
v0x24b57b0_0 .net *"_ivl_6", 0 0, L_0x24b8a70;  1 drivers
v0x24b5890_0 .net "a", 0 0, v0x24b4110_0;  alias, 1 drivers
v0x24b5930_0 .net "and1", 0 0, L_0x24b85b0;  1 drivers
v0x24b5b00_0 .net "and2", 0 0, L_0x24b8bb0;  1 drivers
v0x24b5bc0_0 .net "b", 0 0, v0x24b41b0_0;  alias, 1 drivers
v0x24b5cb0_0 .net "c", 0 0, v0x24b4250_0;  alias, 1 drivers
v0x24b5da0_0 .net "d", 0 0, v0x24b4390_0;  alias, 1 drivers
v0x24b5e90_0 .net "out_pos", 0 0, L_0x24b9aa0;  alias, 1 drivers
v0x24b5f50_0 .net "out_sop", 0 0, L_0x24b8c70;  alias, 1 drivers
v0x24b6010_0 .net "pos0", 0 0, L_0x24b92a0;  1 drivers
v0x24b60d0_0 .net "pos1", 0 0, L_0x24b97e0;  1 drivers
L_0x24b9aa0 .functor MUXZ 1, L_0x7f5dc46dd060, L_0x24b92a0, L_0x24b9990, C4<>;
S_0x24b6250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x245b320;
 .timescale -12 -12;
E_0x24579f0 .event anyedge, v0x24b7040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24b7040_0;
    %nor/r;
    %assign/vec4 v0x24b7040_0, 0;
    %wait E_0x24579f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24b35e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b4520_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24b35e0;
T_4 ;
    %wait E_0x246e630;
    %load/vec4 v0x24b45c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24b4480_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24b35e0;
T_5 ;
    %wait E_0x246e4d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %wait E_0x246e4d0;
    %load/vec4 v0x24b4480_0;
    %store/vec4 v0x24b4520_0, 0, 1;
    %fork t_1, S_0x24b3910;
    %jmp t_0;
    .scope S_0x24b3910;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24b3b50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x24b3b50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x246e4d0;
    %load/vec4 v0x24b3b50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24b3b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24b3b50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24b35e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x246e630;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24b4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b41b0_0, 0;
    %assign/vec4 v0x24b4110_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24b4480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24b4520_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x245b320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b6be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b7040_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x245b320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24b6be0_0;
    %inv;
    %store/vec4 v0x24b6be0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x245b320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24b42f0_0, v0x24b72c0_0, v0x24b6a00_0, v0x24b6aa0_0, v0x24b6b40_0, v0x24b6c80_0, v0x24b6f00_0, v0x24b6e60_0, v0x24b6dc0_0, v0x24b6d20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x245b320;
T_9 ;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x245b320;
T_10 ;
    %wait E_0x246e630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24b6fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b6fa0_0, 4, 32;
    %load/vec4 v0x24b71f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b6fa0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24b6fa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b6fa0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24b6f00_0;
    %load/vec4 v0x24b6f00_0;
    %load/vec4 v0x24b6e60_0;
    %xor;
    %load/vec4 v0x24b6f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b6fa0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b6fa0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24b6dc0_0;
    %load/vec4 v0x24b6dc0_0;
    %load/vec4 v0x24b6d20_0;
    %xor;
    %load/vec4 v0x24b6dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b6fa0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24b6fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b6fa0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/machine/ece241_2013_q2/iter0/response0/top_module.sv";
