// Seed: 4272430387
module module_0 ();
  wire id_1;
  assign module_1.id_6 = 0;
  logic [-1 'h0 * "" : 1] id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    output logic id_6
);
  initial id_6 = #1 -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0
    , id_13,
    input wand id_1,
    input wor id_2,
    input wand id_3,
    input uwire id_4
    , id_14,
    input wand id_5,
    output supply1 id_6,
    input tri id_7,
    input wand id_8,
    output uwire id_9,
    input supply0 id_10,
    input supply0 id_11
);
  logic [1 : 1 'd0] id_15 = -1;
  module_0 modCall_1 ();
  always @(posedge (id_4) == id_10) $signed(43);
  ;
endmodule
