/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [3:0] _03_;
  reg [8:0] _04_;
  wire [11:0] _05_;
  wire [3:0] _06_;
  reg [6:0] _07_;
  wire [11:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  reg [5:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(celloutsig_1_14z[2] ? celloutsig_1_7z : celloutsig_1_16z);
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_2z[1]) & (celloutsig_1_3z[5] | in_data[115]));
  assign celloutsig_1_17z = ~((celloutsig_1_2z[1] | celloutsig_1_6z) & (in_data[119] | in_data[115]));
  assign celloutsig_0_3z = celloutsig_0_0z[0] | celloutsig_0_1z;
  assign celloutsig_0_17z = _01_ | celloutsig_0_11z[10];
  assign celloutsig_0_18z = celloutsig_0_10z[19] | celloutsig_0_16z;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 4'h0;
    else _03_ <= celloutsig_0_10z[14:11];
  reg [9:0] _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 10'h000;
    else _15_ <= { in_data[67:59], celloutsig_0_1z };
  assign { _05_[9:8], _01_, _05_[6:0] } = _15_;
  reg [3:0] _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _16_ <= 4'h0;
    else _16_ <= { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z };
  assign { _06_[3], _00_, _06_[1], _02_ } = _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 9'h000;
    else _04_ <= in_data[74:66];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 7'h00;
    else _07_ <= { celloutsig_0_10z[11:7], celloutsig_0_6z, celloutsig_0_24z };
  assign celloutsig_1_4z = { in_data[188:183], celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, in_data[111:106], in_data[115:111], celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_0z[10:0] / { 1'h1, celloutsig_0_10z[13:4] };
  assign celloutsig_0_68z = { _07_[6:5], celloutsig_0_3z } && { _04_[1:0], celloutsig_0_67z };
  assign celloutsig_0_16z = ! _04_[5:3];
  assign celloutsig_0_22z = ! { _04_[3:0], celloutsig_0_18z, _06_[3], _00_, _06_[1], _02_, celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z } || { _04_[6:5], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_33z = _03_[0] & ~(celloutsig_0_6z);
  assign celloutsig_0_67z = celloutsig_0_17z & ~(celloutsig_0_33z);
  assign celloutsig_1_1z = in_data[132] & ~(in_data[136]);
  assign celloutsig_1_7z = in_data[141] & ~(celloutsig_1_3z[2]);
  assign celloutsig_1_18z = celloutsig_1_17z & ~(celloutsig_1_1z);
  assign celloutsig_0_1z = celloutsig_0_0z[3] & ~(in_data[63]);
  assign celloutsig_0_14z = in_data[5] & ~(celloutsig_0_11z[7]);
  assign celloutsig_1_2z = in_data[159] ? in_data[151:147] : { in_data[109:106], celloutsig_1_1z };
  assign celloutsig_0_6z = in_data[57] & celloutsig_0_3z;
  assign celloutsig_1_5z = celloutsig_1_4z[8] & celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_1z & celloutsig_1_3z[3];
  assign celloutsig_0_7z = celloutsig_0_0z[6] & _04_[3];
  assign celloutsig_1_16z = in_data[107] & celloutsig_1_8z;
  assign celloutsig_0_4z = { celloutsig_0_0z[8:6], celloutsig_0_1z } << celloutsig_0_0z[4:1];
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_12z } << { celloutsig_1_2z[3:2], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_0z[10:1], celloutsig_0_7z } << { _05_[9:8], _01_, _05_[6:0], celloutsig_0_8z };
  assign celloutsig_0_10z = { _04_[7:2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z } >>> { in_data[71:60], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[33:22] - in_data[74:63];
  assign celloutsig_1_12z = ~((celloutsig_1_4z[1] & celloutsig_1_2z[4]) | celloutsig_1_3z[3]);
  assign celloutsig_0_24z = ~((_04_[1] & in_data[23]) | celloutsig_0_22z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 6'h00;
    else if (clkin_data[160]) celloutsig_1_3z = in_data[150:145];
  assign { _05_[10], _05_[7] } = { celloutsig_0_6z, _01_ };
  assign { _06_[2], _06_[0] } = { _00_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
