

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Wed Sep 25 12:58:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.611 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4115|     4115|  13.703 us|  13.703 us|  4115|  4115|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop16_loop17  |     4113|     4113|        19|          1|          1|  4096|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      128|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      636|      396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      349|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      985|      646|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U29  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U30  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U31     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   4|  636|  396|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln187_fu_124_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln188_fu_152_p2               |         +|   0|  0|  17|          10|           1|
    |ap_condition_252                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln187_fu_118_p2              |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln188_fu_133_p2              |      icmp|   0|  0|  18|          10|          11|
    |ap_block_pp0_stage0_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln187_fu_139_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln198_fu_183_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 128|          53|          66|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_v73_load             |   9|          2|   10|         20|
    |indvar_flatten_fu_56                  |   9|          2|   13|         26|
    |real_start                            |   9|          2|    1|          2|
    |v158_blk_n                            |   9|          2|    1|          2|
    |v159_blk_n                            |   9|          2|    1|          2|
    |v162_blk_n                            |   9|          2|    1|          2|
    |v73_fu_52                             |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   52|        104|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_56               |  13|   0|   13|          0|
    |select_ln198_reg_255               |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp_reg_239                        |  32|   0|   32|          0|
    |v145_load_reg_219                  |  32|   0|   32|          0|
    |v159_read_reg_214                  |  32|   0|   32|          0|
    |v162_read_reg_224                  |  32|   0|   32|          0|
    |v73_fu_52                          |  10|   0|   10|          0|
    |v78_reg_249                        |  32|   0|   32|          0|
    |v78_reg_249_pp0_iter16_reg         |  32|   0|   32|          0|
    |v159_read_reg_214                  |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 349|  32|  317|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node7|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node7|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|         node7|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v159_dout            |   in|   32|     ap_fifo|          v159|       pointer|
|v159_num_data_valid  |   in|   13|     ap_fifo|          v159|       pointer|
|v159_fifo_cap        |   in|   13|     ap_fifo|          v159|       pointer|
|v159_empty_n         |   in|    1|     ap_fifo|          v159|       pointer|
|v159_read            |  out|    1|     ap_fifo|          v159|       pointer|
|v162_dout            |   in|   32|     ap_fifo|          v162|       pointer|
|v162_num_data_valid  |   in|   13|     ap_fifo|          v162|       pointer|
|v162_fifo_cap        |   in|   13|     ap_fifo|          v162|       pointer|
|v162_empty_n         |   in|    1|     ap_fifo|          v162|       pointer|
|v162_read            |  out|    1|     ap_fifo|          v162|       pointer|
|v158_din             |  out|   32|     ap_fifo|          v158|       pointer|
|v158_num_data_valid  |   in|   13|     ap_fifo|          v158|       pointer|
|v158_fifo_cap        |   in|   13|     ap_fifo|          v158|       pointer|
|v158_full_n          |   in|    1|     ap_fifo|          v158|       pointer|
|v158_write           |  out|    1|     ap_fifo|          v158|       pointer|
|v145_address0        |  out|    9|   ap_memory|          v145|         array|
|v145_ce0             |  out|    1|   ap_memory|          v145|         array|
|v145_q0              |   in|   32|   ap_memory|          v145|         array|
+---------------------+-----+-----+------------+--------------+--------------+

