library verilog;
use verilog.vl_types.all;
entity adder_intf is
    port(
        i_clk           : in     vl_logic;
        i_reset_n       : in     vl_logic
    );
end adder_intf;
