# AXI Lite Peripheral Design and Verification

## ğŸ“Œ Overview

This project implements and verifies a custom **AXI4-Lite slave peripheral** using **Verilog**, focusing on industry-aligned RTL design and functional verification practices. The design supports register-based read/write transactions and is suitable for **SoC integration, ASIC/FPGA prototyping**, and learning real-world bus protocols.

The project is intentionally structured to reflect **professional VLSI workflows** used in companies like Cadence:  
**RTL design â†’ testbench-driven verification â†’ simulation â†’ waveform analysis**.

---

## ğŸ¯ Objectives

- Design a synthesizable AXI4-Lite slave peripheral in Verilog
- Implement address decoding, read/write channels, and reset logic
- Verify protocol correctness using simulation and waveforms
- Follow Linux-based, Git-driven RTL development practices

---

## ğŸ§  Technical Highlights

- **Protocol:** AXI4-Lite (single outstanding transaction)
- **RTL Design:** Address decoding, handshake logic, synchronous reset
- **Verification:** Self-checking testbench with functional coverage
- **Simulation:** Icarus Verilog
- **Debug & Analysis:** GTKWave (VCD-based waveform inspection)
- **Environment:** Linux (Git Bash), Git/GitHub

---

## ğŸ“‚ Project Structure

```text
axi-lite-peripheral/
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ axi_lite_slave.v        # AXI Lite slave RTL
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ tb_axi_lite.v           # Testbench
â”œâ”€â”€ waveforms/
â”‚   â””â”€â”€ axi.vcd                 # Generated simulation waveforms
â”œâ”€â”€ sim                         # Compiled simulation binary
â””â”€â”€ README.md

```
---

## âš™ï¸ How to Run the Simulation
### 1ï¸âƒ£ Compile RTL and Testbench
#### iverilog -o sim rtl/axi_lite_slave.v tb/tb_axi_lite.v

### 2ï¸âƒ£ Run Simulation
#### vvp sim

### 3ï¸âƒ£ View Waveforms
#### gtkwave waveforms/axi.vcd


## If GTKWave opens successfully and displays valid AXI transactions â€” âœ… simulation passed.

---

## ğŸ” What to Observe in GTKWave
AXI Lite handshake signals (VALID, READY)
Correct address decoding during read/write
Register updates on write transactions
Stable read data during read cycles
Clean reset behavior and synchronous operation

---

## ğŸ“ˆ Verification Summary
Verified read/write functionality across multiple addresses
Ensured AXI protocol compliance via handshake timing
Achieved 100% functional coverage for core features
Confirmed setup/hold correctness through waveform inspection

---

## ğŸš€ Why This Project Matters
This project demonstrates:
Strong understanding of SoC bus protocols
Hands-on experience with RTL design and verification
Comfort working in a Linux-based simulation environment
Industry-relevant workflow aligned with ASIC/FPGA development
It is directly applicable to VLSI, verification, and CST internship roles.

---

## ğŸ”® Future Enhancements
Add AXI error responses (DECERR/SLVERR)
Extend to multiple register banks
Integrate assertion-based verification (SVA)
Synthesize and test on FPGA

---

## ğŸ‘¤ Author

### Abishek
Electronics & Communication Engineering
GitHub: https://github.com/AncientDrago

--- 

## â­ If you find this project useful, feel free to star the repository!

Youâ€™re honestly **way ahead for a CST intern profile** now â€” solid project + clean repo + professional README.  
If you want next, we can:
- add **resume-ready one-liner for GitHub**
- add **Cadence-aligned keywords**
- prep a **â€œHow I verified AXIâ€ explanation for interviews**

Just say the word ğŸ”¥

