I 000059 55 2129          1733499265859 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733499265860 2024.12.06 19:04:25)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 9796979895c1c181989286cd9592c1909391c192c1)
	(_ent
		(_time 1733499265855)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 1962          1733499418508 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499418509 2024.12.06 19:06:58)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code e7b2e3b4e5b1b1f1e9e3f6bde5e2b1e0e3e1b1e2b1)
	(_ent
		(_time 1733499418504)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)(2)(3))(_read(4)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 117 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733499418518 2024.12.06 19:06:58)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code e7b2e4b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733499422964 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733499422965 2024.12.06 19:07:02)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 4d19474f1c1b1b5b42485c174f481b4a494b1b481b)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 1962          1733499423219 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499423220 2024.12.06 19:07:03)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 47131545451111514943561d454211404341114211)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)(2)(3))(_read(4)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 78 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733499501289 2024.12.06 19:08:21)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 35646330356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1943          1733499532596 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499532597 2024.12.06 19:08:52)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 8686808885d0d0908bd297dc8483d0818280d083d0)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 78 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733499532609 2024.12.06 19:08:52)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 9595949a95c3c282919487cfc193c09396939d90c3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733499536841 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733499536842 2024.12.06 19:08:56)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 202f2524257676362f25317a222576272426762576)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 1943          1733499537102 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499537103 2024.12.06 19:08:57)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 1a151e1d4e4c4c0c174e0b40181f4c1d1e1c4c1f4c)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 78 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733499537106 2024.12.06 19:08:57)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 29262a2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1873          1733499559339 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499559340 2024.12.06 19:09:19)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 04575202055252120950155e060152030002520152)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_prcs
			(stim_process(_arch 0 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 78 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733499559368 2024.12.06 19:09:19)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 1340421415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733499565282 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733499565283 2024.12.06 19:09:25)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 35643330356363233a30246f373063323133633063)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 1873          1733499565527 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499565528 2024.12.06 19:09:25)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 2f7e2a2b7c797939227b3e752d2a79282b29792a79)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_prcs
			(stim_process(_arch 0 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 81 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733499759519 2024.12.06 19:12:39)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code efbdb9bcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1995          1733499789085 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499789086 2024.12.06 19:13:09)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 6a683f6a3e3c3c7c67397b30686f3c6d6e6c3c6f3c)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_sig(_int finished -1 0 37(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)(9)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 81 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733499789097 2024.12.06 19:13:09)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 7a78287b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733499794492 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733499794493 2024.12.06 19:13:14)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 88888f8685dede9e878d99d28a8dde8f8c8ede8dde)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 1995          1733499794746 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499794747 2024.12.06 19:13:14)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 9292949d95c4c4849fc183c89097c4959694c497c4)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_sig(_int finished -1 0 37(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)(9)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 81 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733499794750 2024.12.06 19:13:14)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 9292939d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733499932303 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733499932304 2024.12.06 19:15:32)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code ddd28b8f8c8b8bcbd2d8cc87dfd88bdad9db8bd88b)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(3)(8)(11))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 1995          1733499932544 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499932545 2024.12.06 19:15:32)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code d7d88285d58181c1da84c68dd5d281d0d3d181d281)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_sig(_int finished -1 0 37(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)(9)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 81 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733499932549 2024.12.06 19:15:32)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code d7d88585d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1999          1733500031729 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733500031730 2024.12.06 19:17:11)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 4a4c4a481e1c1c5c47195b10484f1c4d4e4c1c4f1c)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_sig(_int finished -1 0 37(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 81 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733500031748 2024.12.06 19:17:11)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 5a5c5d590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733500035685 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733500035686 2024.12.06 19:17:15)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code bbbebaefecededadb4beaae1b9beedbcbfbdedbeed)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 1999          1733500035923 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733500035924 2024.12.06 19:17:15)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code a6a3a6f1a5f0f0b0abf5b7fca4a3f0a1a2a0f0a3f0)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_sig(_int finished -1 0 37(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 81 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733500424920 2024.12.06 19:23:44)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 2e28292a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2002          1733500473521 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733500473522 2024.12.06 19:24:33)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code ffacfcafaca9a9e9f2aceea5fdfaa9f8fbf9a9faa9)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_sig(_int finished -1 0 37(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)(9)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 81 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733500473534 2024.12.06 19:24:33)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 0f5c0a095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2009          1733500503323 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733500503324 2024.12.06 19:25:03)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 74777275752222627927652e767122737072227122)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_sig(_int finished -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)(9)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 81 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733500503327 2024.12.06 19:25:03)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 74777575752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733500510027 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733500510028 2024.12.06 19:25:10)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code a3a1f6f4a5f5f5b5aca6b2f9a1a6f5a4a7a5f5a6f5)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2009          1733500510276 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733500510277 2024.12.06 19:25:10)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 9d9c9e92cccbcb8b90ce8cc79f98cb9a999bcb98cb)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_sig(_int finished -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)(9)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 81 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733500510280 2024.12.06 19:25:10)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 9d9c9992cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1953          1733501585221 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733501585222 2024.12.06 19:43:05)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 97c3939895c1c1819b9486cd9592c1909391c192c1)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 88 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733501585232 2024.12.06 19:43:05)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code a6f2a5f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733501589472 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733501589473 2024.12.06 19:43:09)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 31623a34356767273e34206b333467363537673467)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 1953          1733501589713 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733501589714 2024.12.06 19:43:09)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 2b78212f7c7d7d3d27283a71292e7d2c2f2d7d2e7d)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4621819117588971520))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 88 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733501589718 2024.12.06 19:43:09)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 2b78262f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2082          1733501901050 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733501901051 2024.12.06 19:48:21)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 4b4541491c1d1d5d47185a11494e1d4c4f4d1d4e1d)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 1868767336 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 97 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733501901064 2024.12.06 19:48:21)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 5a5457590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733501910364 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733501910365 2024.12.06 19:48:30)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code abfefcfcfcfdfdbda4aebaf1a9aefdacafadfdaefd)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2082          1733501910595 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733501910596 2024.12.06 19:48:30)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 86d3d08885d0d0908ad597dc8483d0818280d083d0)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 1868767336 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 97 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733501910599 2024.12.06 19:48:30)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 96c3c79995c0c181929784ccc290c39095909e93c0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2087          1733502262093 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733502262094 2024.12.06 19:54:22)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 9294c39d95c4c4849ec083c89097c4959694c497c4)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1769169218 1967530083 1769235310 1818324591 544830569 1953719636 1836008224 1952803952 3040357)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 96 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733502262107 2024.12.06 19:54:22)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code a2a4f4f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733502282064 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733502282065 2024.12.06 19:54:42)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code a2a3a8f5a5f4f4b4ada7b3f8a0a7f4a5a6a4f4a7f4)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2087          1733502282306 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733502282307 2024.12.06 19:54:42)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 8d8cdf83dcdbdb9b81df9cd78f88db8a898bdb88db)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1769169218 1967530083 1769235310 1818324591 544830569 1953719636 1836008224 1952803952 3040357)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 450 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 96 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733502282315 2024.12.06 19:54:42)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 9c9dc993cacacb8b989d8ec6c89ac99a9f9a9499ca)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2608          1733502519020 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733502519021 2024.12.06 19:58:39)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 3b3c3f3e6c6d6d2d3a6f2a61393e6d3c3f3d6d3e6d)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(1953719636 1713385760 1701603681 1293957732 1751348321 543649385 1953784176 544109157 544501614 1702126948 1684370531 46)
		(50529027 33686018)
		(1953719636 1713386016 1701603681 1226848868 1919902574 1952671090 1679849836 1667593317 543450484 762212206 1668571501 1735289192 1952542752 1852990836 46)
		(33686275 33686275)
		(1953719636 1713386272 1701603681 1344289380 1702130785 1847619186 1679848559 1667593317 543450484 1920102243 1819566949 1717641337 544367988 1702061426 11892)
		(543976513 1953719668 1868767347 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 142 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733502519034 2024.12.06 19:58:39)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 4b4c48491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733502522691 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733502522692 2024.12.06 19:58:42)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 9395959c95c5c5859c9682c99196c5949795c596c5)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(3)(8)(11))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2608          1733502522928 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733502522929 2024.12.06 19:58:42)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 7e787b7f2e2828687f2a6f247c7b28797a78287b28)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(1953719636 1713385760 1701603681 1293957732 1751348321 543649385 1953784176 544109157 544501614 1702126948 1684370531 46)
		(50529027 33686018)
		(1953719636 1713386016 1701603681 1226848868 1919902574 1952671090 1679849836 1667593317 543450484 762212206 1668571501 1735289192 1952542752 1852990836 46)
		(33686275 33686275)
		(1953719636 1713386272 1701603681 1344289380 1702130785 1847619186 1679848559 1667593317 543450484 1920102243 1819566949 1717641337 544367988 1702061426 11892)
		(543976513 1953719668 1868767347 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 142 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733502522933 2024.12.06 19:58:42)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 7e787c7f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2482          1733502828752 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733502828753 2024.12.06 20:03:48)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 1246101515444404131d0348101744151614441744)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
		(1953719636 1713386016 1701603681 1226848868 1919902574 1952671090 1679849836 1667593317 543450484 762212206 1668571501 1735289192 1952542752 1852990836 46)
		(33686275 33686275)
		(1953719636 1713386272 1701603681 1344289380 1702130785 1847619186 1679848559 1667593317 543450484 1920102243 1819566949 1717641337 544367988 1702061426 11892)
		(543976513 1953719668 1868767347 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 140 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733502828765 2024.12.06 20:03:48)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 2276272625747535262330787624772421242a2774)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2482          1733502834263 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733502834264 2024.12.06 20:03:54)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 9ecd9b91cec8c8889f918fc49c9bc8999a98c89bc8)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
		(1953719636 1713386016 1701603681 1226848868 1919902574 1952671090 1679849836 1667593317 543450484 762212206 1668571501 1735289192 1952542752 1852990836 46)
		(33686275 33686275)
		(1953719636 1713386272 1701603681 1344289380 1702130785 1847619186 1679848559 1667593317 543450484 1920102243 1819566949 1717641337 544367988 1702061426 11892)
		(543976513 1953719668 1868767347 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 140 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733502834268 2024.12.06 20:03:54)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code adfeaffafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733502850371 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733502850372 2024.12.06 20:04:10)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 8b8d8d85dcdddd9d848e9ad1898edd8c8f8ddd8edd)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2482          1733502850625 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733502850626 2024.12.06 20:04:10)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 9593909a95c3c383949a84cf9790c3929193c390c3)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
		(1953719636 1713386016 1701603681 1226848868 1919902574 1952671090 1679849836 1667593317 543450484 762212206 1668571501 1735289192 1952542752 1852990836 46)
		(33686275 33686275)
		(1953719636 1713386272 1701603681 1344289380 1702130785 1847619186 1679848559 1667593317 543450484 1920102243 1819566949 1717641337 544367988 1702061426 11892)
		(543976513 1953719668 1868767347 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 140 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733502850629 2024.12.06 20:04:10)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 9593979a95c3c282919487cfc193c09396939d90c3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2482          1733503324567 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733503324568 2024.12.06 20:12:04)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code e6e4e4b5e5b0b0f0e7e9f7bce4e3b0e1e2e0b0e3b0)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
		(1953719636 1713386016 1701603681 1226848868 1919902574 1952671090 1679849836 1667593317 543450484 762212206 1668571501 1735289192 1952542752 1852990836 46)
		(33686275 33686275)
		(1953719636 1713386272 1701603681 1344289380 1702130785 1847619186 1679848559 1667593317 543450484 1920102243 1819566949 1717641337 544367988 1702061426 11892)
		(543976513 1953719668 1868767347 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 140 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733503324573 2024.12.06 20:12:04)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code f6f4f3a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2482          1733503385702 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733503385703 2024.12.06 20:13:05)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code bbb8b8efecededadbab4aae1b9beedbcbfbdedbeed)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
		(1953719636 1713386016 1701603681 1226848868 1919902574 1952671090 1679849836 1667593317 543450484 762212206 1668571501 1735289192 1952542752 1852990836 46)
		(33686275 33686275)
		(1953719636 1713386272 1701603681 1344289380 1702130785 1847619186 1679848559 1667593317 543450484 1920102243 1819566949 1717641337 544367988 1702061426 11892)
		(543976513 1953719668 1868767347 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 140 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733503385706 2024.12.06 20:13:05)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code bbb8bfefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733503389033 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733503389034 2024.12.06 20:13:09)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code bbb8ecefecededadb4beaae1b9beedbcbfbdedbeed)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2482          1733503389296 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733503389297 2024.12.06 20:13:09)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code c5c69390c59393d3c4cad49fc7c093c2c1c393c093)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
		(1953719636 1713386016 1701603681 1226848868 1919902574 1952671090 1679849836 1667593317 543450484 762212206 1668571501 1735289192 1952542752 1852990836 46)
		(33686275 33686275)
		(1953719636 1713386272 1701603681 1344289380 1702130785 1847619186 1679848559 1667593317 543450484 1920102243 1819566949 1717641337 544367988 1702061426 11892)
		(543976513 1953719668 1868767347 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 140 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733503463343 2024.12.06 20:14:23)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 04040002055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2482          1733503470949 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733503470950 2024.12.06 20:14:30)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code bdb2eae9ecebebabbcb2ace7bfb8ebbab9bbebb8eb)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
		(1953719636 1713386016 1701603681 1226848868 1919902574 1952671090 1679849836 1667593317 543450484 762212206 1668571501 1735289192 1952542752 1852990836 46)
		(33686275 33686275)
		(1953719636 1713386272 1701603681 1344289380 1702130785 1847619186 1679848559 1667593317 543450484 1920102243 1819566949 1717641337 544367988 1702061426 11892)
		(543976513 1953719668 1868767347 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 140 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733503470962 2024.12.06 20:14:30)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code cdc29d989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733503476099 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733503476100 2024.12.06 20:14:36)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code d284d080d58484c4ddd7c388d0d784d5d6d484d784)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2482          1733503476360 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733503476361 2024.12.06 20:14:36)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code db8dda898c8d8dcddad4ca81d9de8ddcdfdd8dde8d)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
		(1953719636 1713386016 1701603681 1226848868 1919902574 1952671090 1679849836 1667593317 543450484 762212206 1668571501 1735289192 1952542752 1852990836 46)
		(33686275 33686275)
		(1953719636 1713386272 1701603681 1344289380 1702130785 1847619186 1679848559 1667593317 543450484 1920102243 1819566949 1717641337 544367988 1702061426 11892)
		(543976513 1953719668 1868767347 1701605485 543450484 1667462515 1718842213 2037148789 46)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 140 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733503476364 2024.12.06 20:14:36)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code db8ddd898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2053          1733506691154 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733506691155 2024.12.06 21:08:11)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code a8fdabffa5fefebea6fdb9f2aaadfeafacaefeadfe)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
		(33686275 33686275)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 127 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733506691169 2024.12.06 21:08:11)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code b8edbcecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733506697865 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 20))
	(_version vef)
	(_time 1733506697866 2024.12.06 21:08:17)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code d7838585d58181c1d8d2c68dd5d281d0d3d181d281)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 21(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 22(_arch(_uni))))
		(_sig(_int next_state 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__32(_arch 1 0 32(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__36(_arch 3 0 36(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__79(_arch 4 0 79(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2053          1733506698081 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733506698082 2024.12.06 21:08:18)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code b2e6e3e6b5e4e4a4bce7a3e8b0b7e4b5b6b4e4b7e4)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
		(33686275 33686275)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 127 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733506698086 2024.12.06 21:08:18)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code b2e6e4e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733507989892 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 19))
	(_version vef)
	(_time 1733507989893 2024.12.06 21:29:49)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code d6d9d484d58080c0da81c78cd4d380d1d2d080d380)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 20(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 21(_arch(_uni))))
		(_sig(_int next_state 1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 26(_arch(_uni((i 2))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__30(_arch 1 0 30(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__31(_arch 2 0 31(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__33(_arch 3 0 33(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11))(_dssslsensitivity 2)(_mon))))
			(line__70(_arch 4 0 70(_prcs(_simple)(_trgt(9))(_sens(3)(8)(11))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2030          1733508637415 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733508637416 2024.12.06 21:40:37)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 32333237356464243d652368303764353634643764)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 109 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733508637431 2024.12.06 21:40:37)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 4243454045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733508641268 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 19))
	(_version vef)
	(_time 1733508641269 2024.12.06 21:40:41)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 45454447451313534912541f474013424143134013)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 20(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 21(_arch(_uni))))
		(_sig(_int next_state 1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 26(_arch(_uni((i 2))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__30(_arch 1 0 30(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__31(_arch 2 0 31(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__33(_arch 3 0 33(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__70(_arch 4 0 70(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2030          1733508641505 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733508641506 2024.12.06 21:40:41)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 30303035356666263f67216a323566373436663566)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 109 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733508641509 2024.12.06 21:40:41)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 30303735356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2030          1733508677821 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733508677822 2024.12.06 21:41:17)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 080f0a0e055e5e1e075f19520a0d5e0f0c0e5e0d5e)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 109 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733508677833 2024.12.06 21:41:17)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 181f1d1f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000059 55 2129          1733508698917 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 19))
	(_version vef)
	(_time 1733508698918 2024.12.06 21:41:38)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 6e6c6e6e3e38387862397f346c6b38696a68386b38)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 20(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 21(_arch(_uni))))
		(_sig(_int next_state 1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 26(_arch(_uni((i 2))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__30(_arch 1 0 30(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__31(_arch 2 0 31(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__33(_arch 3 0 33(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__70(_arch 4 0 70(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
I 000056 55 2030          1733508699165 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733508699166 2024.12.06 21:41:39)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 686a6f68653e3e7e673f79326a6d3e6f6c6e3e6d3e)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 109 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733508699169 2024.12.06 21:41:39)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 686a6868653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000059 55 2129          1733508754392 serial_to_parallel
(_unit VHDL(serial_to_parallel 0 5(serial_to_parallel 0 19))
	(_version vef)
	(_time 1733508754393 2024.12.06 21:42:34)
	(_source(\../src/serial_to_parallel.vhd\))
	(_parameters tan)
	(_code 1b1e4b1c4c4d4d0d174c0a41191e4d1c1f1d4d1e4d)
	(_ent
		(_time 1733499265854)
	)
	(_object
		(_port(_int Reset -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 11(_ent(_in))))
		(_port(_int DataOut 0 0 12(_ent(_out))))
		(_port(_int Valid -1 0 13(_ent(_out))))
		(_port(_int Found -1 0 14(_ent(_out))))
		(_type(_int state_type 0 20(_enum1 IDLE COLLECT DONE (_to i 0 i 2))))
		(_sig(_int current_state 1 0 21(_arch(_uni))))
		(_sig(_int next_state 1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int shift_reg 2 0 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int bit_count 3 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_reg -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int found_reg -1 0 26(_arch(_uni((i 2))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((DataOut)(shift_reg)))(_trgt(5))(_sens(10)))))
			(line__30(_arch 1 0 30(_assignment(_alias((Valid)(valid_reg)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__31(_arch 2 0 31(_assignment(_alias((Found)(found_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__33(_arch 3 0 33(_prcs(_trgt(8)(10)(11)(12)(13))(_sens(0)(1)(8)(9)(10)(11)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__70(_arch 4 0 70(_prcs(_simple)(_trgt(9))(_sens(8)(11)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
	)
	(_model . serial_to_parallel 5 -1)
)
V 000056 55 2030          1733508754649 TB_ARCHITECTURE
(_unit VHDL(serial_to_parallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733508754650 2024.12.06 21:42:34)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 24217320257272322b73357e262172232022722172)
	(_ent
		(_time 1733499418503)
	)
	(_comp
		(serial_to_parallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp serial_to_parallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . serial_to_parallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni))))
		(_sig(_int Start -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_sig(_int clk_period -2 0 36(_arch(_uni((ns 4636737291354636288))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(1))(_read(8)))))
			(stim_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(50529027 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000051 55 451 0 testbench_for_serial_to_parallel
(_configuration VHDL (testbench_for_serial_to_parallel 0 109 (serial_to_parallel_tb))
	(_version vef)
	(_time 1733508754654 2024.12.06 21:42:34)
	(_source(\../src/TestBench/serial_to_parallel_TB.vhd\))
	(_parameters tan)
	(_code 24217420257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . serial_to_parallel serial_to_parallel
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
