# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../compilateur.srcs/sources_1/new/BancRegistres.vhd" \
"../../../../compilateur.srcs/sim_1/new/BancRegistres_tests.vhd" \

# Do not sort compile order
nosort
