# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/sim/bd_9054.v" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/sim/ddr4_0_microblaze_mcs.v" \

sv xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" \
"../../../../project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" \

verilog xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" \
"../../../../project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" \
"../../../../project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" \
"../../../../../ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v" \
"../../../../../ipcore_dir/riffa/axi_basic_tx_pipeline.v" \
"../../../../../ipcore_dir/riffa/pcie_pipe_misc_v6.v" \
"../../../../../ipcore_dir/riffa/axi_basic_tx.v" \
"../../../../../ipcore_dir/riffa/pcie_reset_delay_v6.v" \
"../../../../../ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v" \
"../../../../../ipcore_dir/riffa/chnl_tester.v" \
"../../../../../ipcore_dir/riffa/gtx_rx_valid_filter_v6.v" \
"../../../../../ipcore_dir/riffa/gtx_tx_sync_rate_v6.v" \
"../../../../../ipcore_dir/riffa/gtx_wrapper_v6.v" \
"../../../../../ipcore_dir/riffa/pcie_upconfig_fix_3451_v6.v" \
"../../../../../ipcore_dir/riffa/pcie_clocking_v6.v" \
"../../../../../ipcore_dir/xilinx_mig/user_design/sim/ddr3_model.v" \
"../../../../../ipcore_dir/riffa/pcie_pipe_lane_v6.v" \
"../../../../../ipcore_dir/riffa/axi_basic_rx_null_gen.v" \
"../../../../../ipcore_dir/riffa/axi_basic_rx_pipeline.v" \
"../../../../../ipcore_dir/riffa/axi_basic_rx.v" \
"../../../../../ipcore_dir/riffa/axi_basic_top.v" \
"../../../../../ipcore_dir/riffa/ff.v" \
"../../../../../ipcore_dir/riffa/syncff.v" \
"../../../../../ipcore_dir/riffa/ram_2clk_1w_1r.v" \
"../../../../../ipcore_dir/riffa/ram_1clk_1w_1r.v" \
"../../../../../ipcore_dir/riffa/sync_fifo.v" \
"../../../../../ipcore_dir/riffa/cross_domain_signal.v" \
"../../../../../ipcore_dir/riffa/async_fifo.v" \
"../../../../../ipcore_dir/riffa/tx_port_writer.v" \
"../../../../../ipcore_dir/riffa/tx_port_monitor_64.v" \
"../../../../../ipcore_dir/riffa/tx_port_monitor_32.v" \
"../../../../../ipcore_dir/riffa/tx_port_monitor_128.v" \
"../../../../../ipcore_dir/riffa/tx_port_channel_gate_64.v" \
"../../../../../ipcore_dir/riffa/tx_port_channel_gate_32.v" \
"../../../../../ipcore_dir/riffa/tx_port_channel_gate_128.v" \
"../../../../../ipcore_dir/riffa/tx_port_buffer_64.v" \
"../../../../../ipcore_dir/riffa/tx_port_buffer_32.v" \
"../../../../../ipcore_dir/riffa/tx_port_buffer_128.v" \
"../../../../../ipcore_dir/riffa/tx_engine_selector.v" \
"../../../../../ipcore_dir/riffa/tx_engine_formatter_64.v" \
"../../../../../ipcore_dir/riffa/tx_engine_formatter_32.v" \
"../../../../../ipcore_dir/riffa/tx_engine_formatter_128.v" \
"../../../../../ipcore_dir/riffa/sg_list_requester.v" \
"../../../../../ipcore_dir/riffa/sg_list_reader_64.v" \
"../../../../../ipcore_dir/riffa/sg_list_reader_32.v" \
"../../../../../ipcore_dir/riffa/sg_list_reader_128.v" \
"../../../../../ipcore_dir/riffa/rx_port_requester_mux.v" \
"../../../../../ipcore_dir/riffa/rx_port_reader.v" \
"../../../../../ipcore_dir/riffa/rx_port_channel_gate.v" \
"../../../../../ipcore_dir/riffa/reorder_queue_output.v" \
"../../../../../ipcore_dir/riffa/reorder_queue_input.v" \
"../../../../../ipcore_dir/riffa/fifo_packer_64.v" \
"../../../../../ipcore_dir/riffa/fifo_packer_32.v" \
"../../../../../ipcore_dir/riffa/fifo_packer_128.v" \
"../../../../../ipcore_dir/riffa/async_fifo_fwft.v" \
"../../../../../ipcore_dir/riffa/tx_qword_aligner_64.v" \
"../../../../../ipcore_dir/riffa/tx_qword_aligner_128.v" \
"../../../../../ipcore_dir/riffa/tx_port_64.v" \
"../../../../../ipcore_dir/riffa/tx_port_32.v" \
"../../../../../ipcore_dir/riffa/tx_port_128.v" \
"../../../../../ipcore_dir/riffa/tx_engine_upper_64.v" \
"../../../../../ipcore_dir/riffa/tx_engine_upper_32.v" \
"../../../../../ipcore_dir/riffa/tx_engine_upper_128.v" \
"../../../../../ipcore_dir/riffa/tx_engine_lower_64.v" \
"../../../../../ipcore_dir/riffa/tx_engine_lower_32.v" \
"../../../../../ipcore_dir/riffa/tx_engine_lower_128.v" \
"../../../../../ipcore_dir/riffa/rx_port_64.v" \
"../../../../../ipcore_dir/riffa/rx_port_32.v" \
"../../../../../ipcore_dir/riffa/rx_port_128.v" \
"../../../../../ipcore_dir/riffa/rx_engine_req.v" \
"../../../../../ipcore_dir/riffa/reorder_queue.v" \
"../../../../../ipcore_dir/riffa/interrupt_controller.v" \
"../../../../../ipcore_dir/riffa/tx_engine_64.v" \
"../../../../../ipcore_dir/riffa/tx_engine_32.v" \
"../../../../../ipcore_dir/riffa/tx_engine_128.v" \
"../../../../../ipcore_dir/riffa/translation_layer_64.v" \
"../../../../../ipcore_dir/riffa/translation_layer_32.v" \
"../../../../../ipcore_dir/riffa/translation_layer_128.v" \
"../../../../../ipcore_dir/riffa/rx_engine_64.v" \
"../../../../../ipcore_dir/riffa/rx_engine_32.v" \
"../../../../../ipcore_dir/riffa/rx_engine_128.v" \
"../../../../../ipcore_dir/riffa/recv_credit_flow_ctrl.v" \
"../../../../../ipcore_dir/riffa/interrupt.v" \
"../../../../../ipcore_dir/riffa/demux_1_to_n.v" \
"../../../../../ipcore_dir/riffa/channel_64.v" \
"../../../../../ipcore_dir/riffa/channel_32.v" \
"../../../../../ipcore_dir/riffa/channel_128.v" \
"../../../../../ipcore_dir/riffa/translation_layer.v" \
"../../../../../instr_decoder.v" \
"../../../../../softMC_pcie_app.v" \
"../../../../../pipe_reg.v" \
"../../../../../instr_dispatcher.v" \
"../../../../../read_capturer.v" \
"../../../../../maint_handler.v" \
"../../../../../maint_ctrl.v" \
"../../../../../iseq_dispatcher.v" \
"../../../../../instr_receiver.v" \
"../../../../../autoref_config.v" \
"../../../../../softMC.v" \
"../../../../../softMC_top.v" \
"../../../../../ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" \

sv xil_defaultlib  --include "../../../../../" --include "../../../../../ipcore_dir/riffa" --include "../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" \
"../../../../../tb_softMC_top.v" \
"../../../../project_1.srcs/sim_1/imports/imports/arch_package.sv" \
"../../../../project_1.srcs/sim_1/imports/imports/arch_defines.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
