<stg><name>macc_par_convs</name>


<trans_list>

<trans id="525" from="1" to="2">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="2" to="3">
<condition id="96">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="3" to="18">
<condition id="118">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="3" to="4">
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="4" to="5">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="5" to="6">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="6" to="7">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="7" to="8">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="8" to="9">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="9" to="10">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="10" to="11">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="11" to="12">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="12" to="13">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="13" to="14">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="14" to="15">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="15" to="16">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="16" to="17">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="17" to="3">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="18" to="2">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_26_V), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_25_V), !map !64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_24_V), !map !70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_23_V), !map !76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_22_V), !map !82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_21_V), !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_20_V), !map !94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_19_V), !map !100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_18_V), !map !106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_17_V), !map !112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_16_V), !map !118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_15_V), !map !124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_14_V), !map !130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_13_V), !map !136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_12_V), !map !142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_11_V), !map !148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_10_V), !map !154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_9_V), !map !160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_8_V), !map !166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_7_V), !map !172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_6_V), !map !178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_5_V), !map !184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_4_V), !map !190

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_3_V), !map !196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_2_V), !map !202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_1_V), !map !208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B_0_V), !map !214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap([150528 x i8]* %A_V), !map !220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap([1577088 x i8]* %C_V), !map !226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @macc_par_convs_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface([150528 x i8]* %A_V, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="0" op_29_bw="32" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="32" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="0" op_42_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface([32 x i8]* %B_0_V, [32 x i8]* %B_1_V, [32 x i8]* %B_2_V, [32 x i8]* %B_3_V, [32 x i8]* %B_4_V, [32 x i8]* %B_5_V, [32 x i8]* %B_6_V, [32 x i8]* %B_7_V, [32 x i8]* %B_8_V, [32 x i8]* %B_9_V, [32 x i8]* %B_10_V, [32 x i8]* %B_11_V, [32 x i8]* %B_12_V, [32 x i8]* %B_13_V, [32 x i8]* %B_14_V, [32 x i8]* %B_15_V, [32 x i8]* %B_16_V, [32 x i8]* %B_17_V, [32 x i8]* %B_18_V, [32 x i8]* %B_19_V, [32 x i8]* %B_20_V, [32 x i8]* %B_21_V, [32 x i8]* %B_22_V, [32 x i8]* %B_23_V, [32 x i8]* %B_24_V, [32 x i8]* %B_25_V, [32 x i8]* %B_26_V, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface([1577088 x i8]* %C_V, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [9 x i8]* @p_str312, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:0  %shift_x = phi i8 [ 0, %0 ], [ %center_x, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="shift_x"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:1  %output_x_coords = phi i16 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="output_x_coords"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:2  %next_mul = add i16 %output_x_coords, 222

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %tmp = icmp eq i8 %shift_x, -34

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:4  %center_x = add i8 %shift_x, 1

]]></Node>
<StgValue><ssdm name="center_x"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %tmp, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="8">
<![CDATA[
:0  %shift_x_cast1 = zext i8 %shift_x to i10

]]></Node>
<StgValue><ssdm name="shift_x_cast1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8">
<![CDATA[
:1  %shift_x_cast = zext i8 %shift_x to i9

]]></Node>
<StgValue><ssdm name="shift_x_cast"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 222, i64 222, i64 222)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="21" op_0_bw="16">
<![CDATA[
:3  %output_x_coords_cast = zext i16 %output_x_coords to i21

]]></Node>
<StgValue><ssdm name="output_x_coords_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4  %p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %shift_x, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="16">
<![CDATA[
:5  %p_shl13_cast = zext i16 %p_shl to i17

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:6  %p_shl1 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %shift_x, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="13">
<![CDATA[
:7  %p_shl14_cast = zext i13 %p_shl1 to i17

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %tmp_s = sub i17 %p_shl13_cast, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:9  %p_shl13_0_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %center_x, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl13_0_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl13_0_1_cast = zext i16 %p_shl13_0_1 to i17

]]></Node>
<StgValue><ssdm name="p_shl13_0_1_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:11  %p_shl14_0_1 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %center_x, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_0_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="13">
<![CDATA[
:12  %p_shl14_0_1_cast = zext i13 %p_shl14_0_1 to i17

]]></Node>
<StgValue><ssdm name="p_shl14_0_1_cast"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_10_0_1 = sub i17 %p_shl13_0_1_cast, %p_shl14_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %tmp_8_0_2 = add i8 %shift_x, 2

]]></Node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:15  %p_shl13_0_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_8_0_2, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl13_0_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="16">
<![CDATA[
:16  %p_shl13_0_2_cast = zext i16 %p_shl13_0_2 to i17

]]></Node>
<StgValue><ssdm name="p_shl13_0_2_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:17  %p_shl14_0_2 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_8_0_2, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_0_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="13">
<![CDATA[
:18  %p_shl14_0_2_cast = zext i13 %p_shl14_0_2 to i17

]]></Node>
<StgValue><ssdm name="p_shl14_0_2_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19  %tmp_10_0_2 = sub i17 %p_shl13_0_2_cast, %p_shl14_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:20  %tmp_8_1 = add i9 %shift_x_cast, 224

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:21  %p_shl13_1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_8_1, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl13_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:22  %p_shl14_1 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_8_1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="14">
<![CDATA[
:23  %p_shl14_1_cast = zext i14 %p_shl14_1 to i17

]]></Node>
<StgValue><ssdm name="p_shl14_1_cast"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:24  %tmp_10_1 = sub i17 %p_shl13_1, %p_shl14_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:25  %tmp_8_1_1 = add i9 %shift_x_cast, 225

]]></Node>
<StgValue><ssdm name="tmp_8_1_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:26  %p_shl13_1_1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_8_1_1, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl13_1_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:27  %p_shl14_1_1 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_8_1_1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_1_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="14">
<![CDATA[
:28  %p_shl14_1_1_cast = zext i14 %p_shl14_1_1 to i17

]]></Node>
<StgValue><ssdm name="p_shl14_1_1_cast"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:29  %tmp_10_1_1 = sub i17 %p_shl13_1_1, %p_shl14_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:30  %tmp_8_1_2 = add i9 %shift_x_cast, 226

]]></Node>
<StgValue><ssdm name="tmp_8_1_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:31  %p_shl13_1_2 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_8_1_2, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl13_1_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:32  %p_shl14_1_2 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_8_1_2, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_1_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="14">
<![CDATA[
:33  %p_shl14_1_2_cast = zext i14 %p_shl14_1_2 to i17

]]></Node>
<StgValue><ssdm name="p_shl14_1_2_cast"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34  %tmp_10_1_2 = sub i17 %p_shl13_1_2, %p_shl14_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_8_2 = add i10 %shift_x_cast1, 448

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:36  %p_shl13_2 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_8_2, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl13_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:37  %p_shl14_2 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_8_2, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="15">
<![CDATA[
:38  %p_shl14_2_cast = zext i15 %p_shl14_2 to i18

]]></Node>
<StgValue><ssdm name="p_shl14_2_cast"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:39  %tmp_10_2 = sub i18 %p_shl13_2, %p_shl14_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:40  %tmp_8_2_1 = add i10 %shift_x_cast1, 449

]]></Node>
<StgValue><ssdm name="tmp_8_2_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:41  %p_shl13_2_1 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_8_2_1, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl13_2_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:42  %p_shl14_2_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_8_2_1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_2_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="15">
<![CDATA[
:43  %p_shl14_2_1_cast = zext i15 %p_shl14_2_1 to i18

]]></Node>
<StgValue><ssdm name="p_shl14_2_1_cast"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:44  %tmp_10_2_1 = sub i18 %p_shl13_2_1, %p_shl14_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:45  %tmp_8_2_2 = add i10 %shift_x_cast1, 450

]]></Node>
<StgValue><ssdm name="tmp_8_2_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:46  %p_shl13_2_2 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_8_2_2, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl13_2_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:47  %p_shl14_2_2 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_8_2_2, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_2_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="15">
<![CDATA[
:48  %p_shl14_2_2_cast = zext i15 %p_shl14_2_2 to i18

]]></Node>
<StgValue><ssdm name="p_shl14_2_2_cast"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:49  %tmp_10_2_2 = sub i18 %p_shl13_2_2, %p_shl14_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:50  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i13 [ 0, %1 ], [ %indvar_flatten_next, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:1  %shift_y = phi i8 [ 0, %1 ], [ %shift_y_cast6_mid2_v, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="shift_y"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %channel_out = phi i6 [ 0, %1 ], [ %channel_out_1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="channel_out"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i13 %indvar_flatten, -1088

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i13 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1  %tmp_3 = icmp eq i6 %channel_out, -32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:2  %channel_out_mid2 = select i1 %tmp_3, i6 0, i6 %channel_out

]]></Node>
<StgValue><ssdm name="channel_out_mid2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  %center_y = add i8 %shift_y, 1

]]></Node>
<StgValue><ssdm name="center_y"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:4  %shift_y_cast6_mid2_v = select i1 %tmp_3, i8 %center_y, i8 %shift_y

]]></Node>
<StgValue><ssdm name="shift_y_cast6_mid2_v"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="21" op_0_bw="8">
<![CDATA[
.preheader.preheader:5  %shift_y_cast6_mid2 = zext i8 %shift_y_cast6_mid2_v to i21

]]></Node>
<StgValue><ssdm name="shift_y_cast6_mid2"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="8">
<![CDATA[
.preheader.preheader:6  %tmp_14_mid2_v_v_v = zext i8 %shift_y_cast6_mid2_v to i17

]]></Node>
<StgValue><ssdm name="tmp_14_mid2_v_v_v"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:7  %tmp_14_mid2_v_v = add i17 %tmp_s, %tmp_14_mid2_v_v_v

]]></Node>
<StgValue><ssdm name="tmp_14_mid2_v_v"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:8  %tmp_14_mid2_v = sext i17 %tmp_14_mid2_v_v to i32

]]></Node>
<StgValue><ssdm name="tmp_14_mid2_v"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:9  %tmp_14_mid2 = zext i32 %tmp_14_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_mid2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:10  %tmp_14_0_0_1_mid2_v_s = add i17 %tmp_14_mid2_v_v, 1

]]></Node>
<StgValue><ssdm name="tmp_14_0_0_1_mid2_v_s"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:11  %tmp_14_0_0_1_mid2_v = sext i17 %tmp_14_0_0_1_mid2_v_s to i32

]]></Node>
<StgValue><ssdm name="tmp_14_0_0_1_mid2_v"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:12  %tmp_14_0_0_1_mid2 = zext i32 %tmp_14_0_0_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_0_1_mid2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:16  %tmp_14_0_1_mid2_v_v = add i17 %tmp_10_0_1, %tmp_14_mid2_v_v_v

]]></Node>
<StgValue><ssdm name="tmp_14_0_1_mid2_v_v"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:25  %tmp_14_0_2_mid2_v_v = add i17 %tmp_10_0_2, %tmp_14_mid2_v_v_v

]]></Node>
<StgValue><ssdm name="tmp_14_0_2_mid2_v_v"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:34  %tmp_14_1_mid2_v = add i17 %tmp_10_1, %tmp_14_mid2_v_v_v

]]></Node>
<StgValue><ssdm name="tmp_14_1_mid2_v"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:40  %tmp_14_1_1_mid2_v = add i17 %tmp_10_1_1, %tmp_14_mid2_v_v_v

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_mid2_v"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:46  %tmp_14_1_2_mid2_v = add i17 %tmp_10_1_2, %tmp_14_mid2_v_v_v

]]></Node>
<StgValue><ssdm name="tmp_14_1_2_mid2_v"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="21" op_0_bw="6">
<![CDATA[
.preheader.preheader:71  %channel_out_cast3 = zext i6 %channel_out_mid2 to i21

]]></Node>
<StgValue><ssdm name="channel_out_cast3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:74  %tmp_5 = mul i21 %channel_out_cast3, 49284

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:75  %tmp1 = add i21 %shift_y_cast6_mid2, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:76  %output_coords = add i21 %tmp1, %output_x_coords_cast

]]></Node>
<StgValue><ssdm name="output_coords"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:77  %A_V_addr = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:78  %A_V_load = load i8* %A_V_addr, align 1

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:80  %channel_out1 = zext i6 %channel_out_mid2 to i64

]]></Node>
<StgValue><ssdm name="channel_out1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:81  %B_0_V_addr = getelementptr [32 x i8]* %B_0_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_0_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:82  %B_0_V_load = load i8* %B_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_0_V_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:85  %A_V_addr_1 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_0_0_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:86  %A_V_load_1 = load i8* %A_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:88  %B_1_V_addr = getelementptr [32 x i8]* %B_1_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_1_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:89  %B_1_V_load = load i8* %B_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_1_V_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:350  %channel_out_1 = add i6 %channel_out_mid2, 1

]]></Node>
<StgValue><ssdm name="channel_out_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="149" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:13  %tmp_14_0_0_2_mid2_v_s = add i17 %tmp_14_mid2_v_v, 2

]]></Node>
<StgValue><ssdm name="tmp_14_0_0_2_mid2_v_s"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:14  %tmp_14_0_0_2_mid2_v = sext i17 %tmp_14_0_0_2_mid2_v_s to i32

]]></Node>
<StgValue><ssdm name="tmp_14_0_0_2_mid2_v"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:15  %tmp_14_0_0_2_mid2 = zext i32 %tmp_14_0_0_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_0_2_mid2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:17  %tmp_14_0_1_mid2_v = sext i17 %tmp_14_0_1_mid2_v_v to i32

]]></Node>
<StgValue><ssdm name="tmp_14_0_1_mid2_v"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:18  %tmp_14_0_1_mid2 = zext i32 %tmp_14_0_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_1_mid2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:78  %A_V_load = load i8* %A_V_addr, align 1

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:79  %OP1_V_0_cast = sext i8 %A_V_load to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_cast"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:82  %B_0_V_load = load i8* %B_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_0_V_load"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:83  %OP2_V_0_cast = sext i8 %B_0_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_cast"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:84  %p_Val2_1 = mul i12 %OP2_V_0_cast, %OP1_V_0_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:86  %A_V_load_1 = load i8* %A_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:87  %OP1_V_0_0_1 = sext i8 %A_V_load_1 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:89  %B_1_V_load = load i8* %B_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_1_V_load"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:90  %OP2_V_0_0_1 = sext i8 %B_1_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_1"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:91  %p_Val2_1_0_0_1 = mul i12 %OP2_V_0_0_1, %OP1_V_0_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_0_0_1"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:92  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:93  %tmp_17_0_0_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_0_0_1"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:94  %p_Val2_2_0_0_1 = add i12 %tmp_17_0_0_1, %p_Val2_1_0_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_0_0_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:95  %A_V_addr_2 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_0_0_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_2"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:96  %A_V_load_2 = load i8* %A_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_2"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:98  %B_2_V_addr = getelementptr [32 x i8]* %B_2_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_2_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:99  %B_2_V_load = load i8* %B_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_2_V_load"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:102  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_0_0_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:105  %A_V_addr_3 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_0_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_3"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:106  %A_V_load_3 = load i8* %A_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_3"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:108  %B_3_V_addr = getelementptr [32 x i8]* %B_3_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_3_V_addr"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:109  %B_3_V_load = load i8* %B_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_3_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="176" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:19  %tmp_14_0_1_1_mid2_v_s = add i17 %tmp_14_0_1_mid2_v_v, 1

]]></Node>
<StgValue><ssdm name="tmp_14_0_1_1_mid2_v_s"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:20  %tmp_14_0_1_1_mid2_v = sext i17 %tmp_14_0_1_1_mid2_v_s to i32

]]></Node>
<StgValue><ssdm name="tmp_14_0_1_1_mid2_v"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:21  %tmp_14_0_1_1_mid2 = zext i32 %tmp_14_0_1_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_1_1_mid2"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:22  %tmp_14_0_1_2_mid2_v_s = add i17 %tmp_14_0_1_mid2_v_v, 2

]]></Node>
<StgValue><ssdm name="tmp_14_0_1_2_mid2_v_s"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:23  %tmp_14_0_1_2_mid2_v = sext i17 %tmp_14_0_1_2_mid2_v_s to i32

]]></Node>
<StgValue><ssdm name="tmp_14_0_1_2_mid2_v"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:24  %tmp_14_0_1_2_mid2 = zext i32 %tmp_14_0_1_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_1_2_mid2"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:96  %A_V_load_2 = load i8* %A_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:97  %OP1_V_0_0_2 = sext i8 %A_V_load_2 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_2"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:99  %B_2_V_load = load i8* %B_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_2_V_load"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:100  %OP2_V_0_0_2 = sext i8 %B_2_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_2"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:101  %p_Val2_1_0_0_2 = mul i12 %OP2_V_0_0_2, %OP1_V_0_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_0_0_2"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:103  %tmp_17_0_0_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_0_0_2"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:104  %p_Val2_2_0_0_2 = add i12 %tmp_17_0_0_2, %p_Val2_1_0_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_0_0_2"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:106  %A_V_load_3 = load i8* %A_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:107  %OP1_V_0_1 = sext i8 %A_V_load_3 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:109  %B_3_V_load = load i8* %B_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_3_V_load"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:110  %OP2_V_0_1 = sext i8 %B_3_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:111  %p_Val2_1_0_1 = mul i12 %OP2_V_0_1, %OP1_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_0_1"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:112  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_0_0_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:113  %tmp_17_0_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_0_1"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:114  %p_Val2_2_0_1 = add i12 %tmp_17_0_1, %p_Val2_1_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_0_1"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:115  %A_V_addr_4 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_0_1_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_4"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:116  %A_V_load_4 = load i8* %A_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_4"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:118  %B_4_V_addr = getelementptr [32 x i8]* %B_4_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_4_V_addr"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:119  %B_4_V_load = load i8* %B_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_4_V_load"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:122  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_0_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:125  %A_V_addr_5 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_0_1_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_5"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:126  %A_V_load_5 = load i8* %A_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_5"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:128  %B_5_V_addr = getelementptr [32 x i8]* %B_5_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_5_V_addr"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:129  %B_5_V_load = load i8* %B_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_5_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:26  %tmp_14_0_2_mid2_v = sext i17 %tmp_14_0_2_mid2_v_v to i32

]]></Node>
<StgValue><ssdm name="tmp_14_0_2_mid2_v"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:27  %tmp_14_0_2_mid2 = zext i32 %tmp_14_0_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_2_mid2"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:28  %tmp_14_0_2_1_mid2_v_s = add i17 %tmp_14_0_2_mid2_v_v, 1

]]></Node>
<StgValue><ssdm name="tmp_14_0_2_1_mid2_v_s"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:29  %tmp_14_0_2_1_mid2_v = sext i17 %tmp_14_0_2_1_mid2_v_s to i32

]]></Node>
<StgValue><ssdm name="tmp_14_0_2_1_mid2_v"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:30  %tmp_14_0_2_1_mid2 = zext i32 %tmp_14_0_2_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_2_1_mid2"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:116  %A_V_load_4 = load i8* %A_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_4"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:117  %OP1_V_0_1_1 = sext i8 %A_V_load_4 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_1"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:119  %B_4_V_load = load i8* %B_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_4_V_load"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:120  %OP2_V_0_1_1 = sext i8 %B_4_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:121  %p_Val2_1_0_1_1 = mul i12 %OP2_V_0_1_1, %OP1_V_0_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_0_1_1"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:123  %tmp_17_0_1_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_8, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_0_1_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:124  %p_Val2_2_0_1_1 = add i12 %tmp_17_0_1_1, %p_Val2_1_0_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_0_1_1"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:126  %A_V_load_5 = load i8* %A_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_5"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:127  %OP1_V_0_1_2 = sext i8 %A_V_load_5 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_2"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:129  %B_5_V_load = load i8* %B_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_5_V_load"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:130  %OP2_V_0_1_2 = sext i8 %B_5_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_2"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:131  %p_Val2_1_0_1_2 = mul i12 %OP2_V_0_1_2, %OP1_V_0_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_0_1_2"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:132  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_0_1_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:133  %tmp_17_0_1_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_9, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_0_1_2"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:134  %p_Val2_2_0_1_2 = add i12 %tmp_17_0_1_2, %p_Val2_1_0_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_0_1_2"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:135  %A_V_addr_6 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_0_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_6"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:136  %A_V_load_6 = load i8* %A_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_6"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:138  %B_6_V_addr = getelementptr [32 x i8]* %B_6_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_6_V_addr"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:139  %B_6_V_load = load i8* %B_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_6_V_load"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:142  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_0_1_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:145  %A_V_addr_7 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_0_2_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_7"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:146  %A_V_load_7 = load i8* %A_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_7"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:148  %B_7_V_addr = getelementptr [32 x i8]* %B_7_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_7_V_addr"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:149  %B_7_V_load = load i8* %B_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_7_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="235" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:31  %tmp_14_0_2_2_mid2_v_s = add i17 %tmp_14_0_2_mid2_v_v, 2

]]></Node>
<StgValue><ssdm name="tmp_14_0_2_2_mid2_v_s"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:32  %tmp_14_0_2_2_mid2_v = sext i17 %tmp_14_0_2_2_mid2_v_s to i32

]]></Node>
<StgValue><ssdm name="tmp_14_0_2_2_mid2_v"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:33  %tmp_14_0_2_2_mid2 = zext i32 %tmp_14_0_2_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_2_2_mid2"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="17">
<![CDATA[
.preheader.preheader:35  %tmp_14_1_mid2 = zext i17 %tmp_14_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_mid2"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:136  %A_V_load_6 = load i8* %A_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_6"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:137  %OP1_V_0_2 = sext i8 %A_V_load_6 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_2"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:139  %B_6_V_load = load i8* %B_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_6_V_load"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:140  %OP2_V_0_2 = sext i8 %B_6_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_2"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:141  %p_Val2_1_0_2 = mul i12 %OP2_V_0_2, %OP1_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_0_2"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:143  %tmp_17_0_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_10, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_0_2"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:144  %p_Val2_2_0_2 = add i12 %tmp_17_0_2, %p_Val2_1_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_0_2"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:146  %A_V_load_7 = load i8* %A_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_7"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:147  %OP1_V_0_2_1 = sext i8 %A_V_load_7 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_1"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:149  %B_7_V_load = load i8* %B_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_7_V_load"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:150  %OP2_V_0_2_1 = sext i8 %B_7_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_2_1"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:151  %p_Val2_1_0_2_1 = mul i12 %OP2_V_0_2_1, %OP1_V_0_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_0_2_1"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:152  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_0_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:153  %tmp_17_0_2_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_11, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_0_2_1"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:154  %p_Val2_2_0_2_1 = add i12 %tmp_17_0_2_1, %p_Val2_1_0_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_0_2_1"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:155  %A_V_addr_8 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_0_2_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_8"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:156  %A_V_load_8 = load i8* %A_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_8"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:158  %B_8_V_addr = getelementptr [32 x i8]* %B_8_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_8_V_addr"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:159  %B_8_V_load = load i8* %B_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_8_V_load"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:162  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_0_2_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:165  %A_V_addr_9 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_9"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:166  %A_V_load_9 = load i8* %A_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_9"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:168  %B_9_V_addr = getelementptr [32 x i8]* %B_9_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_9_V_addr"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:169  %B_9_V_load = load i8* %B_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_9_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="263" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:36  %tmp_14_1_0_1_mid2_v = add i17 %tmp_14_1_mid2_v, 1

]]></Node>
<StgValue><ssdm name="tmp_14_1_0_1_mid2_v"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="17">
<![CDATA[
.preheader.preheader:37  %tmp_14_1_0_1_mid2 = zext i17 %tmp_14_1_0_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_0_1_mid2"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:38  %tmp_14_1_0_2_mid2_v = add i17 %tmp_14_1_mid2_v, 2

]]></Node>
<StgValue><ssdm name="tmp_14_1_0_2_mid2_v"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="17">
<![CDATA[
.preheader.preheader:39  %tmp_14_1_0_2_mid2 = zext i17 %tmp_14_1_0_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_0_2_mid2"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:156  %A_V_load_8 = load i8* %A_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_8"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:157  %OP1_V_0_2_2 = sext i8 %A_V_load_8 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_2"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:159  %B_8_V_load = load i8* %B_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_8_V_load"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:160  %OP2_V_0_2_2 = sext i8 %B_8_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_2_2"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:161  %p_Val2_1_0_2_2 = mul i12 %OP2_V_0_2_2, %OP1_V_0_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_0_2_2"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:163  %tmp_17_0_2_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_12, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_0_2_2"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:164  %p_Val2_2_0_2_2 = add i12 %tmp_17_0_2_2, %p_Val2_1_0_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_0_2_2"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:166  %A_V_load_9 = load i8* %A_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_9"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:167  %OP1_V_1 = sext i8 %A_V_load_9 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:169  %B_9_V_load = load i8* %B_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_9_V_load"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:170  %OP2_V_1 = sext i8 %B_9_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:171  %p_Val2_1_1 = mul i12 %OP2_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_1"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:172  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_0_2_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:173  %tmp_17_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_13, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:174  %p_Val2_2_1 = add i12 %tmp_17_1, %p_Val2_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_1"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:175  %A_V_addr_10 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_1_0_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_10"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:176  %A_V_load_10 = load i8* %A_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_10"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:178  %B_10_V_addr = getelementptr [32 x i8]* %B_10_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_10_V_addr"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:179  %B_10_V_load = load i8* %B_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_10_V_load"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:182  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:185  %A_V_addr_11 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_1_0_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_11"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:186  %A_V_load_11 = load i8* %A_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_11"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:188  %B_11_V_addr = getelementptr [32 x i8]* %B_11_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_11_V_addr"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:189  %B_11_V_load = load i8* %B_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_11_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="17">
<![CDATA[
.preheader.preheader:41  %tmp_14_1_1_mid2 = zext i17 %tmp_14_1_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_mid2"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:42  %tmp_14_1_1_1_mid2_v = add i17 %tmp_14_1_1_mid2_v, 1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_1_mid2_v"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="17">
<![CDATA[
.preheader.preheader:43  %tmp_14_1_1_1_mid2 = zext i17 %tmp_14_1_1_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_1_mid2"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:176  %A_V_load_10 = load i8* %A_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_10"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:177  %OP1_V_1_0_1 = sext i8 %A_V_load_10 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_1"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:179  %B_10_V_load = load i8* %B_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_10_V_load"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:180  %OP2_V_1_0_1 = sext i8 %B_10_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_1"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:181  %p_Val2_1_1_0_1 = mul i12 %OP2_V_1_0_1, %OP1_V_1_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_1_0_1"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:183  %tmp_17_1_0_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_14, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_1_0_1"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:184  %p_Val2_2_1_0_1 = add i12 %tmp_17_1_0_1, %p_Val2_1_1_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_1_0_1"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:186  %A_V_load_11 = load i8* %A_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_11"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:187  %OP1_V_1_0_2 = sext i8 %A_V_load_11 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_2"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:189  %B_11_V_load = load i8* %B_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_11_V_load"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:190  %OP2_V_1_0_2 = sext i8 %B_11_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_2"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:191  %p_Val2_1_1_0_2 = mul i12 %OP2_V_1_0_2, %OP1_V_1_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_1_0_2"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:192  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_1_0_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:193  %tmp_17_1_0_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_15, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_1_0_2"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:194  %p_Val2_2_1_0_2 = add i12 %tmp_17_1_0_2, %p_Val2_1_1_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_1_0_2"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:195  %A_V_addr_12 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_1_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_12"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:196  %A_V_load_12 = load i8* %A_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_12"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:198  %B_12_V_addr = getelementptr [32 x i8]* %B_12_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_12_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:199  %B_12_V_load = load i8* %B_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_12_V_load"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:202  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_1_0_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:205  %A_V_addr_13 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_1_1_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_13"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:206  %A_V_load_13 = load i8* %A_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_13"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:208  %B_13_V_addr = getelementptr [32 x i8]* %B_13_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_13_V_addr"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:209  %B_13_V_load = load i8* %B_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_13_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="318" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:44  %tmp_14_1_1_2_mid2_v = add i17 %tmp_14_1_1_mid2_v, 2

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_2_mid2_v"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="17">
<![CDATA[
.preheader.preheader:45  %tmp_14_1_1_2_mid2 = zext i17 %tmp_14_1_1_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_2_mid2"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="17">
<![CDATA[
.preheader.preheader:47  %tmp_14_1_2_mid2 = zext i17 %tmp_14_1_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_2_mid2"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:196  %A_V_load_12 = load i8* %A_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_12"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:197  %OP1_V_1_1 = sext i8 %A_V_load_12 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1_1"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:199  %B_12_V_load = load i8* %B_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_12_V_load"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:200  %OP2_V_1_1 = sext i8 %B_12_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_1_1"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:201  %p_Val2_1_1_1 = mul i12 %OP2_V_1_1, %OP1_V_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_1_1"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:203  %tmp_17_1_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_16, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_1_1"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:204  %p_Val2_2_1_1 = add i12 %tmp_17_1_1, %p_Val2_1_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_1_1"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:206  %A_V_load_13 = load i8* %A_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_13"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:207  %OP1_V_1_1_1 = sext i8 %A_V_load_13 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_1"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:209  %B_13_V_load = load i8* %B_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_13_V_load"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:210  %OP2_V_1_1_1 = sext i8 %B_13_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_1"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:211  %p_Val2_1_1_1_1 = mul i12 %OP2_V_1_1_1, %OP1_V_1_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_1_1_1"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:212  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_1_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:213  %tmp_17_1_1_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_17, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_1_1_1"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:214  %p_Val2_2_1_1_1 = add i12 %tmp_17_1_1_1, %p_Val2_1_1_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_1_1_1"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:215  %A_V_addr_14 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_1_1_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_14"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:216  %A_V_load_14 = load i8* %A_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_14"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:218  %B_14_V_addr = getelementptr [32 x i8]* %B_14_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_14_V_addr"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:219  %B_14_V_load = load i8* %B_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_14_V_load"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:222  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_1_1_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:225  %A_V_addr_15 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_1_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_15"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:226  %A_V_load_15 = load i8* %A_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_15"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:228  %B_15_V_addr = getelementptr [32 x i8]* %B_15_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_15_V_addr"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:229  %B_15_V_load = load i8* %B_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_15_V_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="345" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:48  %tmp_14_1_2_1_mid2_v = add i17 %tmp_14_1_2_mid2_v, 1

]]></Node>
<StgValue><ssdm name="tmp_14_1_2_1_mid2_v"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="17">
<![CDATA[
.preheader.preheader:49  %tmp_14_1_2_1_mid2 = zext i17 %tmp_14_1_2_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_2_1_mid2"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:50  %tmp_14_1_2_2_mid2_v = add i17 %tmp_14_1_2_mid2_v, 2

]]></Node>
<StgValue><ssdm name="tmp_14_1_2_2_mid2_v"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="17">
<![CDATA[
.preheader.preheader:51  %tmp_14_1_2_2_mid2 = zext i17 %tmp_14_1_2_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_2_2_mid2"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:216  %A_V_load_14 = load i8* %A_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_14"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:217  %OP1_V_1_1_2 = sext i8 %A_V_load_14 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_2"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:219  %B_14_V_load = load i8* %B_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_14_V_load"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:220  %OP2_V_1_1_2 = sext i8 %B_14_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_2"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:221  %p_Val2_1_1_1_2 = mul i12 %OP2_V_1_1_2, %OP1_V_1_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_1_1_2"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:223  %tmp_17_1_1_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_18, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_1_1_2"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:224  %p_Val2_2_1_1_2 = add i12 %tmp_17_1_1_2, %p_Val2_1_1_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_1_1_2"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:226  %A_V_load_15 = load i8* %A_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_15"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:227  %OP1_V_1_2 = sext i8 %A_V_load_15 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1_2"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:229  %B_15_V_load = load i8* %B_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_15_V_load"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:230  %OP2_V_1_2 = sext i8 %B_15_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_1_2"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:231  %p_Val2_1_1_2 = mul i12 %OP2_V_1_2, %OP1_V_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_1_2"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:232  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_1_1_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:233  %tmp_17_1_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_19, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_1_2"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:234  %p_Val2_2_1_2 = add i12 %tmp_17_1_2, %p_Val2_1_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_1_2"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:235  %A_V_addr_16 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_1_2_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_16"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:236  %A_V_load_16 = load i8* %A_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_16"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:238  %B_16_V_addr = getelementptr [32 x i8]* %B_16_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_16_V_addr"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:239  %B_16_V_load = load i8* %B_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_16_V_load"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:242  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_1_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:245  %A_V_addr_17 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_1_2_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_17"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:246  %A_V_load_17 = load i8* %A_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_17"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:248  %B_17_V_addr = getelementptr [32 x i8]* %B_17_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_17_V_addr"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:249  %B_17_V_load = load i8* %B_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_17_V_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader:52  %tmp_14_2_mid2_v_v = zext i8 %shift_y_cast6_mid2_v to i18

]]></Node>
<StgValue><ssdm name="tmp_14_2_mid2_v_v"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:53  %tmp_14_2_mid2_v = add i18 %tmp_10_2, %tmp_14_2_mid2_v_v

]]></Node>
<StgValue><ssdm name="tmp_14_2_mid2_v"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader:54  %tmp_14_2_mid2 = zext i18 %tmp_14_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_mid2"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:55  %tmp_14_2_0_1_mid2_v = add i18 %tmp_14_2_mid2_v, 1

]]></Node>
<StgValue><ssdm name="tmp_14_2_0_1_mid2_v"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader:56  %tmp_14_2_0_1_mid2 = zext i18 %tmp_14_2_0_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_0_1_mid2"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:59  %tmp_14_2_1_mid2_v = add i18 %tmp_10_2_1, %tmp_14_2_mid2_v_v

]]></Node>
<StgValue><ssdm name="tmp_14_2_1_mid2_v"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:65  %tmp_14_2_2_mid2_v = add i18 %tmp_10_2_2, %tmp_14_2_mid2_v_v

]]></Node>
<StgValue><ssdm name="tmp_14_2_2_mid2_v"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:236  %A_V_load_16 = load i8* %A_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_16"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:237  %OP1_V_1_2_1 = sext i8 %A_V_load_16 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_1"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:239  %B_16_V_load = load i8* %B_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_16_V_load"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:240  %OP2_V_1_2_1 = sext i8 %B_16_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_1_2_1"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:241  %p_Val2_1_1_2_1 = mul i12 %OP2_V_1_2_1, %OP1_V_1_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_1_2_1"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:243  %tmp_17_1_2_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_20, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_1_2_1"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:244  %p_Val2_2_1_2_1 = add i12 %tmp_17_1_2_1, %p_Val2_1_1_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_1_2_1"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:246  %A_V_load_17 = load i8* %A_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_17"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:247  %OP1_V_1_2_2 = sext i8 %A_V_load_17 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_2"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:249  %B_17_V_load = load i8* %B_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_17_V_load"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:250  %OP2_V_1_2_2 = sext i8 %B_17_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_1_2_2"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:251  %p_Val2_1_1_2_2 = mul i12 %OP2_V_1_2_2, %OP1_V_1_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_1_2_2"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:252  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_1_2_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:253  %tmp_17_1_2_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_21, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_1_2_2"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:254  %p_Val2_2_1_2_2 = add i12 %tmp_17_1_2_2, %p_Val2_1_1_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_1_2_2"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:255  %A_V_addr_18 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_18"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:256  %A_V_load_18 = load i8* %A_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_18"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:258  %B_18_V_addr = getelementptr [32 x i8]* %B_18_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_18_V_addr"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:259  %B_18_V_load = load i8* %B_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_18_V_load"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:262  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_1_2_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:265  %A_V_addr_19 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_2_0_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_19"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:266  %A_V_load_19 = load i8* %A_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_19"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:268  %B_19_V_addr = getelementptr [32 x i8]* %B_19_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_19_V_addr"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:269  %B_19_V_load = load i8* %B_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_19_V_load"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:278  %B_20_V_addr = getelementptr [32 x i8]* %B_20_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_20_V_addr"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:279  %B_20_V_load = load i8* %B_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_20_V_load"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:288  %B_21_V_addr = getelementptr [32 x i8]* %B_21_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_21_V_addr"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:289  %B_21_V_load = load i8* %B_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_21_V_load"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:298  %B_22_V_addr = getelementptr [32 x i8]* %B_22_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_22_V_addr"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:299  %B_22_V_load = load i8* %B_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_22_V_load"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:308  %B_23_V_addr = getelementptr [32 x i8]* %B_23_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_23_V_addr"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:309  %B_23_V_load = load i8* %B_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_23_V_load"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:318  %B_24_V_addr = getelementptr [32 x i8]* %B_24_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_24_V_addr"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:319  %B_24_V_load = load i8* %B_24_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_24_V_load"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:328  %B_25_V_addr = getelementptr [32 x i8]* %B_25_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_25_V_addr"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:329  %B_25_V_load = load i8* %B_25_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_25_V_load"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:338  %B_26_V_addr = getelementptr [32 x i8]* %B_26_V, i64 0, i64 %channel_out1

]]></Node>
<StgValue><ssdm name="B_26_V_addr"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:339  %B_26_V_load = load i8* %B_26_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_26_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="418" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:57  %tmp_14_2_0_2_mid2_v = add i18 %tmp_14_2_mid2_v, 2

]]></Node>
<StgValue><ssdm name="tmp_14_2_0_2_mid2_v"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader:58  %tmp_14_2_0_2_mid2 = zext i18 %tmp_14_2_0_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_0_2_mid2"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader:60  %tmp_14_2_1_mid2 = zext i18 %tmp_14_2_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_1_mid2"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:256  %A_V_load_18 = load i8* %A_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_18"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:257  %OP1_V_2 = sext i8 %A_V_load_18 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:259  %B_18_V_load = load i8* %B_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_18_V_load"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:260  %OP2_V_2 = sext i8 %B_18_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:261  %p_Val2_1_2 = mul i12 %OP2_V_2, %OP1_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_2"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:263  %tmp_17_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_22, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:264  %p_Val2_2_2 = add i12 %tmp_17_2, %p_Val2_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_2"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:266  %A_V_load_19 = load i8* %A_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_19"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:267  %OP1_V_2_0_1 = sext i8 %A_V_load_19 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2_0_1"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:269  %B_19_V_load = load i8* %B_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_19_V_load"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:270  %OP2_V_2_0_1 = sext i8 %B_19_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_2_0_1"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:271  %p_Val2_1_2_0_1 = mul i12 %OP2_V_2_0_1, %OP1_V_2_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_2_0_1"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:272  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:273  %tmp_17_2_0_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_23, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_2_0_1"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:274  %p_Val2_2_2_0_1 = add i12 %tmp_17_2_0_1, %p_Val2_1_2_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_2_0_1"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:275  %A_V_addr_20 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_2_0_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_20"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:276  %A_V_load_20 = load i8* %A_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_20"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:279  %B_20_V_load = load i8* %B_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_20_V_load"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:282  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_2_0_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:285  %A_V_addr_21 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_2_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_21"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:286  %A_V_load_21 = load i8* %A_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_21"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:289  %B_21_V_load = load i8* %B_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_21_V_load"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:299  %B_22_V_load = load i8* %B_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_22_V_load"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:309  %B_23_V_load = load i8* %B_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_23_V_load"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:319  %B_24_V_load = load i8* %B_24_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_24_V_load"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:329  %B_25_V_load = load i8* %B_25_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_25_V_load"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:339  %B_26_V_load = load i8* %B_26_V_addr, align 1

]]></Node>
<StgValue><ssdm name="B_26_V_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="448" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:61  %tmp_14_2_1_1_mid2_v = add i18 %tmp_14_2_1_mid2_v, 1

]]></Node>
<StgValue><ssdm name="tmp_14_2_1_1_mid2_v"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader:62  %tmp_14_2_1_1_mid2 = zext i18 %tmp_14_2_1_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_1_1_mid2"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:63  %tmp_14_2_1_2_mid2_v = add i18 %tmp_14_2_1_mid2_v, 2

]]></Node>
<StgValue><ssdm name="tmp_14_2_1_2_mid2_v"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader:64  %tmp_14_2_1_2_mid2 = zext i18 %tmp_14_2_1_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_1_2_mid2"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:276  %A_V_load_20 = load i8* %A_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_20"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:277  %OP1_V_2_0_2 = sext i8 %A_V_load_20 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2_0_2"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:280  %OP2_V_2_0_2 = sext i8 %B_20_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_2_0_2"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:281  %p_Val2_1_2_0_2 = mul i12 %OP2_V_2_0_2, %OP1_V_2_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_2_0_2"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:283  %tmp_17_2_0_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_24, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_2_0_2"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:284  %p_Val2_2_2_0_2 = add i12 %tmp_17_2_0_2, %p_Val2_1_2_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_2_0_2"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:286  %A_V_load_21 = load i8* %A_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_21"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:287  %OP1_V_2_1 = sext i8 %A_V_load_21 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2_1"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:290  %OP2_V_2_1 = sext i8 %B_21_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_2_1"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:291  %p_Val2_1_2_1 = mul i12 %OP2_V_2_1, %OP1_V_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_2_1"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:292  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_2_0_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:293  %tmp_17_2_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_25, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_2_1"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:294  %p_Val2_2_2_1 = add i12 %tmp_17_2_1, %p_Val2_1_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_2_1"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:295  %A_V_addr_22 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_2_1_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_22"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:296  %A_V_load_22 = load i8* %A_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_22"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:302  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_2_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:305  %A_V_addr_23 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_2_1_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_23"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:306  %A_V_load_23 = load i8* %A_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="470" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader:66  %tmp_14_2_2_mid2 = zext i18 %tmp_14_2_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_2_mid2"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:67  %tmp_14_2_2_1_mid2_v = add i18 %tmp_14_2_2_mid2_v, 1

]]></Node>
<StgValue><ssdm name="tmp_14_2_2_1_mid2_v"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader:68  %tmp_14_2_2_1_mid2 = zext i18 %tmp_14_2_2_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_2_1_mid2"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:296  %A_V_load_22 = load i8* %A_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_22"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:297  %OP1_V_2_1_1 = sext i8 %A_V_load_22 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_1"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:300  %OP2_V_2_1_1 = sext i8 %B_22_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_2_1_1"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:301  %p_Val2_1_2_1_1 = mul i12 %OP2_V_2_1_1, %OP1_V_2_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_2_1_1"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:303  %tmp_17_2_1_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_26, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_2_1_1"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:304  %p_Val2_2_2_1_1 = add i12 %tmp_17_2_1_1, %p_Val2_1_2_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_2_1_1"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:306  %A_V_load_23 = load i8* %A_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_23"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:307  %OP1_V_2_1_2 = sext i8 %A_V_load_23 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_2"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:310  %OP2_V_2_1_2 = sext i8 %B_23_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_2_1_2"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:311  %p_Val2_1_2_1_2 = mul i12 %OP2_V_2_1_2, %OP1_V_2_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_2_1_2"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:312  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_2_1_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:313  %tmp_17_2_1_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_27, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_2_1_2"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:314  %p_Val2_2_2_1_2 = add i12 %tmp_17_2_1_2, %p_Val2_1_2_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_2_1_2"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:315  %A_V_addr_24 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_2_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_24"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:316  %A_V_load_24 = load i8* %A_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_24"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:322  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_2_1_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:325  %A_V_addr_25 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_2_2_1_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_25"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:326  %A_V_load_25 = load i8* %A_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="491" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:69  %tmp_14_2_2_2_mid2_v = add i18 %tmp_14_2_2_mid2_v, 2

]]></Node>
<StgValue><ssdm name="tmp_14_2_2_2_mid2_v"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader:70  %tmp_14_2_2_2_mid2 = zext i18 %tmp_14_2_2_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_2_2_mid2"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:316  %A_V_load_24 = load i8* %A_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_24"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:317  %OP1_V_2_2 = sext i8 %A_V_load_24 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2_2"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:320  %OP2_V_2_2 = sext i8 %B_24_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_2_2"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:321  %p_Val2_1_2_2 = mul i12 %OP2_V_2_2, %OP1_V_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_2_2"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:323  %tmp_17_2_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_28, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_2_2"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:324  %p_Val2_2_2_2 = add i12 %tmp_17_2_2, %p_Val2_1_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_2_2"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:326  %A_V_load_25 = load i8* %A_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_25"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:327  %OP1_V_2_2_1 = sext i8 %A_V_load_25 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_1"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:330  %OP2_V_2_2_1 = sext i8 %B_25_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_2_2_1"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:331  %p_Val2_1_2_2_1 = mul i12 %OP2_V_2_2_1, %OP1_V_2_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_2_2_1"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:332  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_2_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:333  %tmp_17_2_2_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_29, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_2_2_1"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:334  %p_Val2_2_2_2_1 = add i12 %tmp_17_2_2_1, %p_Val2_1_2_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_2_2_1"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:335  %A_V_addr_26 = getelementptr [150528 x i8]* %A_V, i64 0, i64 %tmp_14_2_2_2_mid2

]]></Node>
<StgValue><ssdm name="A_V_addr_26"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:336  %A_V_load_26 = load i8* %A_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_26"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:342  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_2_2_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="509" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7104, i64 7104, i64 7104)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:72  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str514)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:73  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="18">
<![CDATA[
.preheader.preheader:336  %A_V_load_26 = load i8* %A_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="A_V_load_26"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:337  %OP1_V_2_2_2 = sext i8 %A_V_load_26 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_2"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:340  %OP2_V_2_2_2 = sext i8 %B_26_V_load to i12

]]></Node>
<StgValue><ssdm name="OP2_V_2_2_2"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:341  %p_Val2_1_2_2_2 = mul i12 %OP2_V_2_2_2, %OP1_V_2_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_2_2_2"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:343  %tmp_17_2_2_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_30, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17_2_2_2"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:344  %p_Val2_2_2_2_2 = add i12 %tmp_17_2_2_2, %p_Val2_1_2_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_2_2_2"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:345  %result_V_2_2_2 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_Val2_2_2_2_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="result_V_2_2_2"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="21">
<![CDATA[
.preheader.preheader:346  %tmp_7 = zext i21 %output_coords to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:347  %C_V_addr = getelementptr [1577088 x i8]* %C_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="C_V_addr"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
.preheader.preheader:348  store i8 %result_V_2_2_2, i8* %C_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:349  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str514, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:351  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="524" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
