Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2804e47b40214777b7a30b21da180940 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Top_Level_Datapath_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Top_Level_Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Top_Level_Datapath_tb_time_impl.sdf", for root module "Top_Level_Datapath_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Top_Level_Datapath_tb_time_impl.sdf", for root module "Top_Level_Datapath_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.ALU32Bit
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.ProgramCounter
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD56
Compiling module xil_defaultlib.RAM32M_HD57
Compiling module xil_defaultlib.RAM32M_HD58
Compiling module xil_defaultlib.RAM32M_HD59
Compiling module xil_defaultlib.RAM32M_HD60
Compiling module xil_defaultlib.RAM32M_HD61
Compiling module xil_defaultlib.RAM32M_HD62
Compiling module xil_defaultlib.RAM32M_HD63
Compiling module xil_defaultlib.RAM32M_HD64
Compiling module xil_defaultlib.RAM32M_HD65
Compiling module xil_defaultlib.RAM32M_HD66
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top_Level_Datapath
Compiling architecture behavioral of entity xil_defaultlib.top_level_datapath_tb
Built simulation snapshot Top_Level_Datapath_tb_time_impl
