%TF.GenerationSoftware,KiCad,Pcbnew,9.0.6*%
%TF.CreationDate,2025-11-27T22:05:18-05:00*%
%TF.ProjectId,vga_video_card,7667615f-7669-4646-956f-5f636172642e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.6) date 2025-11-27 22:05:18*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.440000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12RoundRect,0.250000X0.550000X-0.550000X0.550000X0.550000X-0.550000X0.550000X-0.550000X-0.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13RoundRect,0.250000X-0.550000X-0.550000X0.550000X-0.550000X0.550000X0.550000X-0.550000X0.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17RoundRect,0.250000X-0.450000X0.450000X-0.450000X-0.450000X0.450000X-0.450000X0.450000X0.450000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,1.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19C,4.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20C,2.000000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD21C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD22C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,R13,2*%
%TO.N,+5V*%
X137160000Y-187960000D03*
%TO.P,R13,1*%
%TO.N,/RAM_module/ext_graphics_source/data_ser*%
X137160000Y-195580000D03*
%TD*%
%TO.P,R10,2*%
%TO.N,+5V*%
X133350000Y-177800000D03*
%TO.P,R10,1*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X133350000Y-185420000D03*
%TD*%
%TO.P,R11,2*%
%TO.N,+5V*%
X137160000Y-177800000D03*
%TO.P,R11,1*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X137160000Y-185420000D03*
%TD*%
%TO.P,R12,2*%
%TO.N,+5V*%
X133350000Y-187960000D03*
%TO.P,R12,1*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X133350000Y-195580000D03*
%TD*%
%TO.P,R16,2*%
%TO.N,GND*%
X130810000Y-22860000D03*
%TO.P,R16,1*%
%TO.N,/VGA_R*%
X138430000Y-22860000D03*
%TD*%
D11*
%TO.P,RV3,3,3*%
%TO.N,unconnected-(RV3-Pad3)*%
X125730000Y-25400000D03*
%TO.P,RV3,2,2*%
%TO.N,Net-(RV3-Pad2)*%
X128270000Y-27940000D03*
%TO.P,RV3,1,1*%
%TO.N,/VGA_G*%
X125730000Y-30480000D03*
%TD*%
D10*
%TO.P,R18,2*%
%TO.N,GND*%
X130810000Y-33020000D03*
%TO.P,R18,1*%
%TO.N,/VGA_B*%
X138430000Y-33020000D03*
%TD*%
D11*
%TO.P,RV2,3,3*%
%TO.N,unconnected-(RV2-Pad3)*%
X125730000Y-17780000D03*
%TO.P,RV2,2,2*%
%TO.N,Net-(RV2-Pad2)*%
X128270000Y-20320000D03*
%TO.P,RV2,1,1*%
%TO.N,/VGA_R*%
X125730000Y-22860000D03*
%TD*%
D10*
%TO.P,R17,2*%
%TO.N,GND*%
X130810000Y-27940000D03*
%TO.P,R17,1*%
%TO.N,/VGA_G*%
X138430000Y-27940000D03*
%TD*%
D11*
%TO.P,RV4,3,3*%
%TO.N,unconnected-(RV4-Pad3)*%
X125730000Y-33020000D03*
%TO.P,RV4,2,2*%
%TO.N,Net-(RV4-Pad2)*%
X128270000Y-35560000D03*
%TO.P,RV4,1,1*%
%TO.N,/VGA_B*%
X125730000Y-38100000D03*
%TD*%
D10*
%TO.P,U29,16,VCC*%
%TO.N,+5V*%
X99060000Y-41910000D03*
%TO.P,U29,15,OEb*%
%TO.N,GND*%
X101600000Y-41910000D03*
%TO.P,U29,14,A0*%
%TO.N,/RAM_module/r_j_addr0*%
X104140000Y-41910000D03*
%TO.P,U29,13,I3b*%
%TO.N,+5V*%
X106680000Y-41910000D03*
%TO.P,U29,12,I2b*%
X109220000Y-41910000D03*
%TO.P,U29,11,I1b*%
%TO.N,GND*%
X111760000Y-41910000D03*
%TO.P,U29,10,I0b*%
%TO.N,+5V*%
X114300000Y-41910000D03*
%TO.P,U29,9,Zb*%
%TO.N,/RAM1_~{WE}*%
X116840000Y-41910000D03*
%TO.P,U29,8,GND*%
%TO.N,GND*%
X116840000Y-49530000D03*
%TO.P,U29,7,Za*%
%TO.N,/RAM1_~{CE}*%
X114300000Y-49530000D03*
%TO.P,U29,6,I0a*%
%TO.N,+5V*%
X111760000Y-49530000D03*
%TO.P,U29,5,I1a*%
%TO.N,GND*%
X109220000Y-49530000D03*
%TO.P,U29,4,I2a*%
X106680000Y-49530000D03*
%TO.P,U29,3,I3a*%
X104140000Y-49530000D03*
%TO.P,U29,2,A1*%
%TO.N,/RAM_module/RAM_bus_mux/w_j_addr0*%
X101600000Y-49530000D03*
D12*
%TO.P,U29,1,OEa*%
%TO.N,GND*%
X99060000Y-49530000D03*
%TD*%
D13*
%TO.P,U34,1,QB*%
%TO.N,/RAM_module/RAM_bus_mux/w_data1*%
X118110000Y-165100000D03*
D10*
%TO.P,U34,2,QC*%
%TO.N,/RAM_module/RAM_bus_mux/w_data2*%
X118110000Y-167640000D03*
%TO.P,U34,3,QD*%
%TO.N,/RAM_module/RAM_bus_mux/w_data3*%
X118110000Y-170180000D03*
%TO.P,U34,4,QE*%
%TO.N,/RAM_module/RAM_bus_mux/w_data4*%
X118110000Y-172720000D03*
%TO.P,U34,5,QF*%
%TO.N,/RAM_module/RAM_bus_mux/w_data5*%
X118110000Y-175260000D03*
%TO.P,U34,6,QG*%
%TO.N,/RAM_module/RAM_bus_mux/w_data6*%
X118110000Y-177800000D03*
%TO.P,U34,7,QH*%
%TO.N,/RAM_module/RAM_bus_mux/w_data7*%
X118110000Y-180340000D03*
%TO.P,U34,8,GND*%
%TO.N,GND*%
X118110000Y-182880000D03*
%TO.P,U34,9,QH'*%
%TO.N,unconnected-(U34-QH&apos;-Pad9)*%
X125730000Y-182880000D03*
%TO.P,U34,10,~{SRCLR}*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X125730000Y-180340000D03*
%TO.P,U34,11,SRCLK*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X125730000Y-177800000D03*
%TO.P,U34,12,RCLK*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X125730000Y-175260000D03*
%TO.P,U34,13,~{OE}*%
%TO.N,GND*%
X125730000Y-172720000D03*
%TO.P,U34,14,SER*%
%TO.N,/RAM_module/ext_graphics_source/data_ser*%
X125730000Y-170180000D03*
%TO.P,U34,15,QA*%
%TO.N,/RAM_module/RAM_bus_mux/w_data0*%
X125730000Y-167640000D03*
%TO.P,U34,16,VCC*%
%TO.N,+5V*%
X125730000Y-165100000D03*
%TD*%
%TO.P,R7,1*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X114300000Y-172720000D03*
%TO.P,R7,2*%
%TO.N,+5V*%
X114300000Y-165100000D03*
%TD*%
D13*
%TO.P,U40,1,~{R}*%
%TO.N,/writing_RAM*%
X132080000Y-154940000D03*
D10*
%TO.P,U40,2,D*%
%TO.N,+5V*%
X132080000Y-157480000D03*
%TO.P,U40,3,C*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X132080000Y-160020000D03*
%TO.P,U40,4,~{S}*%
%TO.N,+5V*%
X132080000Y-162560000D03*
%TO.P,U40,5,Q*%
%TO.N,/RAM_module/await_upd*%
X132080000Y-165100000D03*
%TO.P,U40,6,~{Q}*%
%TO.N,unconnected-(U40A-~{Q}-Pad6)*%
X132080000Y-167640000D03*
%TO.P,U40,7,GND*%
%TO.N,GND*%
X132080000Y-170180000D03*
%TO.P,U40,8,~{Q}*%
%TO.N,unconnected-(U40B-~{Q}-Pad8)*%
X139700000Y-170180000D03*
%TO.P,U40,9,Q*%
%TO.N,unconnected-(U40B-Q-Pad9)*%
X139700000Y-167640000D03*
%TO.P,U40,10,~{S}*%
%TO.N,unconnected-(U40B-~{S}-Pad10)*%
X139700000Y-165100000D03*
%TO.P,U40,11,C*%
%TO.N,unconnected-(U40B-C-Pad11)*%
X139700000Y-162560000D03*
%TO.P,U40,12,D*%
%TO.N,unconnected-(U40B-D-Pad12)*%
X139700000Y-160020000D03*
%TO.P,U40,13,~{R}*%
%TO.N,unconnected-(U40B-~{R}-Pad13)*%
X139700000Y-157480000D03*
%TO.P,U40,14,VCC*%
%TO.N,+5V*%
X139700000Y-154940000D03*
%TD*%
D13*
%TO.P,U36,1*%
%TO.N,/int_brightness*%
X123190000Y-83820000D03*
D10*
%TO.P,U36,2,-*%
%TO.N,Net-(U36A--)*%
X123190000Y-86360000D03*
%TO.P,U36,3,+*%
%TO.N,Net-(U35-I_OUT1)*%
X123190000Y-88900000D03*
%TO.P,U36,4,V-*%
%TO.N,GND*%
X123190000Y-91440000D03*
%TO.P,U36,5,+*%
%TO.N,unconnected-(U36B-+-Pad5)*%
X130810000Y-91440000D03*
%TO.P,U36,6,-*%
%TO.N,unconnected-(U36B---Pad6)*%
X130810000Y-88900000D03*
%TO.P,U36,7*%
%TO.N,unconnected-(U36-Pad7)*%
X130810000Y-86360000D03*
%TO.P,U36,8,V+*%
%TO.N,+5V*%
X130810000Y-83820000D03*
%TD*%
D13*
%TO.P,U33,1,QB*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr1*%
X97790000Y-165100000D03*
D10*
%TO.P,U33,2,QC*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr2*%
X97790000Y-167640000D03*
%TO.P,U33,3,QD*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr3*%
X97790000Y-170180000D03*
%TO.P,U33,4,QE*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr4*%
X97790000Y-172720000D03*
%TO.P,U33,5,QF*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr5*%
X97790000Y-175260000D03*
%TO.P,U33,6,QG*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr6*%
X97790000Y-177800000D03*
%TO.P,U33,7,QH*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr7*%
X97790000Y-180340000D03*
%TO.P,U33,8,GND*%
%TO.N,GND*%
X97790000Y-182880000D03*
%TO.P,U33,9,QH'*%
%TO.N,unconnected-(U33-QH&apos;-Pad9)*%
X105410000Y-182880000D03*
%TO.P,U33,10,~{SRCLR}*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X105410000Y-180340000D03*
%TO.P,U33,11,SRCLK*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X105410000Y-177800000D03*
%TO.P,U33,12,RCLK*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X105410000Y-175260000D03*
%TO.P,U33,13,~{OE}*%
%TO.N,GND*%
X105410000Y-172720000D03*
%TO.P,U33,14,SER*%
%TO.N,/RAM_module/ext_graphics_source/i_addr_ser*%
X105410000Y-170180000D03*
%TO.P,U33,15,QA*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr0*%
X105410000Y-167640000D03*
%TO.P,U33,16,VCC*%
%TO.N,+5V*%
X105410000Y-165100000D03*
%TD*%
%TO.P,R14,1*%
%TO.N,Net-(U35-I_OUT1)*%
X123190000Y-99060000D03*
%TO.P,R14,2*%
%TO.N,GND*%
X130810000Y-99060000D03*
%TD*%
D12*
%TO.P,U28,1,OEa*%
%TO.N,GND*%
X74930000Y-49530000D03*
D10*
%TO.P,U28,2,A1*%
%TO.N,/RAM_module/RAM_bus_mux/w_j_addr0*%
X77470000Y-49530000D03*
%TO.P,U28,3,I3a*%
%TO.N,+5V*%
X80010000Y-49530000D03*
%TO.P,U28,4,I2a*%
%TO.N,GND*%
X82550000Y-49530000D03*
%TO.P,U28,5,I1a*%
X85090000Y-49530000D03*
%TO.P,U28,6,I0a*%
X87630000Y-49530000D03*
%TO.P,U28,7,Za*%
%TO.N,/RAM0_~{CE}*%
X90170000Y-49530000D03*
%TO.P,U28,8,GND*%
%TO.N,GND*%
X92710000Y-49530000D03*
%TO.P,U28,9,Zb*%
%TO.N,/RAM0_~{WE}*%
X92710000Y-41910000D03*
%TO.P,U28,10,I0b*%
%TO.N,+5V*%
X90170000Y-41910000D03*
%TO.P,U28,11,I1b*%
X87630000Y-41910000D03*
%TO.P,U28,12,I2b*%
%TO.N,GND*%
X85090000Y-41910000D03*
%TO.P,U28,13,I3b*%
%TO.N,+5V*%
X82550000Y-41910000D03*
%TO.P,U28,14,A0*%
%TO.N,/RAM_module/r_j_addr0*%
X80010000Y-41910000D03*
%TO.P,U28,15,OEb*%
%TO.N,GND*%
X77470000Y-41910000D03*
%TO.P,U28,16,VCC*%
%TO.N,+5V*%
X74930000Y-41910000D03*
%TD*%
D13*
%TO.P,U1,1,~{MR}*%
%TO.N,/horizontal_counter/~{rst}*%
X20320000Y-41910000D03*
D10*
%TO.P,U1,2,CP*%
%TO.N,/horizontal_counter/CLK*%
X20320000Y-44450000D03*
%TO.P,U1,3,D0*%
%TO.N,GND*%
X20320000Y-46990000D03*
%TO.P,U1,4,D1*%
X20320000Y-49530000D03*
%TO.P,U1,5,D2*%
X20320000Y-52070000D03*
%TO.P,U1,6,D3*%
X20320000Y-54610000D03*
%TO.P,U1,7,CEP*%
%TO.N,+5V*%
X20320000Y-57150000D03*
%TO.P,U1,8,GND*%
%TO.N,GND*%
X20320000Y-59690000D03*
%TO.P,U1,9,~{PE}*%
X27940000Y-59690000D03*
%TO.P,U1,10,CET*%
%TO.N,+5V*%
X27940000Y-57150000D03*
%TO.P,U1,11,Q3*%
%TO.N,/horizontal_counter/bit_3*%
X27940000Y-54610000D03*
%TO.P,U1,12,Q2*%
%TO.N,/horizontal_counter/bit_2*%
X27940000Y-52070000D03*
%TO.P,U1,13,Q1*%
%TO.N,/horizontal_counter/bit_1*%
X27940000Y-49530000D03*
%TO.P,U1,14,Q0*%
%TO.N,/horizontal_counter/bit_0*%
X27940000Y-46990000D03*
%TO.P,U1,15,TC*%
%TO.N,Net-(U1-TC)*%
X27940000Y-44450000D03*
%TO.P,U1,16,VCC*%
%TO.N,+5V*%
X27940000Y-41910000D03*
%TD*%
%TO.P,R5,1*%
%TO.N,/RAM_module/ext_graphics_source/j_addr_ser*%
X93980000Y-182880000D03*
%TO.P,R5,2*%
%TO.N,+5V*%
X93980000Y-175260000D03*
%TD*%
D13*
%TO.P,U22,1*%
%TO.N,/vertical_counter/bit_0*%
X48260000Y-107950000D03*
D10*
%TO.P,U22,2*%
%TO.N,/vertical_counter/~{bit_1}*%
X48260000Y-110490000D03*
%TO.P,U22,3*%
%TO.N,/vertical_counter/bit_2*%
X48260000Y-113030000D03*
%TO.P,U22,4*%
%TO.N,/vertical_counter/bit_3*%
X48260000Y-115570000D03*
%TO.P,U22,5*%
%TO.N,/vertical_counter/bit_4*%
X48260000Y-118110000D03*
%TO.P,U22,6*%
%TO.N,/vertical_counter/~{bit_5}*%
X48260000Y-120650000D03*
%TO.P,U22,7*%
%TO.N,/vertical_counter/bit_6*%
X48260000Y-123190000D03*
%TO.P,U22,8,GND*%
%TO.N,GND*%
X48260000Y-125730000D03*
%TO.P,U22,9*%
%TO.N,Net-(U19-Pad9)*%
X55880000Y-125730000D03*
%TO.P,U22,10*%
%TO.N,/vertical_counter/~{bit_7}*%
X55880000Y-123190000D03*
%TO.P,U22,11*%
%TO.N,/vertical_counter/~{bit_8}*%
X55880000Y-120650000D03*
%TO.P,U22,12*%
%TO.N,/vertical_counter/bit_9*%
X55880000Y-118110000D03*
%TO.P,U22,13*%
%TO.N,+5V*%
X55880000Y-115570000D03*
%TO.P,U22,14*%
X55880000Y-113030000D03*
%TO.P,U22,15*%
X55880000Y-110490000D03*
%TO.P,U22,16,VCC*%
X55880000Y-107950000D03*
%TD*%
D14*
%TO.P,J4,1,Pin_1*%
%TO.N,Net-(J2-Pin_1)*%
X77470000Y-154940000D03*
D15*
%TO.P,J4,2,Pin_2*%
%TO.N,Net-(J2-Pin_2)*%
X80010000Y-154940000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,Net-(J2-Pin_3)*%
X82550000Y-154940000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,Net-(J2-Pin_4)*%
X85090000Y-154940000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,Net-(J2-Pin_5)*%
X87630000Y-154940000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,Net-(J2-Pin_6)*%
X90170000Y-154940000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,Net-(J2-Pin_7)*%
X92710000Y-154940000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,Net-(J2-Pin_8)*%
X95250000Y-154940000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,Net-(J2-Pin_9)*%
X97790000Y-154940000D03*
%TO.P,J4,10,Pin_10*%
%TO.N,Net-(J2-Pin_10)*%
X100330000Y-154940000D03*
%TO.P,J4,11,Pin_11*%
%TO.N,Net-(J2-Pin_11)*%
X102870000Y-154940000D03*
%TO.P,J4,12,Pin_12*%
%TO.N,Net-(J2-Pin_12)*%
X105410000Y-154940000D03*
%TO.P,J4,13,Pin_13*%
%TO.N,Net-(J2-Pin_13)*%
X107950000Y-154940000D03*
%TO.P,J4,14,Pin_14*%
%TO.N,Net-(J2-Pin_14)*%
X110490000Y-154940000D03*
%TO.P,J4,15,Pin_15*%
%TO.N,Net-(J2-Pin_15)*%
X113030000Y-154940000D03*
%TO.P,J4,16,Pin_16*%
%TO.N,Net-(J2-Pin_16)*%
X115570000Y-154940000D03*
%TO.P,J4,17,Pin_17*%
%TO.N,Net-(J2-Pin_17)*%
X118110000Y-154940000D03*
%TO.P,J4,18,Pin_18*%
%TO.N,Net-(J2-Pin_18)*%
X120650000Y-154940000D03*
%TO.P,J4,19,Pin_19*%
%TO.N,Net-(J2-Pin_19)*%
X123190000Y-154940000D03*
%TO.P,J4,20,Pin_20*%
%TO.N,+5V*%
X125730000Y-154940000D03*
%TD*%
D13*
%TO.P,U31,1,A5*%
%TO.N,/RAM_module/RAM1_a5*%
X93980000Y-58420000D03*
D10*
%TO.P,U31,2,A6*%
%TO.N,/RAM_module/RAM1_a6*%
X93980000Y-60960000D03*
%TO.P,U31,3,A7*%
%TO.N,/RAM_module/RAM1_a7*%
X93980000Y-63500000D03*
%TO.P,U31,4,A8*%
%TO.N,/RAM_module/RAM1_a8*%
X93980000Y-66040000D03*
%TO.P,U31,5,A9*%
%TO.N,/RAM_module/RAM1_a9*%
X93980000Y-68580000D03*
%TO.P,U31,6,A10*%
%TO.N,/RAM_module/RAM1_a10*%
X93980000Y-71120000D03*
%TO.P,U31,7,A11*%
%TO.N,/RAM_module/RAM1_a11*%
X93980000Y-73660000D03*
%TO.P,U31,8,A12*%
%TO.N,/RAM_module/RAM1_a12*%
X93980000Y-76200000D03*
%TO.P,U31,9,A13*%
%TO.N,/RAM_module/RAM1_a13*%
X93980000Y-78740000D03*
%TO.P,U31,10,A14*%
%TO.N,/RAM_module/RAM1_a14*%
X93980000Y-81280000D03*
%TO.P,U31,11,D0*%
%TO.N,/RAM_module/RAM1_d0*%
X93980000Y-83820000D03*
%TO.P,U31,12,D1*%
%TO.N,/RAM_module/RAM1_d1*%
X93980000Y-86360000D03*
%TO.P,U31,13,D2*%
%TO.N,/RAM_module/RAM1_d2*%
X93980000Y-88900000D03*
%TO.P,U31,14,GND*%
%TO.N,GND*%
X93980000Y-91440000D03*
%TO.P,U31,15,D3*%
%TO.N,/RAM_module/RAM1_d3*%
X101600000Y-91440000D03*
%TO.P,U31,16,D4*%
%TO.N,/RAM_module/RAM1_d4*%
X101600000Y-88900000D03*
%TO.P,U31,17,D5*%
%TO.N,/RAM_module/RAM1_d5*%
X101600000Y-86360000D03*
%TO.P,U31,18,D6*%
%TO.N,/RAM_module/RAM1_d6*%
X101600000Y-83820000D03*
%TO.P,U31,19,D7*%
%TO.N,/RAM_module/RAM1_d7*%
X101600000Y-81280000D03*
%TO.P,U31,20,~{CE}*%
%TO.N,/RAM1_~{CE}*%
X101600000Y-78740000D03*
%TO.P,U31,21,A0*%
%TO.N,/RAM_module/RAM1_a0*%
X101600000Y-76200000D03*
%TO.P,U31,22,~{OE}*%
%TO.N,/RAM1_~{CE}*%
X101600000Y-73660000D03*
%TO.P,U31,23,A1*%
%TO.N,/RAM_module/RAM1_a1*%
X101600000Y-71120000D03*
%TO.P,U31,24,A2*%
%TO.N,/RAM_module/RAM1_a2*%
X101600000Y-68580000D03*
%TO.P,U31,25,A3*%
%TO.N,/RAM_module/RAM1_a3*%
X101600000Y-66040000D03*
%TO.P,U31,26,A4*%
%TO.N,/RAM_module/RAM1_a4*%
X101600000Y-63500000D03*
%TO.P,U31,27,~{WE}*%
%TO.N,/RAM1_~{WE}*%
X101600000Y-60960000D03*
%TO.P,U31,28,VCC*%
%TO.N,+5V*%
X101600000Y-58420000D03*
%TD*%
D16*
%TO.P,Y1,1,EN*%
%TO.N,+5V*%
X21590000Y-20320000D03*
D10*
%TO.P,Y1,7,GND*%
%TO.N,GND*%
X21590000Y-35560000D03*
%TO.P,Y1,8,OUT*%
%TO.N,/horizontal_counter/CLK*%
X29210000Y-35560000D03*
%TO.P,Y1,14,Vcc*%
%TO.N,+5V*%
X29210000Y-20320000D03*
%TD*%
D13*
%TO.P,U54,1,Y1*%
%TO.N,/RAM_module/RAM0_d7*%
X109225000Y-78740000D03*
D10*
%TO.P,U54,2,Y0*%
%TO.N,/RAM_module/RAM1_d7*%
X109225000Y-81280000D03*
%TO.P,U54,3,Z1*%
%TO.N,unconnected-(U54-Z1-Pad3)*%
X109225000Y-83820000D03*
%TO.P,U54,4,Z*%
%TO.N,unconnected-(U54-Z-Pad4)*%
X109225000Y-86360000D03*
%TO.P,U54,5,Z0*%
%TO.N,unconnected-(U54-Z0-Pad5)*%
X109225000Y-88900000D03*
%TO.P,U54,6,Inh*%
%TO.N,GND*%
X109225000Y-91440000D03*
%TO.P,U54,7,VEE*%
X109225000Y-93980000D03*
%TO.P,U54,8,VSS*%
X109225000Y-96520000D03*
%TO.P,U54,9,C*%
%TO.N,/RAM_module/r_j_addr0*%
X116845000Y-96520000D03*
%TO.P,U54,10,B*%
X116845000Y-93980000D03*
%TO.P,U54,11,A*%
X116845000Y-91440000D03*
%TO.P,U54,12,X0*%
%TO.N,/RAM_module/RAM1_d6*%
X116845000Y-88900000D03*
%TO.P,U54,13,X1*%
%TO.N,/RAM_module/RAM0_d6*%
X116845000Y-86360000D03*
%TO.P,U54,14,X*%
%TO.N,/RAM_module/RAM_bus_mux/w_data6*%
X116845000Y-83820000D03*
%TO.P,U54,15,Y*%
%TO.N,/RAM_module/RAM_bus_mux/w_data7*%
X116845000Y-81280000D03*
%TO.P,U54,16,VDD*%
%TO.N,+5V*%
X116845000Y-78740000D03*
%TD*%
%TO.P,R15,1*%
%TO.N,Net-(U36A--)*%
X123190000Y-95250000D03*
%TO.P,R15,2*%
%TO.N,GND*%
X130810000Y-95250000D03*
%TD*%
D13*
%TO.P,U13,1,Oe1*%
%TO.N,GND*%
X20320000Y-172720000D03*
D10*
%TO.P,U13,2,Oe2*%
X20320000Y-175260000D03*
%TO.P,U13,3,Q0*%
%TO.N,/RAM_module/r_j_addr0*%
X20320000Y-177800000D03*
%TO.P,U13,4,Q1*%
%TO.N,/RAM_module/r_j_addr1*%
X20320000Y-180340000D03*
%TO.P,U13,5,Q2*%
%TO.N,/RAM_module/r_j_addr2*%
X20320000Y-182880000D03*
%TO.P,U13,6,Q3*%
%TO.N,/RAM_module/r_j_addr3*%
X20320000Y-185420000D03*
%TO.P,U13,7,Cp*%
%TO.N,/horizontal_counter/CLK*%
X20320000Y-187960000D03*
%TO.P,U13,8,GND*%
%TO.N,GND*%
X20320000Y-190500000D03*
%TO.P,U13,9,E1*%
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X27940000Y-190500000D03*
%TO.P,U13,10,E2*%
X27940000Y-187960000D03*
%TO.P,U13,11,D3*%
%TO.N,/horizontal_counter/bit_3*%
X27940000Y-185420000D03*
%TO.P,U13,12,D2*%
%TO.N,/horizontal_counter/bit_2*%
X27940000Y-182880000D03*
%TO.P,U13,13,D1*%
%TO.N,/horizontal_counter/bit_1*%
X27940000Y-180340000D03*
%TO.P,U13,14,D0*%
%TO.N,/horizontal_counter/bit_0*%
X27940000Y-177800000D03*
%TO.P,U13,15,Mr*%
%TO.N,/horizontal_counter/rst*%
X27940000Y-175260000D03*
%TO.P,U13,16,VCC*%
%TO.N,+5V*%
X27940000Y-172720000D03*
%TD*%
D12*
%TO.P,U46,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X49530000Y-35560000D03*
D10*
%TO.P,U46,2,I0a*%
%TO.N,/RAM_module/r_j_addr1*%
X52070000Y-35560000D03*
%TO.P,U46,3,I1a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr8*%
X54610000Y-35560000D03*
%TO.P,U46,4,Za*%
%TO.N,/RAM_module/RAM0_a8*%
X57150000Y-35560000D03*
%TO.P,U46,5,I0b*%
%TO.N,/RAM_module/r_j_addr2*%
X59690000Y-35560000D03*
%TO.P,U46,6,I1b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr9*%
X62230000Y-35560000D03*
%TO.P,U46,7,Zb*%
%TO.N,/RAM_module/RAM0_a9*%
X64770000Y-35560000D03*
%TO.P,U46,8,GND*%
%TO.N,GND*%
X67310000Y-35560000D03*
%TO.P,U46,9,Zd*%
%TO.N,/RAM_module/RAM0_a11*%
X67310000Y-27940000D03*
%TO.P,U46,10,I1d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr11*%
X64770000Y-27940000D03*
%TO.P,U46,11,I0d*%
%TO.N,/RAM_module/r_j_addr4*%
X62230000Y-27940000D03*
%TO.P,U46,12,Zc*%
%TO.N,/RAM_module/RAM0_a10*%
X59690000Y-27940000D03*
%TO.P,U46,13,I1c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr10*%
X57150000Y-27940000D03*
%TO.P,U46,14,I0c*%
%TO.N,/RAM_module/r_j_addr3*%
X54610000Y-27940000D03*
%TO.P,U46,15,OE*%
%TO.N,GND*%
X52070000Y-27940000D03*
%TO.P,U46,16,VCC*%
%TO.N,+5V*%
X49530000Y-27940000D03*
%TD*%
D14*
%TO.P,J3,1,Pin_1*%
%TO.N,/RAM_module/await_upd*%
X77470000Y-186690000D03*
D15*
%TO.P,J3,2,Pin_2*%
%TO.N,Net-(J3-Pin_2)*%
X80010000Y-186690000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,Net-(J3-Pin_3)*%
X82550000Y-186690000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,Net-(J3-Pin_4)*%
X85090000Y-186690000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,Net-(J3-Pin_5)*%
X87630000Y-186690000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,Net-(J3-Pin_6)*%
X90170000Y-186690000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,Net-(J3-Pin_7)*%
X92710000Y-186690000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,Net-(J3-Pin_8)*%
X95250000Y-186690000D03*
%TO.P,J3,9,Pin_9*%
%TO.N,Net-(J3-Pin_9)*%
X97790000Y-186690000D03*
%TO.P,J3,10,Pin_10*%
%TO.N,Net-(J3-Pin_10)*%
X100330000Y-186690000D03*
%TO.P,J3,11,Pin_11*%
%TO.N,Net-(J3-Pin_11)*%
X102870000Y-186690000D03*
%TO.P,J3,12,Pin_12*%
%TO.N,Net-(J3-Pin_12)*%
X105410000Y-186690000D03*
%TO.P,J3,13,Pin_13*%
%TO.N,/RAM_module/ext_graphics_source/j_addr_ser*%
X107950000Y-186690000D03*
%TO.P,J3,14,Pin_14*%
%TO.N,/RAM_module/ext_graphics_source/i_addr_ser*%
X110490000Y-186690000D03*
%TO.P,J3,15,Pin_15*%
%TO.N,/RAM_module/ext_graphics_source/data_ser*%
X113030000Y-186690000D03*
%TO.P,J3,16,Pin_16*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X115570000Y-186690000D03*
%TO.P,J3,17,Pin_17*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X118110000Y-186690000D03*
%TO.P,J3,18,Pin_18*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X120650000Y-186690000D03*
%TO.P,J3,19,Pin_19*%
%TO.N,Net-(J3-Pin_19)*%
X123190000Y-186690000D03*
%TO.P,J3,20,Pin_20*%
%TO.N,GND*%
X125730000Y-186690000D03*
%TD*%
D13*
%TO.P,U49,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X77475000Y-102870000D03*
D10*
%TO.P,U49,2,I0a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr4*%
X77475000Y-105410000D03*
%TO.P,U49,3,I1a*%
%TO.N,/RAM_module/r_i_addr4*%
X77475000Y-107950000D03*
%TO.P,U49,4,Za*%
%TO.N,/RAM_module/RAM1_a4*%
X77475000Y-110490000D03*
%TO.P,U49,5,I0b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr5*%
X77475000Y-113030000D03*
%TO.P,U49,6,I1b*%
%TO.N,/RAM_module/r_i_addr5*%
X77475000Y-115570000D03*
%TO.P,U49,7,Zb*%
%TO.N,/RAM_module/RAM1_a5*%
X77475000Y-118110000D03*
%TO.P,U49,8,GND*%
%TO.N,GND*%
X77475000Y-120650000D03*
%TO.P,U49,9,Zd*%
%TO.N,/RAM_module/RAM1_a7*%
X85095000Y-120650000D03*
%TO.P,U49,10,I1d*%
%TO.N,/RAM_module/r_i_addr7*%
X85095000Y-118110000D03*
%TO.P,U49,11,I0d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr7*%
X85095000Y-115570000D03*
%TO.P,U49,12,Zc*%
%TO.N,/RAM_module/RAM1_a6*%
X85095000Y-113030000D03*
%TO.P,U49,13,I1c*%
%TO.N,/RAM_module/r_i_addr6*%
X85095000Y-110490000D03*
%TO.P,U49,14,I0c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr6*%
X85095000Y-107950000D03*
%TO.P,U49,15,OE*%
%TO.N,GND*%
X85095000Y-105410000D03*
%TO.P,U49,16,VCC*%
%TO.N,+5V*%
X85095000Y-102870000D03*
%TD*%
%TO.P,R3,1*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X93980000Y-172720000D03*
%TO.P,R3,2*%
%TO.N,+5V*%
X93980000Y-165100000D03*
%TD*%
D13*
%TO.P,U3,1,~{MR}*%
%TO.N,/horizontal_counter/~{rst}*%
X20325000Y-64770000D03*
D10*
%TO.P,U3,2,CP*%
%TO.N,Net-(U2-TC)*%
X20325000Y-67310000D03*
%TO.P,U3,3,D0*%
%TO.N,GND*%
X20325000Y-69850000D03*
%TO.P,U3,4,D1*%
X20325000Y-72390000D03*
%TO.P,U3,5,D2*%
X20325000Y-74930000D03*
%TO.P,U3,6,D3*%
X20325000Y-77470000D03*
%TO.P,U3,7,CEP*%
%TO.N,+5V*%
X20325000Y-80010000D03*
%TO.P,U3,8,GND*%
%TO.N,GND*%
X20325000Y-82550000D03*
%TO.P,U3,9,~{PE}*%
X27945000Y-82550000D03*
%TO.P,U3,10,CET*%
%TO.N,+5V*%
X27945000Y-80010000D03*
%TO.P,U3,11,Q3*%
%TO.N,unconnected-(U3-Q3-Pad11)*%
X27945000Y-77470000D03*
%TO.P,U3,12,Q2*%
%TO.N,unconnected-(U3-Q2-Pad12)*%
X27945000Y-74930000D03*
%TO.P,U3,13,Q1*%
%TO.N,unconnected-(U3-Q1-Pad13)*%
X27945000Y-72390000D03*
%TO.P,U3,14,Q0*%
%TO.N,/horizontal_counter/bit_8*%
X27945000Y-69850000D03*
%TO.P,U3,15,TC*%
%TO.N,unconnected-(U3-TC-Pad15)*%
X27945000Y-67310000D03*
%TO.P,U3,16,VCC*%
%TO.N,+5V*%
X27945000Y-64770000D03*
%TD*%
D13*
%TO.P,U27,1*%
%TO.N,/horizontal_counter/CLK*%
X34290000Y-19050000D03*
D10*
%TO.P,U27,2*%
%TO.N,/horizontal_counter/~{CLK}*%
X34290000Y-21590000D03*
%TO.P,U27,3*%
%TO.N,unconnected-(U27-Pad3)*%
X34290000Y-24130000D03*
%TO.P,U27,4*%
%TO.N,unconnected-(U27-Pad4)*%
X34290000Y-26670000D03*
%TO.P,U27,5*%
%TO.N,unconnected-(U27-Pad5)*%
X34290000Y-29210000D03*
%TO.P,U27,6*%
%TO.N,unconnected-(U27-Pad6)*%
X34290000Y-31750000D03*
%TO.P,U27,7,GND*%
%TO.N,GND*%
X34290000Y-34290000D03*
%TO.P,U27,8*%
%TO.N,unconnected-(U27-Pad8)*%
X41910000Y-34290000D03*
%TO.P,U27,9*%
%TO.N,unconnected-(U27-Pad9)*%
X41910000Y-31750000D03*
%TO.P,U27,10*%
%TO.N,unconnected-(U27-Pad10)*%
X41910000Y-29210000D03*
%TO.P,U27,11*%
%TO.N,unconnected-(U27-Pad11)*%
X41910000Y-26670000D03*
%TO.P,U27,12*%
%TO.N,unconnected-(U27-Pad12)*%
X41910000Y-24130000D03*
%TO.P,U27,13*%
%TO.N,unconnected-(U27-Pad13)*%
X41910000Y-21590000D03*
%TO.P,U27,14,VCC*%
%TO.N,+5V*%
X41910000Y-19050000D03*
%TD*%
D13*
%TO.P,U45,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X62230000Y-41910000D03*
D10*
%TO.P,U45,2,I0a*%
%TO.N,/RAM_module/r_i_addr4*%
X62230000Y-44450000D03*
%TO.P,U45,3,I1a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr4*%
X62230000Y-46990000D03*
%TO.P,U45,4,Za*%
%TO.N,/RAM_module/RAM0_a4*%
X62230000Y-49530000D03*
%TO.P,U45,5,I0b*%
%TO.N,/RAM_module/r_i_addr5*%
X62230000Y-52070000D03*
%TO.P,U45,6,I1b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr5*%
X62230000Y-54610000D03*
%TO.P,U45,7,Zb*%
%TO.N,/RAM_module/RAM0_a5*%
X62230000Y-57150000D03*
%TO.P,U45,8,GND*%
%TO.N,GND*%
X62230000Y-59690000D03*
%TO.P,U45,9,Zd*%
%TO.N,/RAM_module/RAM0_a7*%
X69850000Y-59690000D03*
%TO.P,U45,10,I1d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr7*%
X69850000Y-57150000D03*
%TO.P,U45,11,I0d*%
%TO.N,/RAM_module/r_i_addr7*%
X69850000Y-54610000D03*
%TO.P,U45,12,Zc*%
%TO.N,/RAM_module/RAM0_a6*%
X69850000Y-52070000D03*
%TO.P,U45,13,I1c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr6*%
X69850000Y-49530000D03*
%TO.P,U45,14,I0c*%
%TO.N,/RAM_module/r_i_addr6*%
X69850000Y-46990000D03*
%TO.P,U45,15,OE*%
%TO.N,GND*%
X69850000Y-44450000D03*
%TO.P,U45,16,VCC*%
%TO.N,+5V*%
X69850000Y-41910000D03*
%TD*%
D17*
%TO.P,SW2,1,A*%
%TO.N,/int_brightness*%
X138430000Y-76200000D03*
D18*
%TO.P,SW2,2,B*%
%TO.N,Net-(RV2-Pad2)*%
X138430000Y-78700000D03*
%TO.P,SW2,3,C*%
%TO.N,/ext_R*%
X138430000Y-81200000D03*
%TO.P,SW2,4,A*%
X135130000Y-81200000D03*
%TO.P,SW2,5,B*%
%TO.N,Net-(RV2-Pad2)*%
X135130000Y-78700000D03*
%TO.P,SW2,6,C*%
%TO.N,/int_brightness*%
X135130000Y-76200000D03*
%TD*%
D11*
%TO.P,RV1,1,1*%
%TO.N,Net-(U36A--)*%
X127000000Y-80010000D03*
%TO.P,RV1,2,2*%
%TO.N,/int_brightness*%
X129540000Y-77470000D03*
%TO.P,RV1,3,3*%
%TO.N,unconnected-(RV1-Pad3)*%
X127000000Y-74930000D03*
%TD*%
D13*
%TO.P,U19,1*%
%TO.N,/vertical_counter/bit_9*%
X48260000Y-87630000D03*
D10*
%TO.P,U19,2*%
%TO.N,/vertical_counter/~{bit_9}*%
X48260000Y-90170000D03*
%TO.P,U19,3*%
%TO.N,Net-(U19-Pad3)*%
X48260000Y-92710000D03*
%TO.P,U19,4*%
%TO.N,/vertical_counter/eo_vis_600*%
X48260000Y-95250000D03*
%TO.P,U19,5*%
%TO.N,Net-(U19-Pad5)*%
X48260000Y-97790000D03*
%TO.P,U19,6*%
%TO.N,/vertical_counter/eo_fporch_601*%
X48260000Y-100330000D03*
%TO.P,U19,7,GND*%
%TO.N,GND*%
X48260000Y-102870000D03*
%TO.P,U19,8*%
%TO.N,/vertical_counter/eo_syncp_605*%
X55880000Y-102870000D03*
%TO.P,U19,9*%
%TO.N,Net-(U19-Pad9)*%
X55880000Y-100330000D03*
%TO.P,U19,10*%
%TO.N,/eo_frame*%
X55880000Y-97790000D03*
%TO.P,U19,11*%
%TO.N,Net-(U19-Pad11)*%
X55880000Y-95250000D03*
%TO.P,U19,12*%
%TO.N,/vertical_counter/~{rst}*%
X55880000Y-92710000D03*
%TO.P,U19,13*%
%TO.N,/vertical_counter/rst*%
X55880000Y-90170000D03*
%TO.P,U19,14,VCC*%
%TO.N,+5V*%
X55880000Y-87630000D03*
%TD*%
D13*
%TO.P,U18,1*%
%TO.N,/vertical_counter/bit_3*%
X62235000Y-156210000D03*
D10*
%TO.P,U18,2*%
%TO.N,/vertical_counter/~{bit_3}*%
X62235000Y-158750000D03*
%TO.P,U18,3*%
%TO.N,/vertical_counter/bit_4*%
X62235000Y-161290000D03*
%TO.P,U18,4*%
%TO.N,/vertical_counter/~{bit_4}*%
X62235000Y-163830000D03*
%TO.P,U18,5*%
%TO.N,/vertical_counter/bit_5*%
X62235000Y-166370000D03*
%TO.P,U18,6*%
%TO.N,/vertical_counter/~{bit_5}*%
X62235000Y-168910000D03*
%TO.P,U18,7,GND*%
%TO.N,GND*%
X62235000Y-171450000D03*
%TO.P,U18,8*%
%TO.N,/vertical_counter/~{bit_6}*%
X69855000Y-171450000D03*
%TO.P,U18,9*%
%TO.N,/vertical_counter/bit_6*%
X69855000Y-168910000D03*
%TO.P,U18,10*%
%TO.N,/vertical_counter/~{bit_7}*%
X69855000Y-166370000D03*
%TO.P,U18,11*%
%TO.N,/vertical_counter/bit_7*%
X69855000Y-163830000D03*
%TO.P,U18,12*%
%TO.N,/vertical_counter/~{bit_8}*%
X69855000Y-161290000D03*
%TO.P,U18,13*%
%TO.N,/vertical_counter/bit_8*%
X69855000Y-158750000D03*
%TO.P,U18,14,VCC*%
%TO.N,+5V*%
X69855000Y-156210000D03*
%TD*%
D19*
%TO.P,J1,0*%
%TO.N,N/C*%
X127630000Y-68580000D03*
X127630000Y-43580000D03*
D16*
%TO.P,J1,1*%
%TO.N,/VGA_R*%
X125740000Y-51765000D03*
D10*
%TO.P,J1,2*%
%TO.N,/VGA_G*%
X125740000Y-54055000D03*
%TO.P,J1,3*%
%TO.N,/VGA_B*%
X125740000Y-56345000D03*
%TO.P,J1,4*%
%TO.N,unconnected-(J1-Pad4)*%
X125740000Y-58635000D03*
%TO.P,J1,5*%
%TO.N,GND*%
X125740000Y-60925000D03*
%TO.P,J1,6*%
X127640000Y-50620000D03*
%TO.P,J1,7*%
X127640000Y-52910000D03*
%TO.P,J1,8*%
X127640000Y-55200000D03*
%TO.P,J1,9*%
%TO.N,unconnected-(J1-Pad9)*%
X127640000Y-57490000D03*
%TO.P,J1,10*%
%TO.N,GND*%
X127640000Y-59780000D03*
%TO.P,J1,11*%
%TO.N,unconnected-(J1-Pad11)*%
X129540000Y-51765000D03*
%TO.P,J1,12*%
%TO.N,unconnected-(J1-Pad12)*%
X129540000Y-54055000D03*
%TO.P,J1,13*%
%TO.N,/h_sync*%
X129540000Y-56345000D03*
%TO.P,J1,14*%
%TO.N,/v_sync*%
X129540000Y-58635000D03*
%TO.P,J1,15*%
%TO.N,unconnected-(J1-Pad15)*%
X129540000Y-60925000D03*
%TD*%
D14*
%TO.P,J6,1,Pin_1*%
%TO.N,+5V*%
X46990000Y-19050000D03*
D15*
%TO.P,J6,2,Pin_2*%
%TO.N,GND*%
X46990000Y-21590000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/RAM_module/r_i_addr0*%
X49530000Y-19050000D03*
%TO.P,J6,4,Pin_4*%
%TO.N,/RAM_module/r_j_addr0*%
X49530000Y-21590000D03*
%TO.P,J6,5,Pin_5*%
%TO.N,/RAM_module/r_i_addr1*%
X52070000Y-19050000D03*
%TO.P,J6,6,Pin_6*%
%TO.N,/RAM_module/r_j_addr1*%
X52070000Y-21590000D03*
%TO.P,J6,7,Pin_7*%
%TO.N,/RAM_module/r_i_addr2*%
X54610000Y-19050000D03*
%TO.P,J6,8,Pin_8*%
%TO.N,/RAM_module/r_j_addr2*%
X54610000Y-21590000D03*
%TO.P,J6,9,Pin_9*%
%TO.N,/RAM_module/r_i_addr3*%
X57150000Y-19050000D03*
%TO.P,J6,10,Pin_10*%
%TO.N,/RAM_module/r_j_addr3*%
X57150000Y-21590000D03*
%TO.P,J6,11,Pin_11*%
%TO.N,/RAM_module/r_i_addr4*%
X59690000Y-19050000D03*
%TO.P,J6,12,Pin_12*%
%TO.N,/RAM_module/r_j_addr4*%
X59690000Y-21590000D03*
%TO.P,J6,13,Pin_13*%
%TO.N,/RAM_module/r_i_addr5*%
X62230000Y-19050000D03*
%TO.P,J6,14,Pin_14*%
%TO.N,/RAM_module/r_j_addr5*%
X62230000Y-21590000D03*
%TO.P,J6,15,Pin_15*%
%TO.N,/RAM_module/r_i_addr6*%
X64770000Y-19050000D03*
%TO.P,J6,16,Pin_16*%
%TO.N,/RAM_module/r_j_addr6*%
X64770000Y-21590000D03*
%TO.P,J6,17,Pin_17*%
%TO.N,/RAM_module/r_i_addr7*%
X67310000Y-19050000D03*
%TO.P,J6,18,Pin_18*%
%TO.N,/RAM_module/r_j_addr7*%
X67310000Y-21590000D03*
%TO.P,J6,19,Pin_19*%
%TO.N,/eo_line*%
X69850000Y-19050000D03*
%TO.P,J6,20,Pin_20*%
%TO.N,/is_h_vis_area*%
X69850000Y-21590000D03*
%TO.P,J6,21,Pin_21*%
%TO.N,/eo_frame*%
X72390000Y-19050000D03*
%TO.P,J6,22,Pin_22*%
%TO.N,/is_v_vis_area*%
X72390000Y-21590000D03*
%TO.P,J6,23,Pin_23*%
%TO.N,/VGA_R*%
X74930000Y-19050000D03*
%TO.P,J6,24,Pin_24*%
%TO.N,/is_vis_area*%
X74930000Y-21590000D03*
%TO.P,J6,25,Pin_25*%
%TO.N,/VGA_G*%
X77470000Y-19050000D03*
%TO.P,J6,26,Pin_26*%
%TO.N,/ext_R*%
X77470000Y-21590000D03*
%TO.P,J6,27,Pin_27*%
%TO.N,/VGA_B*%
X80010000Y-19050000D03*
%TO.P,J6,28,Pin_28*%
%TO.N,/ext_G*%
X80010000Y-21590000D03*
%TO.P,J6,29,Pin_29*%
%TO.N,/h_sync*%
X82550000Y-19050000D03*
%TO.P,J6,30,Pin_30*%
%TO.N,/ext_B*%
X82550000Y-21590000D03*
%TO.P,J6,31,Pin_31*%
%TO.N,/v_sync*%
X85090000Y-19050000D03*
%TO.P,J6,32,Pin_32*%
%TO.N,/int_brightness*%
X85090000Y-21590000D03*
%TO.P,J6,33,Pin_33*%
%TO.N,/RAM0_~{CE}*%
X87630000Y-19050000D03*
%TO.P,J6,34,Pin_34*%
%TO.N,/writing_RAM*%
X87630000Y-21590000D03*
%TO.P,J6,35,Pin_35*%
%TO.N,/RAM0_~{WE}*%
X90170000Y-19050000D03*
%TO.P,J6,36,Pin_36*%
%TO.N,unconnected-(J6-Pin_36-Pad36)*%
X90170000Y-21590000D03*
%TO.P,J6,37,Pin_37*%
%TO.N,/RAM1_~{CE}*%
X92710000Y-19050000D03*
%TO.P,J6,38,Pin_38*%
%TO.N,unconnected-(J6-Pin_38-Pad38)*%
X92710000Y-21590000D03*
%TO.P,J6,39,Pin_39*%
%TO.N,/RAM1_~{WE}*%
X95250000Y-19050000D03*
%TO.P,J6,40,Pin_40*%
%TO.N,unconnected-(J6-Pin_40-Pad40)*%
X95250000Y-21590000D03*
%TD*%
D13*
%TO.P,U30,1,A5*%
%TO.N,/RAM_module/RAM0_a5*%
X77470000Y-58420000D03*
D10*
%TO.P,U30,2,A6*%
%TO.N,/RAM_module/RAM0_a6*%
X77470000Y-60960000D03*
%TO.P,U30,3,A7*%
%TO.N,/RAM_module/RAM0_a7*%
X77470000Y-63500000D03*
%TO.P,U30,4,A8*%
%TO.N,/RAM_module/RAM0_a8*%
X77470000Y-66040000D03*
%TO.P,U30,5,A9*%
%TO.N,/RAM_module/RAM0_a9*%
X77470000Y-68580000D03*
%TO.P,U30,6,A10*%
%TO.N,/RAM_module/RAM0_a10*%
X77470000Y-71120000D03*
%TO.P,U30,7,A11*%
%TO.N,/RAM_module/RAM0_a11*%
X77470000Y-73660000D03*
%TO.P,U30,8,A12*%
%TO.N,/RAM_module/RAM0_a12*%
X77470000Y-76200000D03*
%TO.P,U30,9,A13*%
%TO.N,/RAM_module/RAM0_a13*%
X77470000Y-78740000D03*
%TO.P,U30,10,A14*%
%TO.N,/RAM_module/RAM0_a14*%
X77470000Y-81280000D03*
%TO.P,U30,11,D0*%
%TO.N,/RAM_module/RAM0_d0*%
X77470000Y-83820000D03*
%TO.P,U30,12,D1*%
%TO.N,/RAM_module/RAM0_d1*%
X77470000Y-86360000D03*
%TO.P,U30,13,D2*%
%TO.N,/RAM_module/RAM0_d2*%
X77470000Y-88900000D03*
%TO.P,U30,14,GND*%
%TO.N,GND*%
X77470000Y-91440000D03*
%TO.P,U30,15,D3*%
%TO.N,/RAM_module/RAM0_d3*%
X85090000Y-91440000D03*
%TO.P,U30,16,D4*%
%TO.N,/RAM_module/RAM0_d4*%
X85090000Y-88900000D03*
%TO.P,U30,17,D5*%
%TO.N,/RAM_module/RAM0_d5*%
X85090000Y-86360000D03*
%TO.P,U30,18,D6*%
%TO.N,/RAM_module/RAM0_d6*%
X85090000Y-83820000D03*
%TO.P,U30,19,D7*%
%TO.N,/RAM_module/RAM0_d7*%
X85090000Y-81280000D03*
%TO.P,U30,20,~{CE}*%
%TO.N,/RAM0_~{CE}*%
X85090000Y-78740000D03*
%TO.P,U30,21,A0*%
%TO.N,/RAM_module/RAM0_a0*%
X85090000Y-76200000D03*
%TO.P,U30,22,~{OE}*%
%TO.N,/RAM0_~{CE}*%
X85090000Y-73660000D03*
%TO.P,U30,23,A1*%
%TO.N,/RAM_module/RAM0_a1*%
X85090000Y-71120000D03*
%TO.P,U30,24,A2*%
%TO.N,/RAM_module/RAM0_a2*%
X85090000Y-68580000D03*
%TO.P,U30,25,A3*%
%TO.N,/RAM_module/RAM0_a3*%
X85090000Y-66040000D03*
%TO.P,U30,26,A4*%
%TO.N,/RAM_module/RAM0_a4*%
X85090000Y-63500000D03*
%TO.P,U30,27,~{WE}*%
%TO.N,/RAM0_~{WE}*%
X85090000Y-60960000D03*
%TO.P,U30,28,VCC*%
%TO.N,+5V*%
X85090000Y-58420000D03*
%TD*%
%TO.P,R8,1*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X109220000Y-182880000D03*
%TO.P,R8,2*%
%TO.N,+5V*%
X109220000Y-175260000D03*
%TD*%
D13*
%TO.P,U37,1,S*%
%TO.N,/is_vis_area*%
X105410000Y-128270000D03*
D10*
%TO.P,U37,2,I0a*%
%TO.N,GND*%
X105410000Y-130810000D03*
%TO.P,U37,3,I1a*%
%TO.N,/ADC_module/I0*%
X105410000Y-133350000D03*
%TO.P,U37,4,Za*%
%TO.N,/ADC_module/D0*%
X105410000Y-135890000D03*
%TO.P,U37,5,I0b*%
%TO.N,GND*%
X105410000Y-138430000D03*
%TO.P,U37,6,I1b*%
%TO.N,/ADC_module/I1*%
X105410000Y-140970000D03*
%TO.P,U37,7,Zb*%
%TO.N,/ADC_module/D1*%
X105410000Y-143510000D03*
%TO.P,U37,8,GND*%
%TO.N,GND*%
X105410000Y-146050000D03*
%TO.P,U37,9,Zd*%
%TO.N,/ADC_module/D3*%
X113030000Y-146050000D03*
%TO.P,U37,10,I1d*%
%TO.N,/ADC_module/I3*%
X113030000Y-143510000D03*
%TO.P,U37,11,I0d*%
%TO.N,GND*%
X113030000Y-140970000D03*
%TO.P,U37,12,Zc*%
%TO.N,/ADC_module/D2*%
X113030000Y-138430000D03*
%TO.P,U37,13,I1c*%
%TO.N,/ADC_module/I2*%
X113030000Y-135890000D03*
%TO.P,U37,14,I0c*%
%TO.N,GND*%
X113030000Y-133350000D03*
%TO.P,U37,15,OE*%
X113030000Y-130810000D03*
%TO.P,U37,16,VCC*%
%TO.N,+5V*%
X113030000Y-128270000D03*
%TD*%
%TO.P,R2,1*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X88900000Y-172720000D03*
%TO.P,R2,2*%
%TO.N,+5V*%
X88900000Y-165100000D03*
%TD*%
D13*
%TO.P,U11,1,C*%
%TO.N,/horizontal_counter/~{CLK}*%
X20320000Y-148590000D03*
D10*
%TO.P,U11,2,K*%
%TO.N,Net-(U11A-J)*%
X20320000Y-151130000D03*
%TO.P,U11,3,J*%
X20320000Y-153670000D03*
%TO.P,U11,4,~{S}*%
%TO.N,/horizontal_counter/~{rst}*%
X20320000Y-156210000D03*
%TO.P,U11,5,Q*%
%TO.N,/h_sync*%
X20320000Y-158750000D03*
%TO.P,U11,6,~{Q}*%
%TO.N,unconnected-(U11A-~{Q}-Pad6)*%
X20320000Y-161290000D03*
%TO.P,U11,7,~{Q}*%
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X20320000Y-163830000D03*
%TO.P,U11,8,GND*%
%TO.N,GND*%
X20320000Y-166370000D03*
%TO.P,U11,9,Q*%
%TO.N,/is_h_vis_area*%
X27940000Y-166370000D03*
%TO.P,U11,10,~{S}*%
%TO.N,/horizontal_counter/~{rst}*%
X27940000Y-163830000D03*
%TO.P,U11,11,J*%
%TO.N,/horizontal_counter/eo_vis_200*%
X27940000Y-161290000D03*
%TO.P,U11,12,K*%
X27940000Y-158750000D03*
%TO.P,U11,13,C*%
%TO.N,/horizontal_counter/~{CLK}*%
X27940000Y-156210000D03*
%TO.P,U11,14,~{R}*%
%TO.N,+5V*%
X27940000Y-153670000D03*
%TO.P,U11,15,~{R}*%
X27940000Y-151130000D03*
%TO.P,U11,16,VCC*%
X27940000Y-148590000D03*
%TD*%
%TO.P,R1,1*%
%TO.N,GND*%
X41910000Y-171450000D03*
%TO.P,R1,2*%
%TO.N,/mrst*%
X34290000Y-171450000D03*
%TD*%
D13*
%TO.P,U24,1,C*%
%TO.N,/horizontal_counter/~{eo_line}*%
X62235000Y-87630000D03*
D10*
%TO.P,U24,2,K*%
%TO.N,Net-(U24A-J)*%
X62235000Y-90170000D03*
%TO.P,U24,3,J*%
X62235000Y-92710000D03*
%TO.P,U24,4,~{S}*%
%TO.N,/vertical_counter/~{rst}*%
X62235000Y-95250000D03*
%TO.P,U24,5,Q*%
%TO.N,/v_sync*%
X62235000Y-97790000D03*
%TO.P,U24,6,~{Q}*%
%TO.N,unconnected-(U24A-~{Q}-Pad6)*%
X62235000Y-100330000D03*
%TO.P,U24,7,~{Q}*%
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X62235000Y-102870000D03*
%TO.P,U24,8,GND*%
%TO.N,GND*%
X62235000Y-105410000D03*
%TO.P,U24,9,Q*%
%TO.N,/is_v_vis_area*%
X69855000Y-105410000D03*
%TO.P,U24,10,~{S}*%
%TO.N,/vertical_counter/~{rst}*%
X69855000Y-102870000D03*
%TO.P,U24,11,J*%
%TO.N,/vertical_counter/eo_vis_600*%
X69855000Y-100330000D03*
%TO.P,U24,12,K*%
X69855000Y-97790000D03*
%TO.P,U24,13,C*%
%TO.N,/horizontal_counter/~{eo_line}*%
X69855000Y-95250000D03*
%TO.P,U24,14,~{R}*%
%TO.N,+5V*%
X69855000Y-92710000D03*
%TO.P,U24,15,~{R}*%
X69855000Y-90170000D03*
%TO.P,U24,16,VCC*%
X69855000Y-87630000D03*
%TD*%
D13*
%TO.P,U16,1,~{MR}*%
%TO.N,/vertical_counter/~{rst}*%
X62235000Y-176530000D03*
D10*
%TO.P,U16,2,CP*%
%TO.N,Net-(U15-TC)*%
X62235000Y-179070000D03*
%TO.P,U16,3,D0*%
%TO.N,GND*%
X62235000Y-181610000D03*
%TO.P,U16,4,D1*%
X62235000Y-184150000D03*
%TO.P,U16,5,D2*%
X62235000Y-186690000D03*
%TO.P,U16,6,D3*%
X62235000Y-189230000D03*
%TO.P,U16,7,CEP*%
%TO.N,+5V*%
X62235000Y-191770000D03*
%TO.P,U16,8,GND*%
%TO.N,GND*%
X62235000Y-194310000D03*
%TO.P,U16,9,~{PE}*%
X69855000Y-194310000D03*
%TO.P,U16,10,CET*%
%TO.N,+5V*%
X69855000Y-191770000D03*
%TO.P,U16,11,Q3*%
%TO.N,/vertical_counter/bit_7*%
X69855000Y-189230000D03*
%TO.P,U16,12,Q2*%
%TO.N,/vertical_counter/bit_6*%
X69855000Y-186690000D03*
%TO.P,U16,13,Q1*%
%TO.N,/vertical_counter/bit_5*%
X69855000Y-184150000D03*
%TO.P,U16,14,Q0*%
%TO.N,/vertical_counter/bit_4*%
X69855000Y-181610000D03*
%TO.P,U16,15,TC*%
%TO.N,Net-(U16-TC)*%
X69855000Y-179070000D03*
%TO.P,U16,16,VCC*%
%TO.N,+5V*%
X69855000Y-176530000D03*
%TD*%
D13*
%TO.P,U53,1,Y1*%
%TO.N,/RAM_module/RAM0_d4*%
X109220000Y-54610000D03*
D10*
%TO.P,U53,2,Y0*%
%TO.N,/RAM_module/RAM1_d4*%
X109220000Y-57150000D03*
%TO.P,U53,3,Z1*%
%TO.N,/RAM_module/RAM0_d5*%
X109220000Y-59690000D03*
%TO.P,U53,4,Z*%
%TO.N,/RAM_module/RAM_bus_mux/w_data5*%
X109220000Y-62230000D03*
%TO.P,U53,5,Z0*%
%TO.N,/RAM_module/RAM1_d5*%
X109220000Y-64770000D03*
%TO.P,U53,6,Inh*%
%TO.N,GND*%
X109220000Y-67310000D03*
%TO.P,U53,7,VEE*%
X109220000Y-69850000D03*
%TO.P,U53,8,VSS*%
X109220000Y-72390000D03*
%TO.P,U53,9,C*%
%TO.N,/RAM_module/r_j_addr0*%
X116840000Y-72390000D03*
%TO.P,U53,10,B*%
X116840000Y-69850000D03*
%TO.P,U53,11,A*%
X116840000Y-67310000D03*
%TO.P,U53,12,X0*%
%TO.N,/RAM_module/RAM1_d3*%
X116840000Y-64770000D03*
%TO.P,U53,13,X1*%
%TO.N,/RAM_module/RAM0_d3*%
X116840000Y-62230000D03*
%TO.P,U53,14,X*%
%TO.N,/RAM_module/RAM_bus_mux/w_data3*%
X116840000Y-59690000D03*
%TO.P,U53,15,Y*%
%TO.N,/RAM_module/RAM_bus_mux/w_data4*%
X116840000Y-57150000D03*
%TO.P,U53,16,VDD*%
%TO.N,+5V*%
X116840000Y-54610000D03*
%TD*%
D14*
%TO.P,J2,1,Pin_1*%
%TO.N,Net-(J2-Pin_1)*%
X77470000Y-161290000D03*
D15*
%TO.P,J2,2,Pin_2*%
%TO.N,Net-(J2-Pin_2)*%
X80010000Y-161290000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,Net-(J2-Pin_3)*%
X82550000Y-161290000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,Net-(J2-Pin_4)*%
X85090000Y-161290000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,Net-(J2-Pin_5)*%
X87630000Y-161290000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,Net-(J2-Pin_6)*%
X90170000Y-161290000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,Net-(J2-Pin_7)*%
X92710000Y-161290000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,Net-(J2-Pin_8)*%
X95250000Y-161290000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,Net-(J2-Pin_9)*%
X97790000Y-161290000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,Net-(J2-Pin_10)*%
X100330000Y-161290000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,Net-(J2-Pin_11)*%
X102870000Y-161290000D03*
%TO.P,J2,12,Pin_12*%
%TO.N,Net-(J2-Pin_12)*%
X105410000Y-161290000D03*
%TO.P,J2,13,Pin_13*%
%TO.N,Net-(J2-Pin_13)*%
X107950000Y-161290000D03*
%TO.P,J2,14,Pin_14*%
%TO.N,Net-(J2-Pin_14)*%
X110490000Y-161290000D03*
%TO.P,J2,15,Pin_15*%
%TO.N,Net-(J2-Pin_15)*%
X113030000Y-161290000D03*
%TO.P,J2,16,Pin_16*%
%TO.N,Net-(J2-Pin_16)*%
X115570000Y-161290000D03*
%TO.P,J2,17,Pin_17*%
%TO.N,Net-(J2-Pin_17)*%
X118110000Y-161290000D03*
%TO.P,J2,18,Pin_18*%
%TO.N,Net-(J2-Pin_18)*%
X120650000Y-161290000D03*
%TO.P,J2,19,Pin_19*%
%TO.N,Net-(J2-Pin_19)*%
X123190000Y-161290000D03*
%TO.P,J2,20,Pin_20*%
%TO.N,+5V*%
X125730000Y-161290000D03*
%TD*%
D13*
%TO.P,U51,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X105410000Y-102870000D03*
D10*
%TO.P,U51,2,I0a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr12*%
X105410000Y-105410000D03*
%TO.P,U51,3,I1a*%
%TO.N,/RAM_module/r_j_addr5*%
X105410000Y-107950000D03*
%TO.P,U51,4,Za*%
%TO.N,/RAM_module/RAM1_a12*%
X105410000Y-110490000D03*
%TO.P,U51,5,I0b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr13*%
X105410000Y-113030000D03*
%TO.P,U51,6,I1b*%
%TO.N,/RAM_module/r_j_addr6*%
X105410000Y-115570000D03*
%TO.P,U51,7,Zb*%
%TO.N,/RAM_module/RAM1_a13*%
X105410000Y-118110000D03*
%TO.P,U51,8,GND*%
%TO.N,GND*%
X105410000Y-120650000D03*
%TO.P,U51,9,Zd*%
%TO.N,unconnected-(U51-Zd-Pad9)*%
X113030000Y-120650000D03*
%TO.P,U51,10,I1d*%
%TO.N,unconnected-(U51-I1d-Pad10)*%
X113030000Y-118110000D03*
%TO.P,U51,11,I0d*%
%TO.N,unconnected-(U51-I0d-Pad11)*%
X113030000Y-115570000D03*
%TO.P,U51,12,Zc*%
%TO.N,/RAM_module/RAM1_a14*%
X113030000Y-113030000D03*
%TO.P,U51,13,I1c*%
%TO.N,/RAM_module/r_j_addr7*%
X113030000Y-110490000D03*
%TO.P,U51,14,I0c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr14*%
X113030000Y-107950000D03*
%TO.P,U51,15,OE*%
%TO.N,GND*%
X113030000Y-105410000D03*
%TO.P,U51,16,VCC*%
%TO.N,+5V*%
X113030000Y-102870000D03*
%TD*%
D13*
%TO.P,U6,1*%
%TO.N,/horizontal_counter/~{bit_1}*%
X34295000Y-82550000D03*
D10*
%TO.P,U6,2*%
%TO.N,/horizontal_counter/~{bit_2}*%
X34295000Y-85090000D03*
%TO.P,U6,3*%
%TO.N,/horizontal_counter/bit_3*%
X34295000Y-87630000D03*
%TO.P,U6,4*%
%TO.N,/horizontal_counter/~{bit_4}*%
X34295000Y-90170000D03*
%TO.P,U6,5*%
%TO.N,/horizontal_counter/~{bit_5}*%
X34295000Y-92710000D03*
%TO.P,U6,6*%
%TO.N,/horizontal_counter/~{bit_6}*%
X34295000Y-95250000D03*
%TO.P,U6,7,GND*%
%TO.N,GND*%
X34295000Y-97790000D03*
%TO.P,U6,8*%
%TO.N,Net-(U5-Pad11)*%
X41915000Y-97790000D03*
%TO.P,U6,9*%
%TO.N,N/C*%
X41915000Y-95250000D03*
%TO.P,U6,10*%
X41915000Y-92710000D03*
%TO.P,U6,11*%
%TO.N,/horizontal_counter/~{bit_7}*%
X41915000Y-90170000D03*
%TO.P,U6,12*%
%TO.N,/horizontal_counter/bit_8*%
X41915000Y-87630000D03*
%TO.P,U6,13*%
%TO.N,N/C*%
X41915000Y-85090000D03*
%TO.P,U6,14,VCC*%
%TO.N,+5V*%
X41915000Y-82550000D03*
%TD*%
D13*
%TO.P,U15,1,~{MR}*%
%TO.N,/vertical_counter/~{rst}*%
X48260000Y-176530000D03*
D10*
%TO.P,U15,2,CP*%
%TO.N,/eo_line*%
X48260000Y-179070000D03*
%TO.P,U15,3,D0*%
%TO.N,GND*%
X48260000Y-181610000D03*
%TO.P,U15,4,D1*%
X48260000Y-184150000D03*
%TO.P,U15,5,D2*%
X48260000Y-186690000D03*
%TO.P,U15,6,D3*%
X48260000Y-189230000D03*
%TO.P,U15,7,CEP*%
%TO.N,+5V*%
X48260000Y-191770000D03*
%TO.P,U15,8,GND*%
%TO.N,GND*%
X48260000Y-194310000D03*
%TO.P,U15,9,~{PE}*%
X55880000Y-194310000D03*
%TO.P,U15,10,CET*%
%TO.N,+5V*%
X55880000Y-191770000D03*
%TO.P,U15,11,Q3*%
%TO.N,/vertical_counter/bit_3*%
X55880000Y-189230000D03*
%TO.P,U15,12,Q2*%
%TO.N,/vertical_counter/bit_2*%
X55880000Y-186690000D03*
%TO.P,U15,13,Q1*%
%TO.N,/vertical_counter/bit_1*%
X55880000Y-184150000D03*
%TO.P,U15,14,Q0*%
%TO.N,/vertical_counter/bit_0*%
X55880000Y-181610000D03*
%TO.P,U15,15,TC*%
%TO.N,Net-(U15-TC)*%
X55880000Y-179070000D03*
%TO.P,U15,16,VCC*%
%TO.N,+5V*%
X55880000Y-176530000D03*
%TD*%
D13*
%TO.P,U21,1*%
%TO.N,/vertical_counter/bit_0*%
X62240000Y-133350000D03*
D10*
%TO.P,U21,2*%
%TO.N,/vertical_counter/~{bit_1}*%
X62240000Y-135890000D03*
%TO.P,U21,3*%
%TO.N,/vertical_counter/~{bit_2}*%
X62240000Y-138430000D03*
%TO.P,U21,4*%
%TO.N,/vertical_counter/bit_3*%
X62240000Y-140970000D03*
%TO.P,U21,5*%
%TO.N,/vertical_counter/bit_4*%
X62240000Y-143510000D03*
%TO.P,U21,6*%
%TO.N,/vertical_counter/~{bit_5}*%
X62240000Y-146050000D03*
%TO.P,U21,7*%
%TO.N,/vertical_counter/bit_6*%
X62240000Y-148590000D03*
%TO.P,U21,8,GND*%
%TO.N,GND*%
X62240000Y-151130000D03*
%TO.P,U21,9*%
%TO.N,Net-(U19-Pad5)*%
X69860000Y-151130000D03*
%TO.P,U21,10*%
%TO.N,/vertical_counter/~{bit_7}*%
X69860000Y-148590000D03*
%TO.P,U21,11*%
%TO.N,/vertical_counter/~{bit_8}*%
X69860000Y-146050000D03*
%TO.P,U21,12*%
%TO.N,/vertical_counter/bit_9*%
X69860000Y-143510000D03*
%TO.P,U21,13*%
%TO.N,+5V*%
X69860000Y-140970000D03*
%TO.P,U21,14*%
X69860000Y-138430000D03*
%TO.P,U21,15*%
X69860000Y-135890000D03*
%TO.P,U21,16,VCC*%
X69860000Y-133350000D03*
%TD*%
D13*
%TO.P,U38,1,S*%
%TO.N,/is_vis_area*%
X119380000Y-128270000D03*
D10*
%TO.P,U38,2,I0a*%
%TO.N,GND*%
X119380000Y-130810000D03*
%TO.P,U38,3,I1a*%
%TO.N,/ADC_module/I4*%
X119380000Y-133350000D03*
%TO.P,U38,4,Za*%
%TO.N,/ADC_module/D4*%
X119380000Y-135890000D03*
%TO.P,U38,5,I0b*%
%TO.N,GND*%
X119380000Y-138430000D03*
%TO.P,U38,6,I1b*%
%TO.N,/ADC_module/I5*%
X119380000Y-140970000D03*
%TO.P,U38,7,Zb*%
%TO.N,/ADC_module/D5*%
X119380000Y-143510000D03*
%TO.P,U38,8,GND*%
%TO.N,GND*%
X119380000Y-146050000D03*
%TO.P,U38,9,Zd*%
%TO.N,/ADC_module/D7*%
X127000000Y-146050000D03*
%TO.P,U38,10,I1d*%
%TO.N,/ADC_module/I7*%
X127000000Y-143510000D03*
%TO.P,U38,11,I0d*%
%TO.N,GND*%
X127000000Y-140970000D03*
%TO.P,U38,12,Zc*%
%TO.N,/ADC_module/D6*%
X127000000Y-138430000D03*
%TO.P,U38,13,I1c*%
%TO.N,/ADC_module/I6*%
X127000000Y-135890000D03*
%TO.P,U38,14,I0c*%
%TO.N,GND*%
X127000000Y-133350000D03*
%TO.P,U38,15,OE*%
X127000000Y-130810000D03*
%TO.P,U38,16,VCC*%
%TO.N,+5V*%
X127000000Y-128270000D03*
%TD*%
%TO.P,R9,1*%
%TO.N,/RAM_module/ext_graphics_source/i_addr_ser*%
X114300000Y-182880000D03*
%TO.P,R9,2*%
%TO.N,+5V*%
X114300000Y-175260000D03*
%TD*%
D17*
%TO.P,SW4,1,A*%
%TO.N,/int_brightness*%
X138430000Y-99140000D03*
D18*
%TO.P,SW4,2,B*%
%TO.N,Net-(RV4-Pad2)*%
X138430000Y-101640000D03*
%TO.P,SW4,3,C*%
%TO.N,/ext_B*%
X138430000Y-104140000D03*
%TO.P,SW4,4,A*%
X135130000Y-104140000D03*
%TO.P,SW4,5,B*%
%TO.N,Net-(RV4-Pad2)*%
X135130000Y-101640000D03*
%TO.P,SW4,6,C*%
%TO.N,/int_brightness*%
X135130000Y-99140000D03*
%TD*%
D13*
%TO.P,U41,1*%
%TO.N,/RAM0_~{WE}*%
X132080000Y-111760000D03*
D10*
%TO.P,U41,2*%
%TO.N,/RAM1_~{WE}*%
X132080000Y-114300000D03*
%TO.P,U41,3*%
%TO.N,Net-(U39-Pad5)*%
X132080000Y-116840000D03*
%TO.P,U41,4*%
%TO.N,unconnected-(U41-Pad4)*%
X132080000Y-119380000D03*
%TO.P,U41,5*%
%TO.N,unconnected-(U41-Pad5)*%
X132080000Y-121920000D03*
%TO.P,U41,6*%
%TO.N,unconnected-(U41-Pad6)*%
X132080000Y-124460000D03*
%TO.P,U41,7,GND*%
%TO.N,GND*%
X132080000Y-127000000D03*
%TO.P,U41,8*%
%TO.N,unconnected-(U41-Pad8)*%
X139700000Y-127000000D03*
%TO.P,U41,9*%
%TO.N,unconnected-(U41-Pad9)*%
X139700000Y-124460000D03*
%TO.P,U41,10*%
%TO.N,unconnected-(U41-Pad10)*%
X139700000Y-121920000D03*
%TO.P,U41,11*%
%TO.N,unconnected-(U41-Pad11)*%
X139700000Y-119380000D03*
%TO.P,U41,12*%
%TO.N,unconnected-(U41-Pad12)*%
X139700000Y-116840000D03*
%TO.P,U41,13*%
%TO.N,unconnected-(U41-Pad13)*%
X139700000Y-114300000D03*
%TO.P,U41,14,VCC*%
%TO.N,+5V*%
X139700000Y-111760000D03*
%TD*%
D13*
%TO.P,U56,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X91440000Y-128270000D03*
D10*
%TO.P,U56,2,I0a*%
%TO.N,/RAM_module/RAM0_d4*%
X91440000Y-130810000D03*
%TO.P,U56,3,I1a*%
%TO.N,/RAM_module/RAM1_d4*%
X91440000Y-133350000D03*
%TO.P,U56,4,Za*%
%TO.N,/ADC_module/I4*%
X91440000Y-135890000D03*
%TO.P,U56,5,I0b*%
%TO.N,/RAM_module/RAM0_d5*%
X91440000Y-138430000D03*
%TO.P,U56,6,I1b*%
%TO.N,/RAM_module/RAM1_d5*%
X91440000Y-140970000D03*
%TO.P,U56,7,Zb*%
%TO.N,/ADC_module/I5*%
X91440000Y-143510000D03*
%TO.P,U56,8,GND*%
%TO.N,GND*%
X91440000Y-146050000D03*
%TO.P,U56,9,Zd*%
%TO.N,/ADC_module/I7*%
X99060000Y-146050000D03*
%TO.P,U56,10,I1d*%
%TO.N,/RAM_module/RAM1_d7*%
X99060000Y-143510000D03*
%TO.P,U56,11,I0d*%
%TO.N,/RAM_module/RAM0_d7*%
X99060000Y-140970000D03*
%TO.P,U56,12,Zc*%
%TO.N,/ADC_module/I6*%
X99060000Y-138430000D03*
%TO.P,U56,13,I1c*%
%TO.N,/RAM_module/RAM1_d6*%
X99060000Y-135890000D03*
%TO.P,U56,14,I0c*%
%TO.N,/RAM_module/RAM0_d6*%
X99060000Y-133350000D03*
%TO.P,U56,15,OE*%
%TO.N,GND*%
X99060000Y-130810000D03*
%TO.P,U56,16,VCC*%
%TO.N,+5V*%
X99060000Y-128270000D03*
%TD*%
D13*
%TO.P,U5,1*%
%TO.N,/horizontal_counter/bit_6*%
X20320000Y-87630000D03*
D10*
%TO.P,U5,2*%
%TO.N,/horizontal_counter/~{bit_6}*%
X20320000Y-90170000D03*
%TO.P,U5,3*%
%TO.N,/horizontal_counter/bit_7*%
X20320000Y-92710000D03*
%TO.P,U5,4*%
%TO.N,/horizontal_counter/~{bit_7}*%
X20320000Y-95250000D03*
%TO.P,U5,5*%
%TO.N,/horizontal_counter/bit_8*%
X20320000Y-97790000D03*
%TO.P,U5,6*%
%TO.N,/horizontal_counter/~{bit_8}*%
X20320000Y-100330000D03*
%TO.P,U5,7,GND*%
%TO.N,GND*%
X20320000Y-102870000D03*
%TO.P,U5,8*%
%TO.N,/horizontal_counter/~{rst}*%
X27940000Y-102870000D03*
%TO.P,U5,9*%
%TO.N,/horizontal_counter/rst*%
X27940000Y-100330000D03*
%TO.P,U5,10*%
%TO.N,/eo_line*%
X27940000Y-97790000D03*
%TO.P,U5,11*%
%TO.N,Net-(U5-Pad11)*%
X27940000Y-95250000D03*
%TO.P,U5,12*%
%TO.N,/horizontal_counter/eo_vis_200*%
X27940000Y-92710000D03*
%TO.P,U5,13*%
%TO.N,Net-(U5-Pad13)*%
X27940000Y-90170000D03*
%TO.P,U5,14,VCC*%
%TO.N,+5V*%
X27940000Y-87630000D03*
%TD*%
D13*
%TO.P,U14,1,Oe1*%
%TO.N,GND*%
X34290000Y-176530000D03*
D10*
%TO.P,U14,2,Oe2*%
X34290000Y-179070000D03*
%TO.P,U14,3,Q0*%
%TO.N,/RAM_module/r_j_addr4*%
X34290000Y-181610000D03*
%TO.P,U14,4,Q1*%
%TO.N,/RAM_module/r_j_addr5*%
X34290000Y-184150000D03*
%TO.P,U14,5,Q2*%
%TO.N,/RAM_module/r_j_addr6*%
X34290000Y-186690000D03*
%TO.P,U14,6,Q3*%
%TO.N,/RAM_module/r_j_addr7*%
X34290000Y-189230000D03*
%TO.P,U14,7,Cp*%
%TO.N,/horizontal_counter/CLK*%
X34290000Y-191770000D03*
%TO.P,U14,8,GND*%
%TO.N,GND*%
X34290000Y-194310000D03*
%TO.P,U14,9,E1*%
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X41910000Y-194310000D03*
%TO.P,U14,10,E2*%
X41910000Y-191770000D03*
%TO.P,U14,11,D3*%
%TO.N,/horizontal_counter/bit_7*%
X41910000Y-189230000D03*
%TO.P,U14,12,D2*%
%TO.N,/horizontal_counter/bit_6*%
X41910000Y-186690000D03*
%TO.P,U14,13,D1*%
%TO.N,/horizontal_counter/bit_5*%
X41910000Y-184150000D03*
%TO.P,U14,14,D0*%
%TO.N,/horizontal_counter/bit_4*%
X41910000Y-181610000D03*
%TO.P,U14,15,Mr*%
%TO.N,/horizontal_counter/rst*%
X41910000Y-179070000D03*
%TO.P,U14,16,VCC*%
%TO.N,+5V*%
X41910000Y-176530000D03*
%TD*%
D13*
%TO.P,U17,1,~{MR}*%
%TO.N,/vertical_counter/~{rst}*%
X48260000Y-153670000D03*
D10*
%TO.P,U17,2,CP*%
%TO.N,Net-(U16-TC)*%
X48260000Y-156210000D03*
%TO.P,U17,3,D0*%
%TO.N,GND*%
X48260000Y-158750000D03*
%TO.P,U17,4,D1*%
X48260000Y-161290000D03*
%TO.P,U17,5,D2*%
X48260000Y-163830000D03*
%TO.P,U17,6,D3*%
X48260000Y-166370000D03*
%TO.P,U17,7,CEP*%
%TO.N,+5V*%
X48260000Y-168910000D03*
%TO.P,U17,8,GND*%
%TO.N,GND*%
X48260000Y-171450000D03*
%TO.P,U17,9,~{PE}*%
X55880000Y-171450000D03*
%TO.P,U17,10,CET*%
%TO.N,+5V*%
X55880000Y-168910000D03*
%TO.P,U17,11,Q3*%
%TO.N,unconnected-(U17-Q3-Pad11)*%
X55880000Y-166370000D03*
%TO.P,U17,12,Q2*%
%TO.N,unconnected-(U17-Q2-Pad12)*%
X55880000Y-163830000D03*
%TO.P,U17,13,Q1*%
%TO.N,/vertical_counter/bit_9*%
X55880000Y-161290000D03*
%TO.P,U17,14,Q0*%
%TO.N,/vertical_counter/bit_8*%
X55880000Y-158750000D03*
%TO.P,U17,15,TC*%
%TO.N,unconnected-(U17-TC-Pad15)*%
X55880000Y-156210000D03*
%TO.P,U17,16,VCC*%
%TO.N,+5V*%
X55880000Y-153670000D03*
%TD*%
D14*
%TO.P,J5,1,Pin_1*%
%TO.N,/RAM_module/await_upd*%
X77470000Y-193040000D03*
D15*
%TO.P,J5,2,Pin_2*%
%TO.N,Net-(J3-Pin_2)*%
X80010000Y-193040000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,Net-(J3-Pin_3)*%
X82550000Y-193040000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,Net-(J3-Pin_4)*%
X85090000Y-193040000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,Net-(J3-Pin_5)*%
X87630000Y-193040000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,Net-(J3-Pin_6)*%
X90170000Y-193040000D03*
%TO.P,J5,7,Pin_7*%
%TO.N,Net-(J3-Pin_7)*%
X92710000Y-193040000D03*
%TO.P,J5,8,Pin_8*%
%TO.N,Net-(J3-Pin_8)*%
X95250000Y-193040000D03*
%TO.P,J5,9,Pin_9*%
%TO.N,Net-(J3-Pin_9)*%
X97790000Y-193040000D03*
%TO.P,J5,10,Pin_10*%
%TO.N,Net-(J3-Pin_10)*%
X100330000Y-193040000D03*
%TO.P,J5,11,Pin_11*%
%TO.N,Net-(J3-Pin_11)*%
X102870000Y-193040000D03*
%TO.P,J5,12,Pin_12*%
%TO.N,Net-(J3-Pin_12)*%
X105410000Y-193040000D03*
%TO.P,J5,13,Pin_13*%
%TO.N,/RAM_module/ext_graphics_source/j_addr_ser*%
X107950000Y-193040000D03*
%TO.P,J5,14,Pin_14*%
%TO.N,/RAM_module/ext_graphics_source/i_addr_ser*%
X110490000Y-193040000D03*
%TO.P,J5,15,Pin_15*%
%TO.N,/RAM_module/ext_graphics_source/data_ser*%
X113030000Y-193040000D03*
%TO.P,J5,16,Pin_16*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X115570000Y-193040000D03*
%TO.P,J5,17,Pin_17*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X118110000Y-193040000D03*
%TO.P,J5,18,Pin_18*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X120650000Y-193040000D03*
%TO.P,J5,19,Pin_19*%
%TO.N,Net-(J3-Pin_19)*%
X123190000Y-193040000D03*
%TO.P,J5,20,Pin_20*%
%TO.N,GND*%
X125730000Y-193040000D03*
%TD*%
D13*
%TO.P,U9,1*%
%TO.N,/horizontal_counter/~{bit_0}*%
X20320000Y-128270000D03*
D10*
%TO.P,U9,2*%
%TO.N,/horizontal_counter/~{bit_1}*%
X20320000Y-130810000D03*
%TO.P,U9,3*%
%TO.N,/horizontal_counter/~{bit_2}*%
X20320000Y-133350000D03*
%TO.P,U9,4*%
%TO.N,/horizontal_counter/bit_3*%
X20320000Y-135890000D03*
%TO.P,U9,5*%
%TO.N,/horizontal_counter/~{bit_4}*%
X20320000Y-138430000D03*
%TO.P,U9,6*%
%TO.N,/horizontal_counter/~{bit_5}*%
X20320000Y-140970000D03*
%TO.P,U9,7,GND*%
%TO.N,GND*%
X20320000Y-143510000D03*
%TO.P,U9,8*%
%TO.N,Net-(U5-Pad13)*%
X27940000Y-143510000D03*
%TO.P,U9,9*%
%TO.N,N/C*%
X27940000Y-140970000D03*
%TO.P,U9,10*%
X27940000Y-138430000D03*
%TO.P,U9,11*%
%TO.N,/horizontal_counter/bit_7*%
X27940000Y-135890000D03*
%TO.P,U9,12*%
%TO.N,/horizontal_counter/bit_8*%
X27940000Y-133350000D03*
%TO.P,U9,13*%
%TO.N,N/C*%
X27940000Y-130810000D03*
%TO.P,U9,14,VCC*%
%TO.N,+5V*%
X27940000Y-128270000D03*
%TD*%
D13*
%TO.P,U4,1*%
%TO.N,/horizontal_counter/bit_0*%
X34290000Y-62230000D03*
D10*
%TO.P,U4,2*%
%TO.N,/horizontal_counter/~{bit_0}*%
X34290000Y-64770000D03*
%TO.P,U4,3*%
%TO.N,/horizontal_counter/bit_1*%
X34290000Y-67310000D03*
%TO.P,U4,4*%
%TO.N,/horizontal_counter/~{bit_1}*%
X34290000Y-69850000D03*
%TO.P,U4,5*%
%TO.N,/horizontal_counter/bit_2*%
X34290000Y-72390000D03*
%TO.P,U4,6*%
%TO.N,/horizontal_counter/~{bit_2}*%
X34290000Y-74930000D03*
%TO.P,U4,7,GND*%
%TO.N,GND*%
X34290000Y-77470000D03*
%TO.P,U4,8*%
%TO.N,/horizontal_counter/~{bit_3}*%
X41910000Y-77470000D03*
%TO.P,U4,9*%
%TO.N,/horizontal_counter/bit_3*%
X41910000Y-74930000D03*
%TO.P,U4,10*%
%TO.N,/horizontal_counter/~{bit_4}*%
X41910000Y-72390000D03*
%TO.P,U4,11*%
%TO.N,/horizontal_counter/bit_4*%
X41910000Y-69850000D03*
%TO.P,U4,12*%
%TO.N,/horizontal_counter/~{bit_5}*%
X41910000Y-67310000D03*
%TO.P,U4,13*%
%TO.N,/horizontal_counter/bit_5*%
X41910000Y-64770000D03*
%TO.P,U4,14,VCC*%
%TO.N,+5V*%
X41910000Y-62230000D03*
%TD*%
D13*
%TO.P,U55,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X77470000Y-128270000D03*
D10*
%TO.P,U55,2,I0a*%
%TO.N,/RAM_module/RAM0_d0*%
X77470000Y-130810000D03*
%TO.P,U55,3,I1a*%
%TO.N,/RAM_module/RAM1_d0*%
X77470000Y-133350000D03*
%TO.P,U55,4,Za*%
%TO.N,/ADC_module/I0*%
X77470000Y-135890000D03*
%TO.P,U55,5,I0b*%
%TO.N,/RAM_module/RAM0_d1*%
X77470000Y-138430000D03*
%TO.P,U55,6,I1b*%
%TO.N,/RAM_module/RAM1_d1*%
X77470000Y-140970000D03*
%TO.P,U55,7,Zb*%
%TO.N,/ADC_module/I1*%
X77470000Y-143510000D03*
%TO.P,U55,8,GND*%
%TO.N,GND*%
X77470000Y-146050000D03*
%TO.P,U55,9,Zd*%
%TO.N,/ADC_module/I3*%
X85090000Y-146050000D03*
%TO.P,U55,10,I1d*%
%TO.N,/RAM_module/RAM1_d3*%
X85090000Y-143510000D03*
%TO.P,U55,11,I0d*%
%TO.N,/RAM_module/RAM0_d3*%
X85090000Y-140970000D03*
%TO.P,U55,12,Zc*%
%TO.N,/ADC_module/I2*%
X85090000Y-138430000D03*
%TO.P,U55,13,I1c*%
%TO.N,/RAM_module/RAM1_d2*%
X85090000Y-135890000D03*
%TO.P,U55,14,I0c*%
%TO.N,/RAM_module/RAM0_d2*%
X85090000Y-133350000D03*
%TO.P,U55,15,OE*%
%TO.N,GND*%
X85090000Y-130810000D03*
%TO.P,U55,16,VCC*%
%TO.N,+5V*%
X85090000Y-128270000D03*
%TD*%
D13*
%TO.P,U44,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X48260000Y-41910000D03*
D10*
%TO.P,U44,2,I0a*%
%TO.N,/RAM_module/r_i_addr0*%
X48260000Y-44450000D03*
%TO.P,U44,3,I1a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr0*%
X48260000Y-46990000D03*
%TO.P,U44,4,Za*%
%TO.N,/RAM_module/RAM0_a0*%
X48260000Y-49530000D03*
%TO.P,U44,5,I0b*%
%TO.N,/RAM_module/r_i_addr1*%
X48260000Y-52070000D03*
%TO.P,U44,6,I1b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr1*%
X48260000Y-54610000D03*
%TO.P,U44,7,Zb*%
%TO.N,/RAM_module/RAM0_a1*%
X48260000Y-57150000D03*
%TO.P,U44,8,GND*%
%TO.N,GND*%
X48260000Y-59690000D03*
%TO.P,U44,9,Zd*%
%TO.N,/RAM_module/RAM0_a3*%
X55880000Y-59690000D03*
%TO.P,U44,10,I1d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr3*%
X55880000Y-57150000D03*
%TO.P,U44,11,I0d*%
%TO.N,/RAM_module/r_i_addr3*%
X55880000Y-54610000D03*
%TO.P,U44,12,Zc*%
%TO.N,/RAM_module/RAM0_a2*%
X55880000Y-52070000D03*
%TO.P,U44,13,I1c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr2*%
X55880000Y-49530000D03*
%TO.P,U44,14,I0c*%
%TO.N,/RAM_module/r_i_addr2*%
X55880000Y-46990000D03*
%TO.P,U44,15,OE*%
%TO.N,GND*%
X55880000Y-44450000D03*
%TO.P,U44,16,VCC*%
%TO.N,+5V*%
X55880000Y-41910000D03*
%TD*%
D13*
%TO.P,U2,1,~{MR}*%
%TO.N,/horizontal_counter/~{rst}*%
X34290000Y-39370000D03*
D10*
%TO.P,U2,2,CP*%
%TO.N,Net-(U1-TC)*%
X34290000Y-41910000D03*
%TO.P,U2,3,D0*%
%TO.N,GND*%
X34290000Y-44450000D03*
%TO.P,U2,4,D1*%
X34290000Y-46990000D03*
%TO.P,U2,5,D2*%
X34290000Y-49530000D03*
%TO.P,U2,6,D3*%
X34290000Y-52070000D03*
%TO.P,U2,7,CEP*%
%TO.N,+5V*%
X34290000Y-54610000D03*
%TO.P,U2,8,GND*%
%TO.N,GND*%
X34290000Y-57150000D03*
%TO.P,U2,9,~{PE}*%
X41910000Y-57150000D03*
%TO.P,U2,10,CET*%
%TO.N,+5V*%
X41910000Y-54610000D03*
%TO.P,U2,11,Q3*%
%TO.N,/horizontal_counter/bit_7*%
X41910000Y-52070000D03*
%TO.P,U2,12,Q2*%
%TO.N,/horizontal_counter/bit_6*%
X41910000Y-49530000D03*
%TO.P,U2,13,Q1*%
%TO.N,/horizontal_counter/bit_5*%
X41910000Y-46990000D03*
%TO.P,U2,14,Q0*%
%TO.N,/horizontal_counter/bit_4*%
X41910000Y-44450000D03*
%TO.P,U2,15,TC*%
%TO.N,Net-(U2-TC)*%
X41910000Y-41910000D03*
%TO.P,U2,16,VCC*%
%TO.N,+5V*%
X41910000Y-39370000D03*
%TD*%
%TO.P,R6,1*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X109220000Y-172720000D03*
%TO.P,R6,2*%
%TO.N,+5V*%
X109220000Y-165100000D03*
%TD*%
D13*
%TO.P,U20,1*%
%TO.N,/vertical_counter/~{bit_0}*%
X48265000Y-130810000D03*
D10*
%TO.P,U20,2*%
%TO.N,/vertical_counter/~{bit_1}*%
X48265000Y-133350000D03*
%TO.P,U20,3*%
%TO.N,/vertical_counter/~{bit_2}*%
X48265000Y-135890000D03*
%TO.P,U20,4*%
%TO.N,/vertical_counter/bit_3*%
X48265000Y-138430000D03*
%TO.P,U20,5*%
%TO.N,/vertical_counter/bit_4*%
X48265000Y-140970000D03*
%TO.P,U20,6*%
%TO.N,/vertical_counter/~{bit_5}*%
X48265000Y-143510000D03*
%TO.P,U20,7*%
%TO.N,/vertical_counter/bit_6*%
X48265000Y-146050000D03*
%TO.P,U20,8,GND*%
%TO.N,GND*%
X48265000Y-148590000D03*
%TO.P,U20,9*%
%TO.N,Net-(U19-Pad3)*%
X55885000Y-148590000D03*
%TO.P,U20,10*%
%TO.N,/vertical_counter/~{bit_7}*%
X55885000Y-146050000D03*
%TO.P,U20,11*%
%TO.N,/vertical_counter/~{bit_8}*%
X55885000Y-143510000D03*
%TO.P,U20,12*%
%TO.N,/vertical_counter/bit_9*%
X55885000Y-140970000D03*
%TO.P,U20,13*%
%TO.N,+5V*%
X55885000Y-138430000D03*
%TO.P,U20,14*%
X55885000Y-135890000D03*
%TO.P,U20,15*%
X55885000Y-133350000D03*
%TO.P,U20,16,VCC*%
X55885000Y-130810000D03*
%TD*%
D13*
%TO.P,U12,1*%
%TO.N,/horizontal_counter/eo_fporch_210*%
X34290000Y-143510000D03*
D10*
%TO.P,U12,2*%
%TO.N,/horizontal_counter/eo_syncp_242*%
X34290000Y-146050000D03*
%TO.P,U12,3*%
%TO.N,Net-(U11A-J)*%
X34290000Y-148590000D03*
%TO.P,U12,4*%
%TO.N,/eo_line*%
X34290000Y-151130000D03*
%TO.P,U12,5*%
%TO.N,/mrst*%
X34290000Y-153670000D03*
%TO.P,U12,6*%
%TO.N,/horizontal_counter/rst*%
X34290000Y-156210000D03*
%TO.P,U12,7,GND*%
%TO.N,GND*%
X34290000Y-158750000D03*
%TO.P,U12,8*%
%TO.N,Net-(U24A-J)*%
X41910000Y-158750000D03*
%TO.P,U12,9*%
%TO.N,/vertical_counter/eo_fporch_601*%
X41910000Y-156210000D03*
%TO.P,U12,10*%
%TO.N,/vertical_counter/eo_syncp_605*%
X41910000Y-153670000D03*
%TO.P,U12,11*%
%TO.N,/vertical_counter/rst*%
X41910000Y-151130000D03*
%TO.P,U12,12*%
%TO.N,/eo_frame*%
X41910000Y-148590000D03*
%TO.P,U12,13*%
%TO.N,/mrst*%
X41910000Y-146050000D03*
%TO.P,U12,14,VCC*%
%TO.N,+5V*%
X41910000Y-143510000D03*
%TD*%
D13*
%TO.P,U25,1,Oe1*%
%TO.N,GND*%
X48260000Y-64770000D03*
D10*
%TO.P,U25,2,Oe2*%
X48260000Y-67310000D03*
%TO.P,U25,3,Q0*%
%TO.N,/RAM_module/r_i_addr0*%
X48260000Y-69850000D03*
%TO.P,U25,4,Q1*%
%TO.N,/RAM_module/r_i_addr1*%
X48260000Y-72390000D03*
%TO.P,U25,5,Q2*%
%TO.N,/RAM_module/r_i_addr2*%
X48260000Y-74930000D03*
%TO.P,U25,6,Q3*%
%TO.N,/RAM_module/r_i_addr3*%
X48260000Y-77470000D03*
%TO.P,U25,7,Cp*%
%TO.N,/eo_line*%
X48260000Y-80010000D03*
%TO.P,U25,8,GND*%
%TO.N,GND*%
X48260000Y-82550000D03*
%TO.P,U25,9,E1*%
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X55880000Y-82550000D03*
%TO.P,U25,10,E2*%
X55880000Y-80010000D03*
%TO.P,U25,11,D3*%
%TO.N,/vertical_counter/bit_5*%
X55880000Y-77470000D03*
%TO.P,U25,12,D2*%
%TO.N,/vertical_counter/bit_4*%
X55880000Y-74930000D03*
%TO.P,U25,13,D1*%
%TO.N,/vertical_counter/bit_3*%
X55880000Y-72390000D03*
%TO.P,U25,14,D0*%
%TO.N,/vertical_counter/bit_2*%
X55880000Y-69850000D03*
%TO.P,U25,15,Mr*%
%TO.N,/vertical_counter/rst*%
X55880000Y-67310000D03*
%TO.P,U25,16,VCC*%
%TO.N,+5V*%
X55880000Y-64770000D03*
%TD*%
D12*
%TO.P,U47,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X74930000Y-35555000D03*
D10*
%TO.P,U47,2,I0a*%
%TO.N,/RAM_module/r_j_addr5*%
X77470000Y-35555000D03*
%TO.P,U47,3,I1a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr12*%
X80010000Y-35555000D03*
%TO.P,U47,4,Za*%
%TO.N,/RAM_module/RAM0_a12*%
X82550000Y-35555000D03*
%TO.P,U47,5,I0b*%
%TO.N,/RAM_module/r_j_addr6*%
X85090000Y-35555000D03*
%TO.P,U47,6,I1b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr13*%
X87630000Y-35555000D03*
%TO.P,U47,7,Zb*%
%TO.N,/RAM_module/RAM0_a13*%
X90170000Y-35555000D03*
%TO.P,U47,8,GND*%
%TO.N,GND*%
X92710000Y-35555000D03*
%TO.P,U47,9,Zd*%
%TO.N,unconnected-(U47-Zd-Pad9)*%
X92710000Y-27935000D03*
%TO.P,U47,10,I1d*%
%TO.N,unconnected-(U47-I1d-Pad10)*%
X90170000Y-27935000D03*
%TO.P,U47,11,I0d*%
%TO.N,unconnected-(U47-I0d-Pad11)*%
X87630000Y-27935000D03*
%TO.P,U47,12,Zc*%
%TO.N,/RAM_module/RAM0_a14*%
X85090000Y-27935000D03*
%TO.P,U47,13,I1c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr14*%
X82550000Y-27935000D03*
%TO.P,U47,14,I0c*%
%TO.N,/RAM_module/r_j_addr7*%
X80010000Y-27935000D03*
%TO.P,U47,15,OE*%
%TO.N,GND*%
X77470000Y-27935000D03*
%TO.P,U47,16,VCC*%
%TO.N,+5V*%
X74930000Y-27935000D03*
%TD*%
D13*
%TO.P,U7,1*%
%TO.N,/horizontal_counter/~{bit_0}*%
X20320000Y-107950000D03*
D10*
%TO.P,U7,2*%
%TO.N,/horizontal_counter/bit_1*%
X20320000Y-110490000D03*
%TO.P,U7,3*%
%TO.N,/horizontal_counter/~{bit_2}*%
X20320000Y-113030000D03*
%TO.P,U7,4*%
%TO.N,/horizontal_counter/~{bit_3}*%
X20320000Y-115570000D03*
%TO.P,U7,5*%
%TO.N,/horizontal_counter/bit_4*%
X20320000Y-118110000D03*
%TO.P,U7,6*%
%TO.N,/horizontal_counter/bit_5*%
X20320000Y-120650000D03*
%TO.P,U7,7,GND*%
%TO.N,GND*%
X20320000Y-123190000D03*
%TO.P,U7,8*%
%TO.N,Net-(U10-Pad3)*%
X27940000Y-123190000D03*
%TO.P,U7,9*%
%TO.N,N/C*%
X27940000Y-120650000D03*
%TO.P,U7,10*%
X27940000Y-118110000D03*
%TO.P,U7,11*%
%TO.N,/horizontal_counter/bit_6*%
X27940000Y-115570000D03*
%TO.P,U7,12*%
%TO.N,/horizontal_counter/bit_7*%
X27940000Y-113030000D03*
%TO.P,U7,13*%
%TO.N,N/C*%
X27940000Y-110490000D03*
%TO.P,U7,14,VCC*%
%TO.N,+5V*%
X27940000Y-107950000D03*
%TD*%
D13*
%TO.P,U35,1,I_OUT1*%
%TO.N,Net-(U35-I_OUT1)*%
X119385000Y-102870000D03*
D10*
%TO.P,U35,2,I_OUT2*%
%TO.N,GND*%
X119385000Y-105410000D03*
%TO.P,U35,3,GND*%
X119385000Y-107950000D03*
%TO.P,U35,4,D9(MSB)*%
%TO.N,unconnected-(U35-D9(MSB)-Pad4)*%
X119385000Y-110490000D03*
%TO.P,U35,5,D8*%
%TO.N,unconnected-(U35-D8-Pad5)*%
X119385000Y-113030000D03*
%TO.P,U35,6,D7*%
%TO.N,/ADC_module/D7*%
X119385000Y-115570000D03*
%TO.P,U35,7,D6*%
%TO.N,/ADC_module/D6*%
X119385000Y-118110000D03*
%TO.P,U35,8,D5*%
%TO.N,/ADC_module/D5*%
X119385000Y-120650000D03*
%TO.P,U35,9,D4*%
%TO.N,/ADC_module/D4*%
X127005000Y-120650000D03*
%TO.P,U35,10,D3*%
%TO.N,/ADC_module/D3*%
X127005000Y-118110000D03*
%TO.P,U35,11,D2*%
%TO.N,/ADC_module/D2*%
X127005000Y-115570000D03*
%TO.P,U35,12,D1*%
%TO.N,/ADC_module/D1*%
X127005000Y-113030000D03*
%TO.P,U35,13,D0(LSB)*%
%TO.N,/ADC_module/D0*%
X127005000Y-110490000D03*
%TO.P,U35,14,VCC*%
%TO.N,+5V*%
X127005000Y-107950000D03*
%TO.P,U35,15,VREF*%
X127005000Y-105410000D03*
%TO.P,U35,16,RFBACK*%
%TO.N,unconnected-(U35-RFBACK-Pad16)*%
X127005000Y-102870000D03*
%TD*%
D13*
%TO.P,U32,1,QB*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr8*%
X77470000Y-165100000D03*
D10*
%TO.P,U32,2,QC*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr9*%
X77470000Y-167640000D03*
%TO.P,U32,3,QD*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr10*%
X77470000Y-170180000D03*
%TO.P,U32,4,QE*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr11*%
X77470000Y-172720000D03*
%TO.P,U32,5,QF*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr12*%
X77470000Y-175260000D03*
%TO.P,U32,6,QG*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr13*%
X77470000Y-177800000D03*
%TO.P,U32,7,QH*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr14*%
X77470000Y-180340000D03*
%TO.P,U32,8,GND*%
%TO.N,GND*%
X77470000Y-182880000D03*
%TO.P,U32,9,QH'*%
%TO.N,unconnected-(U32-QH&apos;-Pad9)*%
X85090000Y-182880000D03*
%TO.P,U32,10,~{SRCLR}*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X85090000Y-180340000D03*
%TO.P,U32,11,SRCLK*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X85090000Y-177800000D03*
%TO.P,U32,12,RCLK*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X85090000Y-175260000D03*
%TO.P,U32,13,~{OE}*%
%TO.N,GND*%
X85090000Y-172720000D03*
%TO.P,U32,14,SER*%
%TO.N,/RAM_module/ext_graphics_source/j_addr_ser*%
X85090000Y-170180000D03*
%TO.P,U32,15,QA*%
%TO.N,/RAM_module/RAM_bus_mux/w_j_addr0*%
X85090000Y-167640000D03*
%TO.P,U32,16,VCC*%
%TO.N,+5V*%
X85090000Y-165100000D03*
%TD*%
D13*
%TO.P,U52,1,Y1*%
%TO.N,/RAM_module/RAM0_d1*%
X111755000Y-19050000D03*
D10*
%TO.P,U52,2,Y0*%
%TO.N,/RAM_module/RAM1_d1*%
X111755000Y-21590000D03*
%TO.P,U52,3,Z1*%
%TO.N,/RAM_module/RAM0_d2*%
X111755000Y-24130000D03*
%TO.P,U52,4,Z*%
%TO.N,/RAM_module/RAM_bus_mux/w_data2*%
X111755000Y-26670000D03*
%TO.P,U52,5,Z0*%
%TO.N,/RAM_module/RAM1_d2*%
X111755000Y-29210000D03*
%TO.P,U52,6,Inh*%
%TO.N,GND*%
X111755000Y-31750000D03*
%TO.P,U52,7,VEE*%
X111755000Y-34290000D03*
%TO.P,U52,8,VSS*%
X111755000Y-36830000D03*
%TO.P,U52,9,C*%
%TO.N,/RAM_module/r_j_addr0*%
X119375000Y-36830000D03*
%TO.P,U52,10,B*%
X119375000Y-34290000D03*
%TO.P,U52,11,A*%
X119375000Y-31750000D03*
%TO.P,U52,12,X0*%
%TO.N,/RAM_module/RAM1_d0*%
X119375000Y-29210000D03*
%TO.P,U52,13,X1*%
%TO.N,/RAM_module/RAM0_d0*%
X119375000Y-26670000D03*
%TO.P,U52,14,X*%
%TO.N,/RAM_module/RAM_bus_mux/w_data0*%
X119375000Y-24130000D03*
%TO.P,U52,15,Y*%
%TO.N,/RAM_module/RAM_bus_mux/w_data1*%
X119375000Y-21590000D03*
%TO.P,U52,16,VDD*%
%TO.N,+5V*%
X119375000Y-19050000D03*
%TD*%
D13*
%TO.P,U50,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X91445000Y-102870000D03*
D10*
%TO.P,U50,2,I0a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr8*%
X91445000Y-105410000D03*
%TO.P,U50,3,I1a*%
%TO.N,/RAM_module/r_j_addr1*%
X91445000Y-107950000D03*
%TO.P,U50,4,Za*%
%TO.N,/RAM_module/RAM1_a8*%
X91445000Y-110490000D03*
%TO.P,U50,5,I0b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr9*%
X91445000Y-113030000D03*
%TO.P,U50,6,I1b*%
%TO.N,/RAM_module/r_j_addr2*%
X91445000Y-115570000D03*
%TO.P,U50,7,Zb*%
%TO.N,/RAM_module/RAM1_a9*%
X91445000Y-118110000D03*
%TO.P,U50,8,GND*%
%TO.N,GND*%
X91445000Y-120650000D03*
%TO.P,U50,9,Zd*%
%TO.N,/RAM_module/RAM1_a11*%
X99065000Y-120650000D03*
%TO.P,U50,10,I1d*%
%TO.N,/RAM_module/r_j_addr4*%
X99065000Y-118110000D03*
%TO.P,U50,11,I0d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr11*%
X99065000Y-115570000D03*
%TO.P,U50,12,Zc*%
%TO.N,/RAM_module/RAM1_a10*%
X99065000Y-113030000D03*
%TO.P,U50,13,I1c*%
%TO.N,/RAM_module/r_j_addr3*%
X99065000Y-110490000D03*
%TO.P,U50,14,I0c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr10*%
X99065000Y-107950000D03*
%TO.P,U50,15,OE*%
%TO.N,GND*%
X99065000Y-105410000D03*
%TO.P,U50,16,VCC*%
%TO.N,+5V*%
X99065000Y-102870000D03*
%TD*%
D13*
%TO.P,U48,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X100330000Y-19050000D03*
D10*
%TO.P,U48,2,I0a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr0*%
X100330000Y-21590000D03*
%TO.P,U48,3,I1a*%
%TO.N,/RAM_module/r_i_addr0*%
X100330000Y-24130000D03*
%TO.P,U48,4,Za*%
%TO.N,/RAM_module/RAM1_a0*%
X100330000Y-26670000D03*
%TO.P,U48,5,I0b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr1*%
X100330000Y-29210000D03*
%TO.P,U48,6,I1b*%
%TO.N,/RAM_module/r_i_addr1*%
X100330000Y-31750000D03*
%TO.P,U48,7,Zb*%
%TO.N,/RAM_module/RAM1_a1*%
X100330000Y-34290000D03*
%TO.P,U48,8,GND*%
%TO.N,GND*%
X100330000Y-36830000D03*
%TO.P,U48,9,Zd*%
%TO.N,/RAM_module/RAM1_a3*%
X107950000Y-36830000D03*
%TO.P,U48,10,I1d*%
%TO.N,/RAM_module/r_i_addr3*%
X107950000Y-34290000D03*
%TO.P,U48,11,I0d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr3*%
X107950000Y-31750000D03*
%TO.P,U48,12,Zc*%
%TO.N,/RAM_module/RAM1_a2*%
X107950000Y-29210000D03*
%TO.P,U48,13,I1c*%
%TO.N,/RAM_module/r_i_addr2*%
X107950000Y-26670000D03*
%TO.P,U48,14,I0c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr2*%
X107950000Y-24130000D03*
%TO.P,U48,15,OE*%
%TO.N,GND*%
X107950000Y-21590000D03*
%TO.P,U48,16,VCC*%
%TO.N,+5V*%
X107950000Y-19050000D03*
%TD*%
D13*
%TO.P,U23,1*%
%TO.N,/vertical_counter/~{bit_0}*%
X62235000Y-110490000D03*
D10*
%TO.P,U23,2*%
%TO.N,/vertical_counter/~{bit_1}*%
X62235000Y-113030000D03*
%TO.P,U23,3*%
%TO.N,/vertical_counter/bit_2*%
X62235000Y-115570000D03*
%TO.P,U23,4*%
%TO.N,/vertical_counter/~{bit_3}*%
X62235000Y-118110000D03*
%TO.P,U23,5*%
%TO.N,/vertical_counter/bit_4*%
X62235000Y-120650000D03*
%TO.P,U23,6*%
%TO.N,/vertical_counter/bit_5*%
X62235000Y-123190000D03*
%TO.P,U23,7*%
%TO.N,/vertical_counter/bit_6*%
X62235000Y-125730000D03*
%TO.P,U23,8,GND*%
%TO.N,GND*%
X62235000Y-128270000D03*
%TO.P,U23,9*%
%TO.N,Net-(U19-Pad11)*%
X69855000Y-128270000D03*
%TO.P,U23,10*%
%TO.N,/vertical_counter/~{bit_7}*%
X69855000Y-125730000D03*
%TO.P,U23,11*%
%TO.N,/vertical_counter/~{bit_8}*%
X69855000Y-123190000D03*
%TO.P,U23,12*%
%TO.N,/vertical_counter/bit_9*%
X69855000Y-120650000D03*
%TO.P,U23,13*%
%TO.N,+5V*%
X69855000Y-118110000D03*
%TO.P,U23,14*%
X69855000Y-115570000D03*
%TO.P,U23,15*%
X69855000Y-113030000D03*
%TO.P,U23,16,VCC*%
X69855000Y-110490000D03*
%TD*%
D20*
%TO.P,SW1,1,1*%
%TO.N,/mrst*%
X34850000Y-162850000D03*
X41350000Y-162850000D03*
%TO.P,SW1,2,2*%
%TO.N,+5V*%
X34850000Y-167350000D03*
X41350000Y-167350000D03*
%TD*%
D13*
%TO.P,U10,1*%
%TO.N,Net-(U10-Pad1)*%
X34290000Y-123190000D03*
D10*
%TO.P,U10,2*%
%TO.N,/horizontal_counter/eo_fporch_210*%
X34290000Y-125730000D03*
%TO.P,U10,3*%
%TO.N,Net-(U10-Pad3)*%
X34290000Y-128270000D03*
%TO.P,U10,4*%
%TO.N,/horizontal_counter/eo_syncp_242*%
X34290000Y-130810000D03*
%TO.P,U10,5*%
%TO.N,/eo_line*%
X34290000Y-133350000D03*
%TO.P,U10,6*%
%TO.N,/horizontal_counter/~{eo_line}*%
X34290000Y-135890000D03*
%TO.P,U10,7,GND*%
%TO.N,GND*%
X34290000Y-138430000D03*
%TO.P,U10,8*%
%TO.N,/vertical_counter/~{bit_0}*%
X41910000Y-138430000D03*
%TO.P,U10,9*%
%TO.N,/vertical_counter/bit_0*%
X41910000Y-135890000D03*
%TO.P,U10,10*%
%TO.N,/vertical_counter/~{bit_1}*%
X41910000Y-133350000D03*
%TO.P,U10,11*%
%TO.N,/vertical_counter/bit_1*%
X41910000Y-130810000D03*
%TO.P,U10,12*%
%TO.N,/vertical_counter/~{bit_2}*%
X41910000Y-128270000D03*
%TO.P,U10,13*%
%TO.N,/vertical_counter/bit_2*%
X41910000Y-125730000D03*
%TO.P,U10,14,VCC*%
%TO.N,+5V*%
X41910000Y-123190000D03*
%TD*%
D13*
%TO.P,U39,1*%
%TO.N,/is_vis_area*%
X132080000Y-133350000D03*
D10*
%TO.P,U39,2*%
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X132080000Y-135890000D03*
%TO.P,U39,3*%
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X132080000Y-138430000D03*
%TO.P,U39,4*%
%TO.N,/writing_RAM*%
X132080000Y-140970000D03*
%TO.P,U39,5*%
%TO.N,Net-(U39-Pad5)*%
X132080000Y-143510000D03*
%TO.P,U39,6*%
%TO.N,/mrst*%
X132080000Y-146050000D03*
%TO.P,U39,7,GND*%
%TO.N,GND*%
X132080000Y-148590000D03*
%TO.P,U39,8*%
%TO.N,unconnected-(U39-Pad8)*%
X139700000Y-148590000D03*
%TO.P,U39,9*%
%TO.N,unconnected-(U39-Pad9)*%
X139700000Y-146050000D03*
%TO.P,U39,10*%
%TO.N,unconnected-(U39-Pad10)*%
X139700000Y-143510000D03*
%TO.P,U39,11*%
%TO.N,unconnected-(U39-Pad11)*%
X139700000Y-140970000D03*
%TO.P,U39,12*%
%TO.N,unconnected-(U39-Pad12)*%
X139700000Y-138430000D03*
%TO.P,U39,13*%
%TO.N,unconnected-(U39-Pad13)*%
X139700000Y-135890000D03*
%TO.P,U39,14,VCC*%
%TO.N,+5V*%
X139700000Y-133350000D03*
%TD*%
D13*
%TO.P,U26,1,Oe1*%
%TO.N,GND*%
X62235000Y-64770000D03*
D10*
%TO.P,U26,2,Oe2*%
X62235000Y-67310000D03*
%TO.P,U26,3,Q0*%
%TO.N,/RAM_module/r_i_addr4*%
X62235000Y-69850000D03*
%TO.P,U26,4,Q1*%
%TO.N,/RAM_module/r_i_addr5*%
X62235000Y-72390000D03*
%TO.P,U26,5,Q2*%
%TO.N,/RAM_module/r_i_addr6*%
X62235000Y-74930000D03*
%TO.P,U26,6,Q3*%
%TO.N,/RAM_module/r_i_addr7*%
X62235000Y-77470000D03*
%TO.P,U26,7,Cp*%
%TO.N,/eo_line*%
X62235000Y-80010000D03*
%TO.P,U26,8,GND*%
%TO.N,GND*%
X62235000Y-82550000D03*
%TO.P,U26,9,E1*%
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X69855000Y-82550000D03*
%TO.P,U26,10,E2*%
X69855000Y-80010000D03*
%TO.P,U26,11,D3*%
%TO.N,/vertical_counter/bit_9*%
X69855000Y-77470000D03*
%TO.P,U26,12,D2*%
%TO.N,/vertical_counter/bit_8*%
X69855000Y-74930000D03*
%TO.P,U26,13,D1*%
%TO.N,/vertical_counter/bit_7*%
X69855000Y-72390000D03*
%TO.P,U26,14,D0*%
%TO.N,/vertical_counter/bit_6*%
X69855000Y-69850000D03*
%TO.P,U26,15,Mr*%
%TO.N,/vertical_counter/rst*%
X69855000Y-67310000D03*
%TO.P,U26,16,VCC*%
%TO.N,+5V*%
X69855000Y-64770000D03*
%TD*%
%TO.P,R4,1*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X88900000Y-182880000D03*
%TO.P,R4,2*%
%TO.N,+5V*%
X88900000Y-175260000D03*
%TD*%
D13*
%TO.P,U8,1*%
%TO.N,/horizontal_counter/~{bit_0}*%
X34290000Y-102870000D03*
D10*
%TO.P,U8,2*%
%TO.N,/horizontal_counter/bit_1*%
X34290000Y-105410000D03*
%TO.P,U8,3*%
%TO.N,/horizontal_counter/~{bit_2}*%
X34290000Y-107950000D03*
%TO.P,U8,4*%
%TO.N,/horizontal_counter/~{bit_3}*%
X34290000Y-110490000D03*
%TO.P,U8,5*%
%TO.N,/horizontal_counter/bit_5*%
X34290000Y-113030000D03*
%TO.P,U8,6*%
%TO.N,/horizontal_counter/~{bit_6}*%
X34290000Y-115570000D03*
%TO.P,U8,7,GND*%
%TO.N,GND*%
X34290000Y-118110000D03*
%TO.P,U8,8*%
%TO.N,Net-(U10-Pad1)*%
X41910000Y-118110000D03*
%TO.P,U8,9*%
%TO.N,N/C*%
X41910000Y-115570000D03*
%TO.P,U8,10*%
X41910000Y-113030000D03*
%TO.P,U8,11*%
%TO.N,/horizontal_counter/bit_7*%
X41910000Y-110490000D03*
%TO.P,U8,12*%
%TO.N,/horizontal_counter/bit_8*%
X41910000Y-107950000D03*
%TO.P,U8,13*%
%TO.N,N/C*%
X41910000Y-105410000D03*
%TO.P,U8,14,VCC*%
%TO.N,+5V*%
X41910000Y-102870000D03*
%TD*%
D17*
%TO.P,SW3,1,A*%
%TO.N,/int_brightness*%
X138430000Y-87710000D03*
D18*
%TO.P,SW3,2,B*%
%TO.N,Net-(RV3-Pad2)*%
X138430000Y-90210000D03*
%TO.P,SW3,3,C*%
%TO.N,/ext_G*%
X138430000Y-92710000D03*
%TO.P,SW3,4,A*%
X135130000Y-92710000D03*
%TO.P,SW3,5,B*%
%TO.N,Net-(RV3-Pad2)*%
X135130000Y-90210000D03*
%TO.P,SW3,6,C*%
%TO.N,/int_brightness*%
X135130000Y-87710000D03*
%TD*%
D21*
%TO.N,/RAM_module/r_j_addr0*%
X121666000Y-67310000D03*
%TO.N,/vertical_counter/bit_9*%
X64643000Y-78232000D03*
X64262000Y-83058000D03*
%TO.N,/ext_R*%
X134239000Y-71247000D03*
%TO.N,+5V*%
X140335000Y-83820000D03*
X22860000Y-130810000D03*
%TO.N,/RAM_module/r_j_addr0*%
X104223300Y-32608200D03*
X91847100Y-99013900D03*
X22374200Y-177270900D03*
X74713500Y-174051500D03*
%TO.N,/RAM_module/r_j_addr5*%
X74950000Y-32062200D03*
X106156300Y-53964000D03*
X80333600Y-51634700D03*
X37094200Y-172584300D03*
X103417500Y-163829300D03*
%TO.N,/RAM_module/r_i_addr4*%
X75030800Y-69333800D03*
%TO.N,/RAM_module/r_j_addr3*%
X94081800Y-109705400D03*
X95934700Y-36842900D03*
X91729500Y-178028000D03*
X21975600Y-183543700D03*
%TO.N,/RAM_module/r_i_addr5*%
X67188400Y-114415500D03*
%TO.N,/RAM_module/r_j_addr7*%
X108041600Y-179349100D03*
X97543800Y-32717300D03*
%TO.N,/RAM_module/r_j_addr2*%
X64142500Y-109285800D03*
X57193800Y-174745400D03*
%TO.N,/RAM_module/r_i_addr7*%
X68296200Y-77268400D03*
X71118900Y-114832500D03*
%TO.N,/RAM_module/r_j_addr1*%
X53089400Y-105963100D03*
X45477200Y-167619500D03*
%TO.N,/RAM_module/r_j_addr6*%
X101636300Y-185384900D03*
X94329500Y-36625000D03*
X93607600Y-116525000D03*
%TO.N,/RAM_module/r_j_addr4*%
X72048700Y-119605200D03*
X36433700Y-130861400D03*
X72388700Y-131323200D03*
%TO.N,/RAM_module/r_i_addr2*%
X104360500Y-15748000D03*
X54610000Y-16415300D03*
%TO.N,/RAM_module/r_i_addr6*%
X85614800Y-98817100D03*
X82470300Y-75209900D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr12*%
X97307200Y-39052400D03*
X103324800Y-150805300D03*
X81211800Y-151545000D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr13*%
X88500600Y-107899300D03*
X87726600Y-133656900D03*
X86583700Y-57866500D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr14*%
X81546000Y-122817100D03*
X82984400Y-103577400D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr9*%
X92137200Y-94542500D03*
X67041500Y-85107700D03*
X76004500Y-137233400D03*
X88346100Y-132585600D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr11*%
X75417800Y-110510400D03*
X66675000Y-30672500D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr10*%
X60990600Y-86667900D03*
X97702500Y-100881900D03*
X81658500Y-101081900D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr8*%
X81089300Y-106765000D03*
X64873800Y-105302000D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr4*%
X66655100Y-105275800D03*
X95960100Y-172799300D03*
X68040000Y-156860600D03*
X93397000Y-157919100D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr7*%
X80099000Y-63208800D03*
X83116400Y-147774300D03*
X96617100Y-149202200D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr5*%
X73963100Y-57144100D03*
X95940200Y-163043500D03*
X74074200Y-161267800D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr6*%
X81816400Y-53936900D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr1*%
X101174700Y-141870800D03*
X96513100Y-41455000D03*
X51467100Y-39087200D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr2*%
X98965500Y-47702800D03*
X101878300Y-24693300D03*
X96077200Y-47702800D03*
X97032700Y-110107500D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr3*%
X104411600Y-54314300D03*
X71558800Y-51118200D03*
X71444900Y-54529200D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr0*%
X106008200Y-95862000D03*
X102289100Y-44803300D03*
%TO.N,/ADC_module/I7*%
X125113400Y-149610700D03*
X99700400Y-148951600D03*
%TO.N,/ADC_module/I6*%
X101619100Y-136349400D03*
%TO.N,/ADC_module/I2*%
X111175600Y-139065900D03*
%TO.N,/RAM0_~{WE}*%
X131891800Y-97975500D03*
X88227600Y-93528400D03*
%TO.N,/writing_RAM*%
X89537000Y-16554100D03*
X127231000Y-21176700D03*
%TO.N,/ADC_module/D4*%
X121385600Y-122457900D03*
%TO.N,/ADC_module/D6*%
X125932900Y-119702600D03*
%TO.N,/ADC_module/D3*%
X124915500Y-143143600D03*
%TO.N,/ADC_module/D1*%
X106141500Y-122893500D03*
%TO.N,/ADC_module/D2*%
X115048200Y-117568500D03*
%TO.N,/ADC_module/D0*%
X107710100Y-112622500D03*
%TO.N,/RAM_module/RAM_bus_mux/w_data2*%
X113254600Y-167081000D03*
%TO.N,/RAM_module/RAM_bus_mux/w_data1*%
X115439100Y-164343200D03*
%TO.N,/RAM_module/RAM1_a12*%
X95293800Y-107634000D03*
%TO.N,/RAM_module/RAM1_d4*%
X107378700Y-88346400D03*
%TO.N,/RAM_module/RAM1_d5*%
X93511700Y-130350100D03*
X106727600Y-85894300D03*
%TO.N,/RAM_module/RAM1_d0*%
X80464100Y-87134400D03*
X97315800Y-39865700D03*
X115029100Y-29839600D03*
X112617300Y-39265400D03*
%TO.N,/RAM_module/RAM1_a14*%
X111178200Y-100114800D03*
X97145400Y-81778400D03*
X98928900Y-98126700D03*
%TO.N,/RAM_module/RAM1_a3*%
X104773400Y-66390400D03*
%TO.N,/RAM_module/RAM1_a4*%
X84202200Y-67392200D03*
%TO.N,/RAM_module/RAM1_d1*%
X96680500Y-21637000D03*
X93766600Y-105292100D03*
X90122800Y-135657300D03*
%TO.N,/RAM_module/RAM1_d2*%
X111266000Y-84041600D03*
%TO.N,/RAM_module/RAM1_d3*%
X95894000Y-141212600D03*
X103454000Y-68904200D03*
%TO.N,/RAM_module/RAM1_a13*%
X99592100Y-79838800D03*
%TO.N,/RAM_module/RAM0_d5*%
X108143100Y-85342400D03*
%TO.N,/RAM_module/RAM0_a0*%
X50741800Y-66311000D03*
%TO.N,/RAM_module/RAM0_a10*%
X72662100Y-32072700D03*
%TO.N,/RAM_module/RAM0_d6*%
X97483900Y-83129400D03*
%TO.N,/RAM_module/RAM0_d7*%
X99792600Y-93212500D03*
X99290400Y-80729900D03*
%TO.N,/RAM_module/RAM0_a13*%
X80772100Y-45009400D03*
X88427300Y-43382300D03*
%TO.N,/RAM_module/RAM0_d4*%
X89539400Y-90598600D03*
X89612200Y-56502600D03*
%TO.N,/RAM_module/RAM0_d3*%
X119266100Y-89951800D03*
%TO.N,/RAM_module/RAM0_d0*%
X113077800Y-87173500D03*
%TO.N,/RAM_module/RAM0_d2*%
X106767500Y-61469200D03*
X91445700Y-66379400D03*
X87881300Y-90346100D03*
%TO.N,/RAM_module/RAM0_d1*%
X115071000Y-45087900D03*
X76044200Y-47484000D03*
%TO.N,/RAM_module/RAM0_a9*%
X74038200Y-38979200D03*
%TO.N,/RAM_module/RAM0_a8*%
X57670600Y-61262200D03*
%TO.N,/RAM1_~{WE}*%
X97307200Y-37961100D03*
X130207900Y-66257700D03*
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X132867000Y-125863100D03*
X63341600Y-111647800D03*
%TO.N,Net-(U19-Pad5)*%
X44857600Y-144850700D03*
%TO.N,Net-(U19-Pad11)*%
X61083700Y-127578500D03*
%TO.N,Net-(U19-Pad3)*%
X51838700Y-92906900D03*
%TO.N,/vertical_counter/~{rst}*%
X68461200Y-95884800D03*
%TO.N,/vertical_counter/~{bit_3}*%
X64994100Y-158742000D03*
%TO.N,/vertical_counter/~{bit_5}*%
X60693600Y-152913000D03*
%TO.N,/vertical_counter/bit_9*%
X50837200Y-116898900D03*
%TO.N,Net-(U16-TC)*%
X66232000Y-157507700D03*
%TO.N,Net-(U24A-J)*%
X40078900Y-90938100D03*
%TO.N,/vertical_counter/rst*%
X50343800Y-90823600D03*
%TO.N,/vertical_counter/eo_syncp_605*%
X39137100Y-107682400D03*
%TO.N,/horizontal_counter/~{CLK}*%
X19305200Y-62952700D03*
X35405200Y-60231300D03*
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X128078100Y-154964000D03*
%TO.N,/vertical_counter/bit_0*%
X44517100Y-134515300D03*
%TO.N,/vertical_counter/~{bit_2}*%
X49993200Y-128518000D03*
%TO.N,/horizontal_counter/~{eo_line}*%
X38061200Y-100895400D03*
%TO.N,/vertical_counter/~{bit_0}*%
X47223900Y-135082000D03*
X57546300Y-130912800D03*
%TO.N,/horizontal_counter/eo_vis_200*%
X30002100Y-92583300D03*
%TO.N,/horizontal_counter/~{bit_7}*%
X22228100Y-91247700D03*
%TO.N,/horizontal_counter/~{bit_1}*%
X23536400Y-88669100D03*
%TO.N,/horizontal_counter/~{bit_5}*%
X32372800Y-137985500D03*
%TO.N,/horizontal_counter/bit_8*%
X27868300Y-86123700D03*
%TO.N,/horizontal_counter/bit_7*%
X38524600Y-140188500D03*
X24502800Y-56509100D03*
%TO.N,Net-(U2-TC)*%
X36794000Y-66311000D03*
%TO.N,/horizontal_counter/bit_4*%
X24313600Y-72221200D03*
X38524600Y-128237500D03*
%TO.N,/horizontal_counter/bit_6*%
X24313600Y-51535500D03*
X38524600Y-118994200D03*
%TO.N,/horizontal_counter/bit_3*%
X30243000Y-72459400D03*
%TO.N,/RAM1_~{CE}*%
X113862100Y-73660000D03*
X94328700Y-47484000D03*
%TO.N,/eo_line*%
X45066500Y-152008900D03*
X28854100Y-129570000D03*
X29648900Y-77567400D03*
%TO.N,/is_h_vis_area*%
X36558000Y-21578100D03*
%TO.N,/is_vis_area*%
X75796400Y-71360900D03*
X105105000Y-75920100D03*
%TO.N,/int_brightness*%
X95897600Y-73556700D03*
X122709500Y-77316300D03*
%TO.N,/ext_B*%
X136358400Y-27909300D03*
X85712700Y-22913300D03*
%TO.N,/ext_G*%
X135710600Y-29834700D03*
%TO.N,/eo_frame*%
X47180200Y-96344200D03*
X56415800Y-86032900D03*
X72306300Y-83483800D03*
%TO.N,/ext_R*%
X79713300Y-71516800D03*
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X92539700Y-179228700D03*
X115568400Y-178701800D03*
%TO.N,/RAM_module/await_upd*%
X128078100Y-188447100D03*
%TO.N,/VGA_B*%
X81139200Y-23004500D03*
%TO.N,/v_sync*%
X88747000Y-77359600D03*
X88747000Y-60782800D03*
X64555400Y-97008900D03*
X63755900Y-84539300D03*
%TO.N,/h_sync*%
X81751500Y-39137700D03*
X24378000Y-38753800D03*
%TD*%
D22*
%TO.N,/RAM_module/r_j_addr0*%
X121666000Y-67310000D02*
X121666000Y-39121000D01*
X121666000Y-39121000D02*
X119375000Y-36830000D01*
X116840000Y-72390000D02*
X116840000Y-67310000D01*
X116845000Y-96520000D02*
X116845000Y-91440000D01*
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X55880000Y-82550000D02*
X55880000Y-80010000D01*
X69855000Y-82550000D02*
X69855000Y-80010000D01*
%TO.N,Net-(U24A-J)*%
X62235000Y-90170000D02*
X62235000Y-92710000D01*
%TO.N,Net-(U11A-J)*%
X20320000Y-151130000D02*
X20320000Y-153670000D01*
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X41910000Y-191770000D02*
X41910000Y-194310000D01*
X27940000Y-187960000D02*
X27940000Y-190500000D01*
%TO.N,/horizontal_counter/eo_vis_200*%
X27940000Y-158750000D02*
X27940000Y-161290000D01*
%TO.N,+5V*%
X127005000Y-105410000D02*
X127005000Y-107950000D01*
X26839000Y-171619000D02*
X27940000Y-172720000D01*
X26839000Y-154771000D02*
X26839000Y-171619000D01*
X27940000Y-153670000D02*
X26839000Y-154771000D01*
X55885000Y-135890000D02*
X55885000Y-138430000D01*
%TO.N,/ext_G*%
X135710600Y-68979500D02*
X135710600Y-29834700D01*
X139445900Y-72714800D02*
X135710600Y-68979500D01*
X139445900Y-91694100D02*
X139445900Y-72714800D01*
X138430000Y-92710000D02*
X139445900Y-91694100D01*
X138430000Y-92710000D02*
X138811000Y-93091000D01*
%TO.N,/int_brightness*%
X135130000Y-87710000D02*
X136131000Y-88711000D01*
X136131000Y-88711000D02*
X136131000Y-98139000D01*
X136131000Y-98139000D02*
X135130000Y-99140000D01*
X136131000Y-86709000D02*
X135130000Y-87710000D01*
X136131000Y-77201000D02*
X136131000Y-86709000D01*
X135130000Y-76200000D02*
X136131000Y-77201000D01*
%TO.N,+5V*%
X140335000Y-111125000D02*
X140335000Y-83820000D01*
X139700000Y-111760000D02*
X140335000Y-111125000D01*
X55885000Y-133350000D02*
X55885000Y-130810000D01*
X55885000Y-135890000D02*
X55885000Y-133350000D01*
%TO.N,/vertical_counter/eo_vis_600*%
X69855000Y-97790000D02*
X69855000Y-100330000D01*
%TO.N,+5V*%
X55880000Y-107950000D02*
X55880000Y-110490000D01*
X68754000Y-119211000D02*
X69855000Y-118110000D01*
X68754000Y-132244000D02*
X68754000Y-119211000D01*
X69860000Y-133350000D02*
X68754000Y-132244000D01*
X68759000Y-142071000D02*
X68759000Y-155114000D01*
X69860000Y-140970000D02*
X68759000Y-142071000D01*
X68759000Y-155114000D02*
X69855000Y-156210000D01*
X55880000Y-115570000D02*
X55880000Y-110490000D01*
X22860000Y-143510000D02*
X22860000Y-130810000D01*
X27940000Y-148590000D02*
X22860000Y-143510000D01*
X27940000Y-153670000D02*
X27940000Y-148590000D01*
%TO.N,/RAM_module/r_j_addr0*%
X50641200Y-34448800D02*
X49530000Y-35560000D01*
X50641200Y-22701200D02*
X50641200Y-34448800D01*
X49530000Y-21590000D02*
X50641200Y-22701200D01*
X104140000Y-22860000D02*
X104140000Y-32608200D01*
X100330000Y-19050000D02*
X104140000Y-22860000D01*
X104140000Y-32608200D02*
X104223300Y-32608200D01*
X104140000Y-32608200D02*
X104140000Y-41910000D01*
X91847100Y-102467900D02*
X91847100Y-99013900D01*
X91445000Y-102870000D02*
X91847100Y-102467900D01*
%TO.N,/RAM_module/r_j_addr5*%
X103891300Y-109468700D02*
X105410000Y-107950000D01*
X103891300Y-131391500D02*
X103891300Y-109468700D01*
X104077800Y-131578000D02*
X103891300Y-131391500D01*
X104077800Y-163169000D02*
X104077800Y-131578000D01*
X103417500Y-163829300D02*
X104077800Y-163169000D01*
X74950000Y-33035000D02*
X77470000Y-35555000D01*
X74950000Y-32062200D02*
X74950000Y-33035000D01*
%TO.N,/RAM_module/r_j_addr3*%
X91510700Y-177809200D02*
X91729500Y-178028000D01*
X91510700Y-152988400D02*
X91510700Y-177809200D01*
X96911000Y-147588100D02*
X91510700Y-152988400D01*
X96911000Y-124364800D02*
X96911000Y-147588100D01*
X100213900Y-121061900D02*
X96911000Y-124364800D01*
X100213900Y-111638900D02*
X100213900Y-121061900D01*
X99065000Y-110490000D02*
X100213900Y-111638900D01*
%TO.N,/RAM_module/r_i_addr5*%
X61039400Y-20240600D02*
X62230000Y-19050000D01*
X61039400Y-50879400D02*
X61039400Y-20240600D01*
X62230000Y-52070000D02*
X61039400Y-50879400D01*
X62235000Y-73342600D02*
X62235000Y-72390000D01*
X63679500Y-74787100D02*
X62235000Y-73342600D01*
X63679500Y-81465000D02*
X63679500Y-74787100D01*
X65558800Y-83344300D02*
X63679500Y-81465000D01*
X65558800Y-112785900D02*
X65558800Y-83344300D01*
X67188400Y-114415500D02*
X65558800Y-112785900D01*
%TO.N,/RAM_module/r_j_addr7*%
X109218900Y-162351900D02*
X109218900Y-110490000D01*
X108041600Y-163529200D02*
X109218900Y-162351900D01*
X108041600Y-179349100D02*
X108041600Y-163529200D01*
X109218900Y-110490000D02*
X113030000Y-110490000D01*
X98001600Y-53009200D02*
X98001600Y-50741200D01*
X102726600Y-57734200D02*
X98001600Y-53009200D01*
X102726600Y-93484100D02*
X102726600Y-57734200D01*
X109218900Y-99976400D02*
X102726600Y-93484100D01*
X109218900Y-110490000D02*
X109218900Y-99976400D01*
X98001600Y-50741200D02*
X97918300Y-50657900D01*
X98001600Y-50741200D02*
X97918300Y-50657900D01*
X98319200Y-33492700D02*
X97543800Y-32717300D01*
X98319200Y-40281200D02*
X98319200Y-33492700D01*
X97918300Y-40682100D02*
X98319200Y-40281200D01*
X97918300Y-50657900D02*
X97918300Y-40682100D01*
%TO.N,/RAM_module/r_j_addr2*%
X55880000Y-22860000D02*
X54610000Y-21590000D01*
X55880000Y-31750000D02*
X55880000Y-22860000D01*
X59690000Y-35560000D02*
X55880000Y-31750000D01*
X64142500Y-112719900D02*
X64142500Y-109285800D01*
X62562400Y-114300000D02*
X64142500Y-112719900D01*
X61940000Y-114300000D02*
X62562400Y-114300000D01*
X58677600Y-117562400D02*
X61940000Y-114300000D01*
X58677600Y-173261600D02*
X58677600Y-117562400D01*
X57193800Y-174745400D02*
X58677600Y-173261600D01*
%TO.N,/RAM_module/r_i_addr7*%
X71046100Y-114759700D02*
X71118900Y-114832500D01*
X71046100Y-110489000D02*
X71046100Y-114759700D01*
X71396300Y-110138800D02*
X71046100Y-110489000D01*
X71396300Y-87613200D02*
X71396300Y-110138800D01*
X68296200Y-84513100D02*
X71396300Y-87613200D01*
X68296200Y-77268400D02*
X68296200Y-84513100D01*
%TO.N,/RAM_module/r_j_addr1*%
X53220600Y-34409400D02*
X52070000Y-35560000D01*
X53220600Y-22740600D02*
X53220600Y-34409400D01*
X52070000Y-21590000D02*
X53220600Y-22740600D01*
%TO.N,/RAM_module/r_j_addr4*%
X71813300Y-72476300D02*
X71648500Y-72311500D01*
X71813300Y-72476300D02*
X71648500Y-72311500D01*
X63744400Y-40607100D02*
X63732900Y-40595600D01*
X63744400Y-40607100D02*
X63732900Y-40595600D01*
X63578100Y-29288100D02*
X62230000Y-27940000D01*
X63578100Y-40440800D02*
X63578100Y-29288100D01*
X63732900Y-40595600D02*
X63578100Y-40440800D01*
X64606800Y-57446600D02*
X64606800Y-47566700D01*
X71648500Y-64488300D02*
X64606800Y-57446600D01*
X71648500Y-72311500D02*
X71648500Y-64488300D01*
X64440500Y-41303200D02*
X63744400Y-40607100D01*
X64440500Y-47400400D02*
X64440500Y-41303200D01*
X64606800Y-47566700D02*
X64440500Y-47400400D01*
X64606800Y-47566700D02*
X64440500Y-47400400D01*
X71704600Y-72585000D02*
X71813300Y-72476300D01*
X71704600Y-83734100D02*
X71704600Y-72585000D01*
X72249700Y-84279200D02*
X71704600Y-83734100D01*
X72249700Y-110621600D02*
X72249700Y-84279200D01*
X72048700Y-110822600D02*
X72249700Y-110621600D01*
X72048700Y-114343400D02*
X72048700Y-110822600D01*
X72122300Y-114417000D02*
X72048700Y-114343400D01*
X72122300Y-119531600D02*
X72122300Y-114417000D01*
X72048700Y-119605200D02*
X72122300Y-119531600D01*
%TO.N,/RAM_module/r_i_addr3*%
X52741500Y-72988500D02*
X48260000Y-77470000D01*
X52741500Y-57748500D02*
X52741500Y-72988500D01*
X55880000Y-54610000D02*
X52741500Y-57748500D01*
%TO.N,/RAM_module/r_i_addr0*%
X47090200Y-68680200D02*
X47090200Y-44450000D01*
X48260000Y-69850000D02*
X47090200Y-68680200D01*
X47090200Y-44450000D02*
X48260000Y-44450000D01*
X48260000Y-20320000D02*
X49530000Y-19050000D01*
X48260000Y-25788900D02*
X48260000Y-20320000D01*
X47090200Y-26958700D02*
X48260000Y-25788900D01*
X47090200Y-44450000D02*
X47090200Y-26958700D01*
%TO.N,/RAM_module/r_i_addr2*%
X52070000Y-50800000D02*
X55880000Y-46990000D01*
X52070000Y-71120000D02*
X52070000Y-50800000D01*
X48260000Y-74930000D02*
X52070000Y-71120000D01*
%TO.N,/RAM_module/r_i_addr6*%
X66040000Y-20320000D02*
X64770000Y-19050000D01*
X66040000Y-43180000D02*
X66040000Y-20320000D01*
X69850000Y-46990000D02*
X66040000Y-43180000D01*
X86256400Y-99458700D02*
X85614800Y-98817100D01*
X86256400Y-109328600D02*
X86256400Y-99458700D01*
X85095000Y-110490000D02*
X86256400Y-109328600D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr12*%
X103324800Y-107495200D02*
X103324800Y-150805300D01*
X105410000Y-105410000D02*
X103324800Y-107495200D01*
X97682900Y-72777800D02*
X97669000Y-72763900D01*
X97682900Y-72777800D02*
X97669000Y-72763900D01*
X97682900Y-80377800D02*
X97682900Y-72777800D01*
X98689300Y-81384200D02*
X97682900Y-80377800D01*
X98855600Y-81550500D02*
X98689300Y-81384200D01*
X98855600Y-81550500D02*
X98689300Y-81384200D01*
X97114900Y-72209800D02*
X97669000Y-72763900D01*
X97114900Y-40515500D02*
X97114900Y-72209800D01*
X97114800Y-40515500D02*
X97114900Y-40515500D01*
X96714100Y-40114800D02*
X97114800Y-40515500D01*
X96714100Y-39616600D02*
X96714100Y-40114800D01*
X97278300Y-39052400D02*
X96714100Y-39616600D01*
X97307200Y-39052400D02*
X97278300Y-39052400D01*
X81210200Y-151545000D02*
X81211800Y-151545000D01*
X83701700Y-154036500D02*
X81210200Y-151545000D01*
X83701700Y-161767100D02*
X83701700Y-154036500D01*
X81376500Y-164092300D02*
X83701700Y-161767100D01*
X81376500Y-171353500D02*
X81376500Y-164092300D01*
X77470000Y-175260000D02*
X81376500Y-171353500D01*
X103905600Y-99211900D02*
X99255800Y-94562100D01*
X103905600Y-103905600D02*
X103905600Y-99211900D01*
X105410000Y-105410000D02*
X103905600Y-103905600D01*
X99091000Y-81785900D02*
X98855600Y-81550500D01*
X99091000Y-94397300D02*
X99091000Y-81785900D01*
X99255800Y-94562100D02*
X99091000Y-94397300D01*
X99255800Y-94562100D02*
X99091000Y-94397300D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr13*%
X86527800Y-36657200D02*
X87630000Y-35555000D01*
X86527800Y-57810600D02*
X86527800Y-36657200D01*
X86583700Y-57866500D02*
X86527800Y-57810600D01*
X86241700Y-135141800D02*
X87726600Y-133656900D01*
X86241700Y-161767100D02*
X86241700Y-135141800D01*
X83905000Y-164103800D02*
X86241700Y-161767100D01*
X83905000Y-171365000D02*
X83905000Y-164103800D01*
X77470000Y-177800000D02*
X83905000Y-171365000D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr14*%
X82092700Y-104469100D02*
X82984400Y-103577400D01*
X82092700Y-122270400D02*
X82092700Y-104469100D01*
X81546000Y-122817100D02*
X82092700Y-122270400D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr9*%
X92137200Y-97628000D02*
X92137200Y-94542500D01*
X92551100Y-98041900D02*
X92137200Y-97628000D01*
X92551100Y-111923900D02*
X92551100Y-98041900D01*
X91445000Y-113030000D02*
X92551100Y-111923900D01*
X67041500Y-64832600D02*
X67041500Y-85107700D01*
X64040300Y-61831400D02*
X67041500Y-64832600D01*
X64040300Y-47768400D02*
X64040300Y-61831400D01*
X63827300Y-47555400D02*
X64040300Y-47768400D01*
X63827300Y-41458200D02*
X63827300Y-47555400D01*
X62230000Y-39860900D02*
X63827300Y-41458200D01*
X62230000Y-35560000D02*
X62230000Y-39860900D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr11*%
X75402800Y-170652800D02*
X77470000Y-172720000D01*
X75402800Y-110525400D02*
X75402800Y-170652800D01*
X75417800Y-110510400D02*
X75402800Y-110525400D01*
X66675000Y-32866900D02*
X66675000Y-30672500D01*
X70630000Y-36821900D02*
X66675000Y-32866900D01*
X70630000Y-40564800D02*
X70630000Y-36821900D01*
X72357900Y-42292700D02*
X70630000Y-40564800D01*
X72357900Y-71229500D02*
X72357900Y-42292700D01*
X75417800Y-74289400D02*
X72357900Y-71229500D01*
X75417800Y-110510400D02*
X75417800Y-74289400D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr10*%
X78909800Y-168740200D02*
X77470000Y-170180000D01*
X78909800Y-164399500D02*
X78909800Y-168740200D01*
X81210200Y-162099100D02*
X78909800Y-164399500D01*
X81210200Y-152882100D02*
X81210200Y-162099100D01*
X80610000Y-152281900D02*
X81210200Y-152882100D01*
X80610000Y-149227400D02*
X80610000Y-152281900D01*
X80930300Y-148907100D02*
X80610000Y-149227400D01*
X80930300Y-109304000D02*
X80930300Y-148907100D01*
X81691000Y-108543300D02*
X80930300Y-109304000D01*
X81691000Y-101114400D02*
X81691000Y-108543300D01*
X81658500Y-101081900D02*
X81691000Y-101114400D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr8*%
X80528500Y-107325800D02*
X81089300Y-106765000D01*
X80528500Y-131460100D02*
X80528500Y-107325800D01*
X78853500Y-133135100D02*
X80528500Y-131460100D01*
X78853500Y-163716500D02*
X78853500Y-133135100D01*
X77470000Y-165100000D02*
X78853500Y-163716500D01*
X57776100Y-38726100D02*
X54610000Y-35560000D01*
X57776100Y-57798900D02*
X57776100Y-38726100D01*
X60639200Y-60662000D02*
X57776100Y-57798900D01*
X60639200Y-82512200D02*
X60639200Y-60662000D01*
X65157100Y-87030100D02*
X60639200Y-82512200D01*
X65157100Y-105018700D02*
X65157100Y-87030100D01*
X64873800Y-105302000D02*
X65157100Y-105018700D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr4*%
X95960100Y-164788600D02*
X95960100Y-172799300D01*
X93861700Y-162690200D02*
X95960100Y-164788600D01*
X93861700Y-158383800D02*
X93861700Y-162690200D01*
X93397000Y-157919100D02*
X93861700Y-158383800D01*
X63438200Y-48198200D02*
X62230000Y-46990000D01*
X63438200Y-73977800D02*
X63438200Y-48198200D01*
X66439800Y-76979400D02*
X63438200Y-73977800D01*
X66439800Y-105060500D02*
X66439800Y-76979400D01*
X66655100Y-105275800D02*
X66439800Y-105060500D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr7*%
X98941700Y-151526800D02*
X96617100Y-149202200D01*
X98941700Y-161767100D02*
X98941700Y-151526800D01*
X96677000Y-164031800D02*
X98941700Y-161767100D01*
X96677000Y-179227000D02*
X96677000Y-164031800D01*
X97790000Y-180340000D02*
X96677000Y-179227000D01*
X83116400Y-117548600D02*
X85095000Y-115570000D01*
X83116400Y-147774300D02*
X83116400Y-117548600D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr1*%
X96679000Y-41620900D02*
X96513100Y-41455000D01*
X96679000Y-72504000D02*
X96679000Y-41620900D01*
X97242100Y-73067100D02*
X96679000Y-72504000D01*
X97242100Y-80671300D02*
X97242100Y-73067100D01*
X98687800Y-82117000D02*
X97242100Y-80671300D01*
X98687800Y-94562200D02*
X98687800Y-82117000D01*
X101017300Y-96891700D02*
X98687800Y-94562200D01*
X101017300Y-141713400D02*
X101017300Y-96891700D01*
X101174700Y-141870800D02*
X101017300Y-141713400D01*
X100198100Y-29210000D02*
X100330000Y-29210000D01*
X96536400Y-32871700D02*
X100198100Y-29210000D01*
X96536400Y-37092100D02*
X96536400Y-32871700D01*
X96312400Y-37316100D02*
X96536400Y-37092100D01*
X96312400Y-41254300D02*
X96312400Y-37316100D01*
X96513100Y-41455000D02*
X96312400Y-41254300D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr2*%
X101878300Y-38658300D02*
X101878300Y-24693300D01*
X100330000Y-40206600D02*
X101878300Y-38658300D01*
X100330000Y-46338300D02*
X100330000Y-40206600D01*
X98965500Y-47702800D02*
X100330000Y-46338300D01*
X96077200Y-72472300D02*
X96077200Y-47702800D01*
X96543700Y-72938800D02*
X96077200Y-72472300D01*
X96543700Y-82027500D02*
X96543700Y-72938800D01*
X96840400Y-82324200D02*
X96543700Y-82027500D01*
X96840400Y-109915200D02*
X96840400Y-82324200D01*
X97032700Y-110107500D02*
X96840400Y-109915200D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr3*%
X106830100Y-32869900D02*
X107950000Y-31750000D01*
X106830100Y-39129400D02*
X106830100Y-32869900D01*
X107781700Y-40081000D02*
X106830100Y-39129400D01*
X107781700Y-50944200D02*
X107781700Y-40081000D01*
X104411600Y-54314300D02*
X107781700Y-50944200D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr0*%
X102289100Y-44803300D02*
X102726600Y-44803300D01*
X102726600Y-23986600D02*
X100330000Y-21590000D01*
X102726600Y-44803300D02*
X102726600Y-23986600D01*
X106008200Y-60247600D02*
X102892900Y-57132300D01*
X106008200Y-95862000D02*
X106008200Y-60247600D01*
X102726600Y-56966000D02*
X102726600Y-44803300D01*
X102892900Y-57132300D02*
X102726600Y-56966000D01*
X102892900Y-57132300D02*
X102726600Y-56966000D01*
%TO.N,Net-(U39-Pad5)*%
X130910200Y-142340200D02*
X132080000Y-143510000D01*
X130910200Y-118009800D02*
X130910200Y-142340200D01*
X132080000Y-116840000D02*
X130910200Y-118009800D01*
%TO.N,/RAM0_~{WE}*%
X89010500Y-57039500D02*
X85090000Y-60960000D01*
X89010500Y-45609500D02*
X89010500Y-57039500D01*
X92710000Y-41910000D02*
X89010500Y-45609500D01*
X132080000Y-98163700D02*
X131891800Y-97975500D01*
X132080000Y-111760000D02*
X132080000Y-98163700D01*
%TO.N,/mrst*%
X35415600Y-162284400D02*
X34850000Y-162850000D01*
X35415600Y-154795600D02*
X35415600Y-162284400D01*
X34290000Y-153670000D02*
X35415600Y-154795600D01*
X33490100Y-164209900D02*
X34850000Y-162850000D01*
X33490100Y-170650100D02*
X33490100Y-164209900D01*
X34290000Y-171450000D02*
X33490100Y-170650100D01*
%TO.N,/writing_RAM*%
X88900000Y-20320000D02*
X87630000Y-21590000D01*
X88900000Y-17191100D02*
X88900000Y-20320000D01*
X89537000Y-16554100D02*
X88900000Y-17191100D01*
X127231000Y-39925800D02*
X127231000Y-21176700D01*
X130955300Y-43650100D02*
X127231000Y-39925800D01*
X130955300Y-82407200D02*
X130955300Y-43650100D01*
X132720500Y-84172400D02*
X130955300Y-82407200D01*
X132720500Y-108913700D02*
X132720500Y-84172400D01*
X133621800Y-109815000D02*
X132720500Y-108913700D01*
X133621800Y-139428200D02*
X133621800Y-109815000D01*
X132080000Y-140970000D02*
X133621800Y-139428200D01*
%TO.N,/ADC_module/D4*%
X121385600Y-133884400D02*
X121385600Y-122457900D01*
X119380000Y-135890000D02*
X121385600Y-133884400D01*
%TO.N,/ADC_module/D7*%
X125590600Y-144640600D02*
X127000000Y-146050000D01*
X125590600Y-139927200D02*
X125590600Y-144640600D01*
X125424300Y-139760900D02*
X125590600Y-139927200D01*
X125424300Y-121609300D02*
X125424300Y-139760900D01*
X119385000Y-115570000D02*
X125424300Y-121609300D01*
%TO.N,/ADC_module/D0*%
X107710100Y-133589900D02*
X107710100Y-112622500D01*
X105410000Y-135890000D02*
X107710100Y-133589900D01*
%TO.N,/RAM_module/RAM_bus_mux/w_data5*%
X116040800Y-173190800D02*
X118110000Y-175260000D01*
X116040800Y-164094000D02*
X116040800Y-173190800D01*
X114417600Y-162470800D02*
X116040800Y-164094000D01*
X114417500Y-162470800D02*
X114417600Y-162470800D01*
X114417500Y-92664900D02*
X114417500Y-162470800D01*
X110620900Y-88868300D02*
X114417500Y-92664900D01*
X110620900Y-63630900D02*
X110620900Y-88868300D01*
X109220000Y-62230000D02*
X110620900Y-63630900D01*
%TO.N,/RAM_module/RAM_bus_mux/w_data4*%
X115671700Y-58318300D02*
X116840000Y-57150000D01*
X115671700Y-97451000D02*
X115671700Y-58318300D01*
X116891400Y-98670700D02*
X115671700Y-97451000D01*
X116891400Y-171501400D02*
X116891400Y-98670700D01*
X118110000Y-172720000D02*
X116891400Y-171501400D01*
%TO.N,/RAM_module/RAM_bus_mux/w_data6*%
X119311100Y-176598900D02*
X118110000Y-177800000D01*
X119311100Y-152598200D02*
X119311100Y-176598900D01*
X117875600Y-151162700D02*
X119311100Y-152598200D01*
X117875600Y-139163500D02*
X117875600Y-151162700D01*
X117975900Y-139063200D02*
X117875600Y-139163500D01*
X117975900Y-84950900D02*
X117975900Y-139063200D01*
X116845000Y-83820000D02*
X117975900Y-84950900D01*
%TO.N,/RAM_module/RAM1_a7*%
X87218000Y-118527000D02*
X85095000Y-120650000D01*
X87218000Y-90096900D02*
X87218000Y-118527000D01*
X87625900Y-89689000D02*
X87218000Y-90096900D01*
X87625900Y-69348400D02*
X87625900Y-89689000D01*
X93474300Y-63500000D02*
X87625900Y-69348400D01*
X93980000Y-63500000D02*
X93474300Y-63500000D01*
%TO.N,/RAM_module/RAM1_a12*%
X93980000Y-76934800D02*
X93980000Y-76200000D01*
X95081700Y-78036500D02*
X93980000Y-76934800D01*
X95081700Y-97663300D02*
X95081700Y-78036500D01*
X95293800Y-97875400D02*
X95081700Y-97663300D01*
X95293800Y-107634000D02*
X95293800Y-97875400D01*
%TO.N,/RAM_module/RAM1_d5*%
X93511700Y-138898300D02*
X91440000Y-140970000D01*
X93511700Y-130350100D02*
X93511700Y-138898300D01*
X106727600Y-67262400D02*
X106727600Y-85894300D01*
X109220000Y-64770000D02*
X106727600Y-67262400D01*
%TO.N,/RAM_module/RAM1_a6*%
X87138500Y-67801500D02*
X93980000Y-60960000D01*
X87138500Y-88413500D02*
X87138500Y-67801500D01*
X85382000Y-90170000D02*
X87138500Y-88413500D01*
X84753400Y-90170000D02*
X85382000Y-90170000D01*
X83943500Y-90979900D02*
X84753400Y-90170000D01*
X83943500Y-111878500D02*
X83943500Y-90979900D01*
X85095000Y-113030000D02*
X83943500Y-111878500D01*
%TO.N,/RAM_module/RAM1_a10*%
X95663700Y-77271800D02*
X95497400Y-77105500D01*
X95663700Y-77271800D02*
X95497400Y-77105500D01*
X96431000Y-110396000D02*
X99065000Y-113030000D01*
X96431000Y-82482800D02*
X96431000Y-110396000D01*
X96142000Y-82193800D02*
X96431000Y-82482800D01*
X96142000Y-77750100D02*
X96142000Y-82193800D01*
X95663700Y-77271800D02*
X96142000Y-77750100D01*
X95497400Y-74152700D02*
X95497400Y-77105500D01*
X95279300Y-73934600D02*
X95497400Y-74152700D01*
X95279300Y-72987300D02*
X95279300Y-73934600D01*
X93980000Y-71688000D02*
X95279300Y-72987300D01*
X93980000Y-71120000D02*
X93980000Y-71688000D01*
%TO.N,/RAM_module/RAM1_d0*%
X80126800Y-130693200D02*
X77470000Y-133350000D01*
X80126800Y-87471700D02*
X80126800Y-130693200D01*
X80464100Y-87134400D02*
X80126800Y-87471700D01*
%TO.N,/RAM_module/RAM1_a14*%
X98244600Y-97442400D02*
X98928900Y-98126700D01*
X98244600Y-82877600D02*
X98244600Y-97442400D01*
X97145400Y-81778400D02*
X98244600Y-82877600D01*
%TO.N,/RAM_module/RAM1_a9*%
X92436300Y-93388100D02*
X92601100Y-93552900D01*
X92436300Y-93388100D02*
X92601100Y-93552900D01*
X93002800Y-97725400D02*
X92767400Y-97490000D01*
X93002800Y-116552200D02*
X93002800Y-97725400D01*
X91445000Y-118110000D02*
X93002800Y-116552200D01*
X92767400Y-97490000D02*
X92601100Y-97323700D01*
X92767400Y-97490000D02*
X92601100Y-97323700D01*
X92738900Y-93690700D02*
X92601100Y-93552900D01*
X92738900Y-94791700D02*
X92738900Y-93690700D01*
X92601100Y-94929500D02*
X92738900Y-94791700D01*
X92601100Y-97323700D02*
X92601100Y-94929500D01*
X92074900Y-70485100D02*
X93980000Y-68580000D01*
X92074900Y-93026700D02*
X92074900Y-70485100D01*
X92436300Y-93388100D02*
X92074900Y-93026700D01*
%TO.N,/RAM_module/RAM1_a8*%
X91673200Y-68346800D02*
X93980000Y-66040000D01*
X91673200Y-94155700D02*
X91673200Y-68346800D01*
X90329400Y-95499500D02*
X91673200Y-94155700D01*
X90329400Y-109374400D02*
X90329400Y-95499500D01*
X91445000Y-110490000D02*
X90329400Y-109374400D01*
%TO.N,/RAM_module/RAM1_a4*%
X83701700Y-67892700D02*
X84202200Y-67392200D01*
X83701700Y-75477000D02*
X83701700Y-67892700D01*
X78617400Y-80561300D02*
X83701700Y-75477000D01*
X78617400Y-109347600D02*
X78617400Y-80561300D01*
X77475000Y-110490000D02*
X78617400Y-109347600D01*
%TO.N,/RAM_module/RAM1_d1*%
X93766600Y-97921200D02*
X93766600Y-105292100D01*
X93002800Y-97157400D02*
X93766600Y-97921200D01*
X93002800Y-95095800D02*
X93002800Y-97157400D01*
X93140600Y-94958000D02*
X93002800Y-95095800D01*
X93140600Y-93324200D02*
X93140600Y-94958000D01*
X92476600Y-92660200D02*
X93140600Y-93324200D01*
X92476600Y-87863400D02*
X92476600Y-92660200D01*
X93980000Y-86360000D02*
X92476600Y-87863400D01*
%TO.N,/RAM_module/RAM1_a5*%
X93980000Y-58988000D02*
X93980000Y-58420000D01*
X86660900Y-66307100D02*
X93980000Y-58988000D01*
X86660900Y-78768000D02*
X86660900Y-66307100D01*
X85418900Y-80010000D02*
X86660900Y-78768000D01*
X84799800Y-80010000D02*
X85418900Y-80010000D01*
X79058700Y-85751100D02*
X84799800Y-80010000D01*
X79058700Y-116526300D02*
X79058700Y-85751100D01*
X77475000Y-118110000D02*
X79058700Y-116526300D01*
%TO.N,/RAM_module/RAM1_a11*%
X95656700Y-82754100D02*
X95610300Y-82707600D01*
X95656700Y-82754100D02*
X95610300Y-82707600D01*
X95095700Y-74775700D02*
X93980000Y-73660000D01*
X95095700Y-77271800D02*
X95095700Y-74775700D01*
X95262000Y-77438100D02*
X95095700Y-77271800D01*
X95262000Y-77438100D02*
X95095700Y-77271800D01*
X95811900Y-89553400D02*
X95877400Y-89618900D01*
X95811900Y-89553400D02*
X95877400Y-89618900D01*
X95811900Y-82909300D02*
X95656700Y-82754100D01*
X95811900Y-89553400D02*
X95811900Y-82909300D01*
X95497400Y-77673500D02*
X95262000Y-77438100D01*
X95497400Y-78133500D02*
X95497400Y-77673500D01*
X95498900Y-78135000D02*
X95497400Y-78133500D01*
X95498900Y-82028200D02*
X95498900Y-78135000D01*
X95610300Y-82139600D02*
X95498900Y-82028200D01*
X95610300Y-82707600D02*
X95610300Y-82139600D01*
X95895600Y-117480600D02*
X99065000Y-120650000D01*
X95895600Y-89637100D02*
X95895600Y-117480600D01*
X95877400Y-89618900D02*
X95895600Y-89637100D01*
%TO.N,/RAM_module/RAM1_d2*%
X85090000Y-134990900D02*
X85090000Y-135890000D01*
X88097000Y-131983900D02*
X85090000Y-134990900D01*
X91898300Y-131983900D02*
X88097000Y-131983900D01*
X92609200Y-131273000D02*
X91898300Y-131983900D01*
X92609200Y-118430300D02*
X92609200Y-131273000D01*
X94692000Y-116347500D02*
X92609200Y-118430300D01*
X94692000Y-97841700D02*
X94692000Y-116347500D01*
X94368300Y-97518000D02*
X94692000Y-97841700D01*
X94368300Y-93386300D02*
X94368300Y-97518000D01*
X92878300Y-91896300D02*
X94368300Y-93386300D01*
X92878300Y-90983700D02*
X92878300Y-91896300D01*
X93979900Y-89882100D02*
X92878300Y-90983700D01*
X93980000Y-89882100D02*
X93979900Y-89882100D01*
X93980000Y-88900000D02*
X93980000Y-89882100D01*
X112887200Y-82420400D02*
X111266000Y-84041600D01*
X112887200Y-39846400D02*
X112887200Y-82420400D01*
X113219000Y-39514600D02*
X112887200Y-39846400D01*
X113219000Y-30674000D02*
X113219000Y-39514600D01*
X111755000Y-29210000D02*
X113219000Y-30674000D01*
%TO.N,/RAM_module/RAM1_a13*%
X104141000Y-96663900D02*
X104307300Y-96830200D01*
X104141000Y-96663900D02*
X104307300Y-96830200D01*
X104307300Y-103648800D02*
X104307300Y-96830200D01*
X104631200Y-103972700D02*
X104307300Y-103648800D01*
X105572000Y-103972700D02*
X104631200Y-103972700D01*
X106512700Y-104913400D02*
X105572000Y-103972700D01*
X106512700Y-108469300D02*
X106512700Y-104913400D01*
X105840000Y-109142000D02*
X106512700Y-108469300D01*
X105191900Y-109142000D02*
X105840000Y-109142000D01*
X104293000Y-110040900D02*
X105191900Y-109142000D01*
X104293000Y-116993000D02*
X104293000Y-110040900D01*
X105410000Y-118110000D02*
X104293000Y-116993000D01*
X99894400Y-92417300D02*
X104141000Y-96663900D01*
X99894400Y-80141100D02*
X99894400Y-92417300D01*
X99592100Y-79838800D02*
X99894400Y-80141100D01*
%TO.N,/RAM_module/RAM0_a0*%
X50741800Y-52011800D02*
X48260000Y-49530000D01*
X50741800Y-66311000D02*
X50741800Y-52011800D01*
%TO.N,/RAM_module/RAM0_d6*%
X97483900Y-91509600D02*
X97719600Y-91745300D01*
X97483900Y-83129400D02*
X97483900Y-91509600D01*
X97719600Y-91745300D02*
X97842900Y-91868600D01*
X97719600Y-91745300D02*
X97842900Y-91868600D01*
X100615600Y-131794400D02*
X99060000Y-133350000D01*
X100615600Y-102475700D02*
X100615600Y-131794400D01*
X97842900Y-99703000D02*
X100615600Y-102475700D01*
X97842900Y-91868600D02*
X97842900Y-99703000D01*
%TO.N,/RAM_module/RAM0_d7*%
X99492700Y-92912600D02*
X99792600Y-93212500D01*
X99492700Y-80932200D02*
X99492700Y-92912600D01*
X99290400Y-80729900D02*
X99492700Y-80932200D01*
%TO.N,/RAM_module/RAM0_a13*%
X88823200Y-36901800D02*
X90170000Y-35555000D01*
X88823200Y-42986400D02*
X88823200Y-36901800D01*
X88427300Y-43382300D02*
X88823200Y-42986400D01*
X81144000Y-75066000D02*
X77470000Y-78740000D01*
X81144000Y-45381300D02*
X81144000Y-75066000D01*
X80772100Y-45009400D02*
X81144000Y-45381300D01*
%TO.N,/RAM_module/RAM0_d4*%
X89539400Y-128909400D02*
X89539400Y-90598600D01*
X91440000Y-130810000D02*
X89539400Y-128909400D01*
%TO.N,/RAM_module/RAM0_a14*%
X83701700Y-29323300D02*
X85090000Y-27935000D01*
X83701700Y-67041900D02*
X83701700Y-29323300D01*
X83300000Y-67443600D02*
X83701700Y-67041900D01*
X83300000Y-75231100D02*
X83300000Y-67443600D01*
X77470000Y-81061100D02*
X83300000Y-75231100D01*
X77470000Y-81280000D02*
X77470000Y-81061100D01*
%TO.N,/RAM_module/RAM0_d3*%
X119266100Y-64656100D02*
X119266100Y-89951800D01*
X116840000Y-62230000D02*
X119266100Y-64656100D01*
X86691500Y-93041500D02*
X85090000Y-91440000D01*
X86691500Y-118090300D02*
X86691500Y-93041500D01*
X85570100Y-119211700D02*
X86691500Y-118090300D01*
X84922700Y-119211700D02*
X85570100Y-119211700D01*
X83978400Y-120156000D02*
X84922700Y-119211700D01*
X83978400Y-139858400D02*
X83978400Y-120156000D01*
X85090000Y-140970000D02*
X83978400Y-139858400D01*
%TO.N,/RAM_module/RAM0_d0*%
X115270000Y-84981300D02*
X113077800Y-87173500D01*
X115270000Y-54622000D02*
X115270000Y-84981300D01*
X118247400Y-51644600D02*
X115270000Y-54622000D01*
X118247400Y-27797600D02*
X118247400Y-51644600D01*
X119375000Y-26670000D02*
X118247400Y-27797600D01*
%TO.N,/RAM_module/RAM0_a11*%
X72557900Y-38082200D02*
X72393100Y-37917400D01*
X72557900Y-38082200D02*
X72393100Y-37917400D01*
X67310000Y-32834300D02*
X67310000Y-27940000D01*
X72393100Y-37917400D02*
X67310000Y-32834300D01*
X72557900Y-41724500D02*
X72557900Y-38082200D01*
X72724200Y-41890800D02*
X72557900Y-41724500D01*
X72724200Y-41890800D02*
X72557900Y-41724500D01*
X77244700Y-73660000D02*
X77470000Y-73660000D01*
X72958100Y-69373400D02*
X77244700Y-73660000D01*
X72958100Y-42124700D02*
X72958100Y-69373400D01*
X72724200Y-41890800D02*
X72958100Y-42124700D01*
%TO.N,/RAM_module/RAM0_d2*%
X89729200Y-88498200D02*
X87881300Y-90346100D01*
X89729200Y-68095900D02*
X89729200Y-88498200D01*
X91445700Y-66379400D02*
X89729200Y-68095900D01*
X87625900Y-130814100D02*
X85090000Y-133350000D01*
X87625900Y-90601500D02*
X87625900Y-130814100D01*
X87881300Y-90346100D02*
X87625900Y-90601500D01*
%TO.N,/RAM_module/RAM0_d1*%
X76365400Y-87464600D02*
X77470000Y-86360000D01*
X76365400Y-136743400D02*
X76365400Y-87464600D01*
X77470000Y-137848000D02*
X76365400Y-136743400D01*
X77470000Y-138430000D02*
X77470000Y-137848000D01*
X115445200Y-44713700D02*
X115071000Y-45087900D01*
X115445200Y-39564900D02*
X115445200Y-44713700D01*
X114272700Y-38392400D02*
X115445200Y-39564900D01*
X114272700Y-21567700D02*
X114272700Y-38392400D01*
X111755000Y-19050000D02*
X114272700Y-21567700D01*
X76362000Y-85252000D02*
X77470000Y-86360000D01*
X76362000Y-75710500D02*
X76362000Y-85252000D01*
X77310800Y-74761700D02*
X76362000Y-75710500D01*
X77926400Y-74761700D02*
X77310800Y-74761700D01*
X78609700Y-74078400D02*
X77926400Y-74761700D01*
X78609700Y-57618800D02*
X78609700Y-74078400D01*
X76044200Y-55053300D02*
X78609700Y-57618800D01*
X76044200Y-47484000D02*
X76044200Y-55053300D01*
%TO.N,/RAM_module/RAM0_a9*%
X74666300Y-65776300D02*
X77470000Y-68580000D01*
X74666300Y-52946900D02*
X74666300Y-65776300D01*
X73795700Y-52076300D02*
X74666300Y-52946900D01*
X73795700Y-39221700D02*
X73795700Y-52076300D01*
X74038200Y-38979200D02*
X73795700Y-39221700D01*
%TO.N,/RAM_module/RAM0_a12*%
X79052600Y-57293600D02*
X78876100Y-57117100D01*
X79052600Y-74617400D02*
X79052600Y-57293600D01*
X77470000Y-76200000D02*
X79052600Y-74617400D01*
X78709800Y-39395200D02*
X82550000Y-35555000D01*
X78709800Y-56950800D02*
X78709800Y-39395200D01*
X78876100Y-57117100D02*
X78709800Y-56950800D01*
X78876100Y-57117100D02*
X78709800Y-56950800D01*
%TO.N,/RAM1_~{WE}*%
X97908900Y-38562800D02*
X97307200Y-37961100D01*
X97908900Y-39301600D02*
X97908900Y-38562800D01*
X97755800Y-39454700D02*
X97908900Y-39301600D01*
X97755800Y-39454800D02*
X97755800Y-39454700D01*
X97917500Y-39616500D02*
X97755800Y-39454800D01*
X97917500Y-40114900D02*
X97917500Y-39616500D01*
X97565000Y-40467400D02*
X97917500Y-40114900D01*
X97564900Y-40467400D02*
X97565000Y-40467400D01*
X97516600Y-40515700D02*
X97564900Y-40467400D01*
X97516600Y-56876600D02*
X97516600Y-40515700D01*
X101600000Y-60960000D02*
X97516600Y-56876600D01*
%TO.N,/RAM0_~{CE}*%
X86200000Y-74770000D02*
X85090000Y-73660000D01*
X86200000Y-77630000D02*
X86200000Y-74770000D01*
X85090000Y-78740000D02*
X86200000Y-77630000D01*
X90213900Y-49573900D02*
X90170000Y-49530000D01*
X90213900Y-62115300D02*
X90213900Y-49573900D01*
X86259200Y-66070000D02*
X90213900Y-62115300D01*
X86259200Y-72490800D02*
X86259200Y-66070000D01*
X85090000Y-73660000D02*
X86259200Y-72490800D01*
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X59114500Y-85784500D02*
X55880000Y-82550000D01*
X59114500Y-99749500D02*
X59114500Y-85784500D01*
X62235000Y-102870000D02*
X59114500Y-99749500D01*
X133220100Y-126216200D02*
X132867000Y-125863100D01*
X133220100Y-137289900D02*
X133220100Y-126216200D01*
X132080000Y-138430000D02*
X133220100Y-137289900D01*
%TO.N,Net-(U19-Pad3)*%
X51838700Y-144543700D02*
X51838700Y-92906900D01*
X55885000Y-148590000D02*
X51838700Y-144543700D01*
%TO.N,/vertical_counter/~{rst}*%
X49362700Y-154772700D02*
X48260000Y-153670000D01*
X49362700Y-167441800D02*
X49362700Y-154772700D01*
X49764400Y-167843500D02*
X49362700Y-167441800D01*
X49764400Y-175025600D02*
X49764400Y-167843500D01*
X48260000Y-176530000D02*
X49764400Y-175025600D01*
X68461200Y-101476200D02*
X68461200Y-95884800D01*
X69855000Y-102870000D02*
X68461200Y-101476200D01*
%TO.N,Net-(U19-Pad9)*%
X57049800Y-101499800D02*
X55880000Y-100330000D01*
X57049800Y-124560200D02*
X57049800Y-101499800D01*
X55880000Y-125730000D02*
X57049800Y-124560200D01*
%TO.N,/vertical_counter/~{bit_8}*%
X71029800Y-147219800D02*
X69860000Y-146050000D01*
X71029800Y-160115200D02*
X71029800Y-147219800D01*
X69855000Y-161290000D02*
X71029800Y-160115200D01*
X71000700Y-124335700D02*
X69855000Y-123190000D01*
X71000700Y-144909300D02*
X71000700Y-124335700D01*
X69860000Y-146050000D02*
X71000700Y-144909300D01*
%TO.N,/vertical_counter/~{bit_5}*%
X60693600Y-167368700D02*
X60693600Y-152913000D01*
X60693700Y-167368700D02*
X60693600Y-167368700D01*
X62235000Y-168910000D02*
X60693700Y-167368700D01*
X49391500Y-142383500D02*
X48265000Y-143510000D01*
X49391500Y-121781500D02*
X49391500Y-142383500D01*
X48260000Y-120650000D02*
X49391500Y-121781500D01*
%TO.N,/vertical_counter/bit_6*%
X69855000Y-169582200D02*
X69855000Y-168910000D01*
X71005200Y-170732400D02*
X69855000Y-169582200D01*
X71005200Y-185539800D02*
X71005200Y-170732400D01*
X69855000Y-186690000D02*
X71005200Y-185539800D01*
X67667300Y-72037700D02*
X67667300Y-82927300D01*
X69855000Y-69850000D02*
X67667300Y-72037700D01*
X67667300Y-82927300D02*
X67832100Y-83092100D01*
X67667300Y-82927300D02*
X67832100Y-83092100D01*
X67832100Y-120132900D02*
X62235000Y-125730000D01*
X67832100Y-83092100D02*
X67832100Y-120132900D01*
%TO.N,/vertical_counter/bit_7*%
X71022800Y-163830000D02*
X69855000Y-163830000D01*
X71022800Y-169981800D02*
X71022800Y-163830000D01*
X71189100Y-170148100D02*
X71022800Y-169981800D01*
X71189100Y-170148100D02*
X71022800Y-169981800D01*
X71430700Y-170389700D02*
X71189100Y-170148100D01*
X71430700Y-187654300D02*
X71430700Y-170389700D01*
X69855000Y-189230000D02*
X71430700Y-187654300D01*
X71095300Y-73630300D02*
X69855000Y-72390000D01*
X71095300Y-85291100D02*
X71095300Y-73630300D01*
X71848000Y-86043800D02*
X71095300Y-85291100D01*
X71848000Y-110455300D02*
X71848000Y-86043800D01*
X71447800Y-110855500D02*
X71848000Y-110455300D01*
X71447800Y-114310500D02*
X71447800Y-110855500D01*
X71720600Y-114583300D02*
X71447800Y-114310500D01*
X71720600Y-115081700D02*
X71720600Y-114583300D01*
X71446300Y-115356000D02*
X71720600Y-115081700D01*
X71446300Y-163406500D02*
X71446300Y-115356000D01*
X71022800Y-163830000D02*
X71446300Y-163406500D01*
%TO.N,/vertical_counter/bit_4*%
X63674800Y-162729800D02*
X62235000Y-161290000D01*
X63674800Y-175429800D02*
X63674800Y-162729800D01*
X69855000Y-181610000D02*
X63674800Y-175429800D01*
X63342400Y-160182600D02*
X62235000Y-161290000D01*
X63342400Y-144612400D02*
X63342400Y-160182600D01*
X62240000Y-143510000D02*
X63342400Y-144612400D01*
X50982900Y-115387100D02*
X48260000Y-118110000D01*
X50982900Y-79827100D02*
X50982900Y-115387100D01*
X55880000Y-74930000D02*
X50982900Y-79827100D01*
%TO.N,Net-(U16-TC)*%
X66232000Y-175447000D02*
X66232000Y-157507700D01*
X69855000Y-179070000D02*
X66232000Y-175447000D01*
%TO.N,/vertical_counter/bit_5*%
X60929000Y-151945700D02*
X61093800Y-152110500D01*
X60929000Y-151945700D02*
X61093800Y-152110500D01*
X61093800Y-152462300D02*
X61093800Y-152110500D01*
X61295300Y-152663800D02*
X61093800Y-152462300D01*
X61295300Y-153162200D02*
X61295300Y-152663800D01*
X61095300Y-153362200D02*
X61295300Y-153162200D01*
X61095300Y-165230300D02*
X61095300Y-153362200D01*
X62235000Y-166370000D02*
X61095300Y-165230300D01*
X60482000Y-151498700D02*
X60929000Y-151945700D01*
X60482000Y-124943000D02*
X60482000Y-151498700D01*
X62235000Y-123190000D02*
X60482000Y-124943000D01*
%TO.N,/vertical_counter/bit_3*%
X61096800Y-142113200D02*
X62240000Y-140970000D01*
X61096800Y-151545500D02*
X61096800Y-142113200D01*
X62235000Y-152683700D02*
X61096800Y-151545500D01*
X62235000Y-156210000D02*
X62235000Y-152683700D01*
X48260000Y-116338000D02*
X48260000Y-115570000D01*
X46608900Y-117989100D02*
X48260000Y-116338000D01*
X46608900Y-136773900D02*
X46608900Y-117989100D01*
X48265000Y-138430000D02*
X46608900Y-136773900D01*
X49850400Y-113979600D02*
X48260000Y-115570000D01*
X49850400Y-91181000D02*
X49850400Y-113979600D01*
X49742100Y-91072700D02*
X49850400Y-91181000D01*
X49742100Y-78527900D02*
X49742100Y-91072700D01*
X55880000Y-72390000D02*
X49742100Y-78527900D01*
%TO.N,Net-(U24A-J)*%
X40078900Y-156918900D02*
X40078900Y-90938100D01*
X41910000Y-158750000D02*
X40078900Y-156918900D01*
%TO.N,/horizontal_counter/~{CLK}*%
X18701800Y-63556100D02*
X19305200Y-62952700D01*
X18701800Y-146971800D02*
X18701800Y-63556100D01*
X20320000Y-148590000D02*
X18701800Y-146971800D01*
%TO.N,/vertical_counter/bit_1*%
X50166100Y-167677200D02*
X49930700Y-167441800D01*
X50166100Y-178436100D02*
X50166100Y-167677200D01*
X55880000Y-184150000D02*
X50166100Y-178436100D01*
X43349800Y-132249800D02*
X41910000Y-130810000D01*
X43349800Y-146549800D02*
X43349800Y-132249800D01*
X49764400Y-152964400D02*
X43349800Y-146549800D01*
X49764400Y-167275500D02*
X49764400Y-152964400D01*
X49930700Y-167441800D02*
X49764400Y-167275500D01*
X49930700Y-167441800D02*
X49764400Y-167275500D01*
%TO.N,/vertical_counter/bit_0*%
X49399600Y-109089600D02*
X48260000Y-107950000D01*
X49399600Y-113448500D02*
X49399600Y-109089600D01*
X48379800Y-114468300D02*
X49399600Y-113448500D01*
X47765200Y-114468300D02*
X48379800Y-114468300D01*
X46990400Y-115243100D02*
X47765200Y-114468300D01*
X46990400Y-117039600D02*
X46990400Y-115243100D01*
X46990300Y-117039600D02*
X46990400Y-117039600D01*
X45201800Y-118828100D02*
X46990300Y-117039600D01*
X45201800Y-133830600D02*
X45201800Y-118828100D01*
X44517100Y-134515300D02*
X45201800Y-133830600D01*
%TO.N,/horizontal_counter/~{eo_line}*%
X37450700Y-101505900D02*
X38061200Y-100895400D01*
X37450700Y-132729300D02*
X37450700Y-101505900D01*
X34290000Y-135890000D02*
X37450700Y-132729300D01*
%TO.N,/vertical_counter/~{bit_0}*%
X57546300Y-115178700D02*
X62235000Y-110490000D01*
X57546300Y-130912800D02*
X57546300Y-115178700D01*
%TO.N,/vertical_counter/bit_2*%
X44758900Y-122881100D02*
X41910000Y-125730000D01*
X44758900Y-116531100D02*
X44758900Y-122881100D01*
X48260000Y-113030000D02*
X44758900Y-116531100D01*
X60080300Y-182489700D02*
X55880000Y-186690000D01*
X60080300Y-117724700D02*
X60080300Y-182489700D01*
X62235000Y-115570000D02*
X60080300Y-117724700D01*
%TO.N,/horizontal_counter/eo_vis_200*%
X29913200Y-92672200D02*
X30002100Y-92583300D01*
X29913200Y-156776800D02*
X29913200Y-92672200D01*
X27940000Y-158750000D02*
X29913200Y-156776800D01*
%TO.N,Net-(U5-Pad13)*%
X29443400Y-99195400D02*
X29276100Y-99028100D01*
X29443400Y-128892700D02*
X29443400Y-99195400D01*
X29255800Y-129080300D02*
X29443400Y-128892700D01*
X29255800Y-129120800D02*
X29255800Y-129080300D01*
X29455800Y-129320800D02*
X29255800Y-129120800D01*
X29455800Y-141994200D02*
X29455800Y-129320800D01*
X27940000Y-143510000D02*
X29455800Y-141994200D01*
X29109800Y-91339800D02*
X27940000Y-90170000D01*
X29109800Y-98861800D02*
X29109800Y-91339800D01*
X29276100Y-99028100D02*
X29109800Y-98861800D01*
X29276100Y-99028100D02*
X29109800Y-98861800D01*
%TO.N,/horizontal_counter/~{bit_2}*%
X21425300Y-114135300D02*
X20320000Y-113030000D01*
X21425300Y-132244700D02*
X21425300Y-114135300D01*
X20320000Y-133350000D02*
X21425300Y-132244700D01*
X32389900Y-86995100D02*
X34295000Y-85090000D01*
X32389900Y-96038900D02*
X32389900Y-86995100D01*
X32472700Y-96121700D02*
X32389900Y-96038900D01*
X32472700Y-96812900D02*
X32472700Y-96121700D01*
X32381900Y-96903700D02*
X32472700Y-96812900D01*
X32381900Y-106041900D02*
X32381900Y-96903700D01*
X34290000Y-107950000D02*
X32381900Y-106041900D01*
%TO.N,/horizontal_counter/~{bit_0}*%
X19150200Y-109119800D02*
X20320000Y-107950000D01*
X19150200Y-127100200D02*
X19150200Y-109119800D01*
X20320000Y-128270000D02*
X19150200Y-127100200D01*
X35833200Y-66313200D02*
X34290000Y-64770000D01*
X35833200Y-87673700D02*
X35833200Y-66313200D01*
X34775200Y-88731700D02*
X35833200Y-87673700D01*
X34134600Y-88731700D02*
X34775200Y-88731700D01*
X33193300Y-89673000D02*
X34134600Y-88731700D01*
X33193300Y-95706300D02*
X33193300Y-89673000D01*
X33276100Y-95789100D02*
X33193300Y-95706300D01*
X33276100Y-97145500D02*
X33276100Y-95789100D01*
X33185300Y-97236300D02*
X33276100Y-97145500D01*
X33185300Y-101765300D02*
X33185300Y-97236300D01*
X34290000Y-102870000D02*
X33185300Y-101765300D01*
%TO.N,/horizontal_counter/~{bit_4}*%
X40068500Y-84396500D02*
X34295000Y-90170000D01*
X40068500Y-74231500D02*
X40068500Y-84396500D01*
X41910000Y-72390000D02*
X40068500Y-74231500D01*
%TO.N,/horizontal_counter/bit_8*%
X20320000Y-98771300D02*
X20320000Y-97790000D01*
X21464500Y-99915800D02*
X20320000Y-98771300D01*
X21464500Y-110076400D02*
X21464500Y-99915800D01*
X26175100Y-114787000D02*
X21464500Y-110076400D01*
X26175100Y-131585100D02*
X26175100Y-114787000D01*
X27940000Y-133350000D02*
X26175100Y-131585100D01*
X29047200Y-84944800D02*
X27868300Y-86123700D01*
X29047200Y-70952200D02*
X29047200Y-84944800D01*
X27945000Y-69850000D02*
X29047200Y-70952200D01*
%TO.N,/horizontal_counter/bit_7*%
X38524600Y-185844600D02*
X38524600Y-140188500D01*
X41910000Y-189230000D02*
X38524600Y-185844600D01*
X21867700Y-94257700D02*
X20320000Y-92710000D01*
X21867700Y-98900200D02*
X21867700Y-94257700D01*
X22751800Y-99784300D02*
X21867700Y-98900200D01*
X22751800Y-107841800D02*
X22751800Y-99784300D01*
X27940000Y-113030000D02*
X22751800Y-107841800D01*
%TO.N,/horizontal_counter/bit_5*%
X35729800Y-111590200D02*
X34290000Y-113030000D01*
X35729800Y-94436400D02*
X35729800Y-111590200D01*
X40670200Y-89496000D02*
X35729800Y-94436400D01*
X40670200Y-81172900D02*
X40670200Y-89496000D01*
X43015200Y-78827900D02*
X40670200Y-81172900D01*
X43015200Y-65875200D02*
X43015200Y-78827900D01*
X41910000Y-64770000D02*
X43015200Y-65875200D01*
%TO.N,Net-(U2-TC)*%
X36794000Y-47026000D02*
X41910000Y-41910000D01*
X36794000Y-66311000D02*
X36794000Y-47026000D01*
%TO.N,/horizontal_counter/bit_6*%
X39272900Y-119742500D02*
X38524600Y-118994200D01*
X39272900Y-184052900D02*
X39272900Y-119742500D01*
X41910000Y-186690000D02*
X39272900Y-184052900D01*
X22350100Y-109980100D02*
X27940000Y-115570000D01*
X22350100Y-99950600D02*
X22350100Y-109980100D01*
X21466000Y-99066500D02*
X22350100Y-99950600D01*
X21466000Y-94837900D02*
X21466000Y-99066500D01*
X20466500Y-93838400D02*
X21466000Y-94837900D01*
X19886000Y-93838400D02*
X20466500Y-93838400D01*
X19161700Y-93114100D02*
X19886000Y-93838400D01*
X19161700Y-88788300D02*
X19161700Y-93114100D01*
X20320000Y-87630000D02*
X19161700Y-88788300D01*
%TO.N,/horizontal_counter/bit_1*%
X22161500Y-174561500D02*
X27940000Y-180340000D01*
X22161500Y-112331500D02*
X22161500Y-174561500D01*
X20320000Y-110490000D02*
X22161500Y-112331500D01*
X35431500Y-68451500D02*
X34290000Y-67310000D01*
X35431500Y-85511600D02*
X35431500Y-68451500D01*
X34583100Y-86360000D02*
X35431500Y-85511600D01*
X33982500Y-86360000D02*
X34583100Y-86360000D01*
X32791600Y-87550900D02*
X33982500Y-86360000D01*
X32791600Y-95872600D02*
X32791600Y-87550900D01*
X32874400Y-95955400D02*
X32791600Y-95872600D01*
X32874400Y-96979200D02*
X32874400Y-95955400D01*
X32783600Y-97070000D02*
X32874400Y-96979200D01*
X32783600Y-103903600D02*
X32783600Y-97070000D01*
X34290000Y-105410000D02*
X32783600Y-103903600D01*
%TO.N,/horizontal_counter/bit_3*%
X21759800Y-179239800D02*
X27940000Y-185420000D01*
X21759800Y-137329800D02*
X21759800Y-179239800D01*
X20320000Y-135890000D02*
X21759800Y-137329800D01*
X30243000Y-56913000D02*
X30243000Y-72459400D01*
X27940000Y-54610000D02*
X30243000Y-56913000D01*
%TO.N,/horizontal_counter/CLK*%
X29210000Y-24130000D02*
X29210000Y-35560000D01*
X34290000Y-19050000D02*
X29210000Y-24130000D01*
X18950200Y-186590200D02*
X20320000Y-187960000D01*
X18950200Y-150930100D02*
X18950200Y-186590200D01*
X18300100Y-150280000D02*
X18950200Y-150930100D01*
X18300100Y-46469900D02*
X18300100Y-150280000D01*
X20320000Y-44450000D02*
X18300100Y-46469900D01*
%TO.N,/horizontal_counter/bit_0*%
X31586500Y-64933500D02*
X34290000Y-62230000D01*
X31586500Y-96040700D02*
X31586500Y-64933500D01*
X30776700Y-96850500D02*
X31586500Y-96040700D01*
X30776700Y-97271400D02*
X30776700Y-96850500D01*
X31176700Y-97671400D02*
X30776700Y-97271400D01*
X31176700Y-174563300D02*
X31176700Y-97671400D01*
X27940000Y-177800000D02*
X31176700Y-174563300D01*
%TO.N,/horizontal_counter/bit_2*%
X31988200Y-74691800D02*
X34290000Y-72390000D01*
X31988200Y-96320400D02*
X31988200Y-74691800D01*
X31578400Y-96730200D02*
X31988200Y-96320400D01*
X31578400Y-179241600D02*
X31578400Y-96730200D01*
X27940000Y-182880000D02*
X31578400Y-179241600D01*
%TO.N,/horizontal_counter/~{rst}*%
X21425200Y-63669800D02*
X20325000Y-64770000D01*
X21425200Y-43015200D02*
X21425200Y-63669800D01*
X20320000Y-41910000D02*
X21425200Y-43015200D01*
X22034000Y-93817000D02*
X21931100Y-93714100D01*
X22034000Y-93817000D02*
X21931100Y-93714100D01*
X22269400Y-94052400D02*
X22034000Y-93817000D01*
X22269400Y-97199400D02*
X22269400Y-94052400D01*
X27940000Y-102870000D02*
X22269400Y-97199400D01*
X21931100Y-91801500D02*
X21931100Y-93714100D01*
X21931000Y-91801500D02*
X21931100Y-91801500D01*
X21575700Y-91446200D02*
X21931000Y-91801500D01*
X21575700Y-66020700D02*
X21575700Y-91446200D01*
X20325000Y-64770000D02*
X21575700Y-66020700D01*
%TO.N,Net-(RV3-Pad2)*%
X128270100Y-27940000D02*
X128270000Y-27940000D01*
X128270100Y-33142200D02*
X128270100Y-27940000D01*
X131556900Y-36429000D02*
X128270100Y-33142200D01*
X131556900Y-81046700D02*
X131556900Y-36429000D01*
X133230000Y-82719800D02*
X131556900Y-81046700D01*
X133230000Y-88310000D02*
X133230000Y-82719800D01*
X135130000Y-90210000D02*
X133230000Y-88310000D01*
%TO.N,Net-(RV2-Pad2)*%
X129500000Y-21550000D02*
X128270000Y-20320000D01*
X129500000Y-33804000D02*
X129500000Y-21550000D01*
X133630200Y-37934200D02*
X129500000Y-33804000D01*
X133630200Y-77200200D02*
X133630200Y-37934200D01*
X135130000Y-78700000D02*
X133630200Y-77200200D01*
%TO.N,Net-(U35-I_OUT1)*%
X122020200Y-90069800D02*
X123190000Y-88900000D01*
X122020200Y-97890200D02*
X122020200Y-90069800D01*
X123190000Y-99060000D02*
X122020200Y-97890200D01*
%TO.N,/RAM1_~{CE}*%
X113862100Y-49967900D02*
X113862100Y-73660000D01*
X114300000Y-49530000D02*
X113862100Y-49967900D01*
%TO.N,/eo_line*%
X33120200Y-134519800D02*
X34290000Y-133350000D01*
X33120200Y-149960200D02*
X33120200Y-134519800D01*
X34290000Y-151130000D02*
X33120200Y-149960200D01*
X27940000Y-98460200D02*
X27940000Y-97790000D01*
X29041700Y-99561900D02*
X27940000Y-98460200D01*
X29041700Y-128726400D02*
X29041700Y-99561900D01*
X28854100Y-128914000D02*
X29041700Y-128726400D01*
X28854100Y-129570000D02*
X28854100Y-128914000D01*
X29648900Y-87500300D02*
X29648900Y-77567400D01*
X28249200Y-88900000D02*
X29648900Y-87500300D01*
X27634000Y-88900000D02*
X28249200Y-88900000D01*
X26813400Y-89720600D02*
X27634000Y-88900000D01*
X26813400Y-96663400D02*
X26813400Y-89720600D01*
X27940000Y-97790000D02*
X26813400Y-96663400D01*
%TO.N,/is_h_vis_area*%
X30775000Y-163535000D02*
X27940000Y-166370000D01*
X30775000Y-98250600D02*
X30775000Y-163535000D01*
X30608900Y-98084500D02*
X30775000Y-98250600D01*
X30608900Y-98084500D02*
X30775000Y-98250600D01*
X36558000Y-35100800D02*
X36558000Y-21578100D01*
X30894300Y-40764500D02*
X36558000Y-35100800D01*
X30894300Y-96164900D02*
X30894300Y-40764500D01*
X30373500Y-96685700D02*
X30894300Y-96164900D01*
X30373500Y-97849100D02*
X30373500Y-96685700D01*
X30608900Y-98084500D02*
X30373500Y-97849100D01*
%TO.N,/is_vis_area*%
X73361300Y-68925800D02*
X75796400Y-71360900D01*
X73361300Y-23158700D02*
X73361300Y-68925800D01*
X74930000Y-21590000D02*
X73361300Y-23158700D01*
%TO.N,/int_brightness*%
X95897600Y-72954900D02*
X95897600Y-73556700D01*
X95097000Y-72154300D02*
X95897600Y-72954900D01*
X95097000Y-42205000D02*
X95097000Y-72154300D01*
X91542400Y-38650400D02*
X95097000Y-42205000D01*
X91542400Y-34485900D02*
X91542400Y-38650400D01*
X88900000Y-31843500D02*
X91542400Y-34485900D01*
X88900000Y-26999900D02*
X88900000Y-31843500D01*
X85090000Y-23189900D02*
X88900000Y-26999900D01*
X85090000Y-21590000D02*
X85090000Y-23189900D01*
%TO.N,/eo_frame*%
X57000000Y-86617100D02*
X56415800Y-86032900D01*
X57000000Y-96670000D02*
X57000000Y-86617100D01*
X55880000Y-97790000D02*
X57000000Y-96670000D01*
%TO.N,/RAM_module/ext_graphics_source/data_ser*%
X116205100Y-183514900D02*
X113030000Y-186690000D01*
X116205100Y-180647000D02*
X116205100Y-183514900D01*
X117671500Y-179180600D02*
X116205100Y-180647000D01*
X118333300Y-179180600D02*
X117671500Y-179180600D01*
X120075200Y-177438700D02*
X118333300Y-179180600D01*
X120075200Y-175834800D02*
X120075200Y-177438700D01*
X125730000Y-170180000D02*
X120075200Y-175834800D01*
%TO.N,/RAM_module/ext_graphics_rclk*%
X120650000Y-180340000D02*
X125730000Y-175260000D01*
X120650000Y-186690000D02*
X120650000Y-180340000D01*
%TO.N,/RAM_module/ext_graphics_source/i_addr_ser*%
X106849800Y-171619800D02*
X105410000Y-170180000D01*
X106849800Y-183049800D02*
X106849800Y-171619800D01*
X110490000Y-186690000D02*
X106849800Y-183049800D01*
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X88900000Y-181610000D02*
X85090000Y-177800000D01*
X88900000Y-182880000D02*
X88900000Y-181610000D01*
%TO.N,+5V*%
X69855000Y-118110000D02*
X69855000Y-115570000D01*
X111760000Y-44450000D02*
X109220000Y-41910000D01*
X111760000Y-49530000D02*
X111760000Y-44450000D01*
X133350000Y-163830000D02*
X132080000Y-162560000D01*
X133350000Y-177800000D02*
X133350000Y-163830000D01*
X110376000Y-166256000D02*
X109220000Y-165100000D01*
X110376000Y-174104000D02*
X110376000Y-166256000D01*
X109220000Y-175260000D02*
X110376000Y-174104000D01*
X40769100Y-175389100D02*
X41910000Y-176530000D01*
X40769100Y-167930900D02*
X40769100Y-175389100D01*
X41350000Y-167350000D02*
X40769100Y-167930900D01*
X40741000Y-142341000D02*
X41910000Y-143510000D01*
X40741000Y-124359000D02*
X40741000Y-142341000D01*
X41910000Y-123190000D02*
X40741000Y-124359000D01*
X80010000Y-44450000D02*
X80010000Y-49530000D01*
X82550000Y-41910000D02*
X80010000Y-44450000D01*
X69855000Y-92710000D02*
X69855000Y-91440000D01*
X69855000Y-91440000D02*
X69855000Y-90170000D01*
X70992300Y-109352700D02*
X69855000Y-110490000D01*
X70992300Y-93138400D02*
X70992300Y-109352700D01*
X70933900Y-93080000D02*
X70992300Y-93138400D01*
X70803600Y-93080000D02*
X70933900Y-93080000D01*
X69855000Y-92131400D02*
X70803600Y-93080000D01*
X69855000Y-91440000D02*
X69855000Y-92131400D01*
X106396000Y-41626000D02*
X106680000Y-41910000D01*
X106396000Y-20604000D02*
X106396000Y-41626000D01*
X107950000Y-19050000D02*
X106396000Y-20604000D01*
X57049800Y-167740200D02*
X55880000Y-168910000D01*
X57049800Y-154839800D02*
X57049800Y-167740200D01*
X55880000Y-153670000D02*
X57049800Y-154839800D01*
%TO.N,/VGA_B*%
X124636900Y-39193100D02*
X125730000Y-38100000D01*
X124636900Y-55241900D02*
X124636900Y-39193100D01*
X125740000Y-56345000D02*
X124636900Y-55241900D01*
X81161700Y-22982000D02*
X81139200Y-23004500D01*
X81161700Y-20201700D02*
X81161700Y-22982000D01*
X80010000Y-19050000D02*
X81161700Y-20201700D01*
%TO.N,/VGA_R*%
X125740000Y-51765000D02*
X125740000Y-50663300D01*
X125318400Y-50241700D02*
X125740000Y-50663300D01*
X125318400Y-41004900D02*
X125318400Y-50241700D01*
X126782900Y-39540400D02*
X125318400Y-41004900D01*
X126782900Y-23912900D02*
X126782900Y-39540400D01*
X125730000Y-22860000D02*
X126782900Y-23912900D01*
%TO.N,GND*%
X110315200Y-30310200D02*
X111755000Y-31750000D01*
X110315200Y-23955200D02*
X110315200Y-30310200D01*
X107950000Y-21590000D02*
X110315200Y-23955200D01*
X130810000Y-27940000D02*
X130810000Y-33020000D01*
X118277300Y-139532700D02*
X119380000Y-138430000D01*
X118277300Y-144947300D02*
X118277300Y-139532700D01*
X119380000Y-146050000D02*
X118277300Y-144947300D01*
X126838100Y-173828100D02*
X125730000Y-172720000D01*
X126838100Y-185581900D02*
X126838100Y-173828100D01*
X125730000Y-186690000D02*
X126838100Y-185581900D01*
X77470000Y-37494800D02*
X77470000Y-41910000D01*
X78574400Y-36390400D02*
X77470000Y-37494800D01*
X78574400Y-29039400D02*
X78574400Y-36390400D01*
X77470000Y-27935000D02*
X78574400Y-29039400D01*
X125890700Y-134459300D02*
X127000000Y-133350000D01*
X125890700Y-139459400D02*
X125890700Y-134459300D01*
X127000000Y-140568700D02*
X125890700Y-139459400D01*
X127000000Y-140970000D02*
X127000000Y-140568700D01*
X85090000Y-41910000D02*
X85090000Y-49530000D01*
X19164900Y-78630100D02*
X20325000Y-77470000D01*
X19164900Y-81389900D02*
X19164900Y-78630100D01*
X20325000Y-82550000D02*
X19164900Y-81389900D01*
X48260000Y-167107300D02*
X48260000Y-166370000D01*
X49362700Y-168210000D02*
X48260000Y-167107300D01*
X49362700Y-170347300D02*
X49362700Y-168210000D01*
X48260000Y-171450000D02*
X49362700Y-170347300D01*
X101600000Y-46990000D02*
X101600000Y-41910000D01*
X99060000Y-49530000D02*
X101600000Y-46990000D01*
X20320000Y-46990000D02*
X20320000Y-49530000D01*
X74930000Y-44450000D02*
X74930000Y-49530000D01*
X77470000Y-41910000D02*
X74930000Y-44450000D01*
X106741600Y-121981600D02*
X105410000Y-120650000D01*
X106741600Y-122642700D02*
X106741600Y-121981600D01*
X106743200Y-122644300D02*
X106741600Y-122642700D01*
X106743200Y-123142700D02*
X106743200Y-122644300D01*
X106741600Y-123144300D02*
X106743200Y-123142700D01*
X106741600Y-129478400D02*
X106741600Y-123144300D01*
X105410000Y-130810000D02*
X106741600Y-129478400D01*
%TD*%
M02*
