<!doctype html><html lang="en-US"><!--  --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- / -->
<head><meta charset="UTF-8"><meta name="viewport" content="width=device-width, initial-scale=1">  <link media="all" href="../../wp-content/cache/autoptimize/4/css/autoptimize_dc56928889f08ceb40a4520f8ece953b.css" rel="stylesheet" /><title>Architecture &#8211; Understanding memory update propagation in x86/x86-64 CPU L1/L2/L3 caches and RAM &#8211; free-tor-game.com</title> <script>MathJax = {
  tex: {
    inlineMath: [['$','$'],['\\(','\\)']], 
    processEscapes: true
  },
  options: {
    ignoreHtmlClass: 'tex2jax_ignore|editor-rich-text'
  }
};</script> <link rel='dns-prefetch' href='http://cdn.jsdelivr.net/' /><link rel='dns-prefetch' href='http://cdnjs.cloudflare.com/' /><link rel='dns-prefetch' href='http://stackpath.bootstrapcdn.com/' /><link rel='dns-prefetch' href='http://s.w.org/' /><link rel='stylesheet' id='highlight-css'  href='../../../cdnjs.cloudflare.com/ajax/libs/highlight.js/11.2.0/styles/vs2015.min40df.css?ver=5.6' type='text/css' media='all' /><link rel='stylesheet' id='bootstrap-css'  href='../../../cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/4.1.3/css/bootstrap.mina352.css?ver=4.1.3' type='text/css' media='all' /><link rel='stylesheet' id='icons-css'  href='../../../stackpath.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min40df.css?ver=5.6' type='text/css' media='all' /> <script type='text/javascript' src='../../../cdnjs.cloudflare.com/ajax/libs/jquery/1.12.4/jquery.minb8ff.js?ver=1.12.4' id='jquery-js'></script> <script type='text/javascript' src='../../../cdnjs.cloudflare.com/ajax/libs/highlight.js/11.2.0/highlight.minc9a3.js?ver=11.2.0' id='highlight-js'></script>            <script>hljs.highlightAll();</script> <script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js?client=ca-pub-1731162805004860" crossorigin="anonymous"></script></head><body class="software-template-default single single-software postid-1075881 no-sidebar"><div id="page" class="site"> <a class="skip-link screen-reader-text" href="#content">Skip to content</a><header id="topnav" class="sticky-top"><nav class="navbar navbar-expand-md navbar-light bg-light" role="navigation"> <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbar-primary" aria-controls="navbar-primary" aria-expanded="false" aria-label="Toggle navigation"> <span class="navbar-toggler-icon"></span> </button> <a class="navbar-brand" href="#">free-tor-game.com</a><div id="navbar-primary" class="collapse navbar-collapse"><ul id="menu-primary-top-menu" class="nav navbar-nav"><li itemscope="itemscope" itemtype="https://www.schema.org/SiteNavigationElement" id="menu-item-192" class="menu-item menu-item-type-taxonomy menu-item-object-category menu-item-has-children dropdown menu-item-192 nav-item"><a title="Tools" href="#" data-toggle="dropdown" aria-haspopup="true" aria-expanded="false" class="dropdown-toggle nav-link" id="menu-item-dropdown-192">Tools</a><ul class="dropdown-menu" aria-labelledby="menu-item-dropdown-192" role="menu"><li itemscope="itemscope" itemtype="https://www.schema.org/SiteNavigationElement" id="menu-item-193" class="menu-item menu-item-type-post_type menu-item-object-post menu-item-193 nav-item"><a title="ARFCN-Frequency Converter" href="../../3gpp-arfcn-frequency-converter/" class="dropdown-item">ARFCN-Frequency Converter</a></li></ul></li><li itemscope="itemscope" itemtype="https://www.schema.org/SiteNavigationElement" id="menu-item-2301" class="menu-item menu-item-type-post_type menu-item-object-page menu-item-2301 nav-item"><a title="Contact Us" href="../../contact/" class="nav-link">Contact Us</a></li></ul></div></nav></header><div id="content" class="site-content"><div id="primary" class="content-area"><main id="main" class="site-main"><div id="main-container" class="container"><div id="main-row" class="row"><div id="main-col" class="col-12"><article id="post-1075881" class="post-1075881 software type-software status-publish hentry category-software tag-architecture tag-caching tag-cpu tag-memory"><div class="row"><div class="col-12 col-md-8"><header class="entry-header"><h1 class="entry-title text-danger">Architecture &#8211; Understanding memory update propagation in x86/x86-64 CPU L1/L2/L3 caches and RAM</h1></header><p style='font-size:1.2em'><span class="mr-2 badge badge-success">Architecture</span><span class="mr-2 badge badge-info">caching</span><span class="mr-2 badge badge-warning">cpu</span><span class="mr-2 badge badge-primary">memory</span></p><div class="entry-content"><p>I&#39;m trying to understand in a general sense how L1/L2 (and now L3 caches) are updated and how the updates are propagated in a multi-core x86/x86-64 CPU.</p><p>Assuming a 4 core CPU and 2 pairs of L1/L2 caches, where pairs of cores share a common L1/L2 pair and there&#39;s an interconnect between the 2 L1/L2 pairs. And the cache lines are 64-bit wide.<br /> So we have:</p><ol><li>Core-0/Core-1 on (L1/L2)-0</li><li>Core-2/Core-3 on (L1/L2)-1</li><li>(L1/L2)-0 is connected to (L1/L2)-1</li></ol><p>Let&#39;s say there is a thread T0 running on Core-0 that is writing to a 64-bit integer variable called X, and there&#39;s another thread T1 on Core-3 continually reading variable X&#39;s value &#8211; Please ignore the logical race conditions for a moment.</p><p><strong>Question:</strong><br /> Assuming X has been cached in Core-0&#39;s L1. When T0 writes a new value to X, Is the following sequence of events correct?</p><ol><li>X&#39;s value is pushed from register to L1-0</li><li>X&#39;s value is pushed from L1-0 to L2-0</li><li>X&#39;s value is pushed from L2-0 to L2-1</li><li>X&#39;s value is pushed from L2-1 to L1-1</li><li>X&#39;s value is pushed from L1-0 to RAM</li></ol><p><strong>Note:</strong> Steps 2 and 4 may happen concurrently.</p></div>     <div id="comments" class="comments-area"><div class="row"><div class="col-12"><div class="mt-3 border-bottom border-success"><h4 class="text-success"><i class='fa fa-check-circle text-success mr-3'></i><span>Best Answer</span></h4></div><div class='bg-transparent mb-3'><p>First if you are concerned about recent (last 5-10 years, since Nahalem?) Intel x86 architecture, then you&#39;re a little off in your description of the caches.</p><p>Each core has their own 128K L1 cache split (64K data / 64K code). Above that, each core has its own L2 cache which basically acts as a buffer between the L1 and L3 cache. Each socket has its own L3 cache (up to 20MB, I think). The L1 and L2 caches are small, simple, and quick. The L3 cache is much larger and more complex (it is divided into small segments that all sit on a ring with other things like the memory controller and QPI bridge to other sockets). (Please ignore things like the load and store buffers that will make this even more complex.)</p><p>Also, cache lines are 64-bytes.</p><p>So it looks like this (on for example a dual socket machine, with 4 cores per CPU):</p><pre><code>Core 0 (socket 0) -&gt; L1-0 -&gt; L2-0 -&gt; L3-0 -&gt; QPI link to socket 1
Core 1 (socket 0) -&gt; L1-1 -&gt; L2-1 -&gt; ^
Core 2 (socket 0) -&gt; L1-2 -&gt; L2-2 -&gt; |
Core 3 (socket 0) -&gt; L1-3 -&gt; L2-3 -&gt; +

Core 4 (socket 1) -&gt; L1-4 -&gt; L2-4 -&gt; L3-1 -&gt; QPI link to socket 0
Core 5 (socket 1) -&gt; L1-5 -&gt; L2-5 -&gt; ^
Core 6 (socket 1) -&gt; L1-6 -&gt; L2-6 -&gt; |
Core 7 (socket 1) -&gt; L1-7 -&gt; L2-7 -&gt; +
</code></pre><p>Pre Nahalem, L2 caches were shared among core pairs. I haven&#39;t had to do a lot of performance work on this in a while, so I&#39;m not really sure of the subtleties there.</p><p>The L3 cache is fully inclusive of the L1 and L2 caches below it. The cache contains the &#34;correct&#34; values for all memory addresses.</p><p>More correct than main memory, since writes can sit in L3 for a while before going to memory (write-back caching). All caches are coherent. That is, you will never have two different values for the same memory location. This coherency is maintained by a version of the MESI protocol, called <a href="https://en.wikipedia.org/wiki/MESIF_protocol" rel="nofollow noreferrer">MESIF</a> (for Intel, AMD has a different caching strategy and uses MEOSI and arranged their caching differently).</p><p>Since the L1 and L2 are private to the core, the coherence only has to be managed at the L3 level (I think, I&#39;ve been unable to get a definite answer on this). The cache interconnects have four lanes: data, request, acknowledge, and snoop (to keep up to date on other memory operations).</p><p>Now, we can get down to your questions.</p><p>If a thread on Core 0 is reading an address, the address will reside in L1-0 and L3-0 in either the Exclusive, Shared, or Forward state (all three show that the address is unmodified and cached). Now, Core-4 wants to write to it. A Request/Read-For-Ownership will send the cache line from the other L3 cache (L3-0) and cause the other caches to mark their copies as Invalid. It will now be in L1-4 and L3-1 (marked as Exclusive).</p><p>(Here is where ignoring store buffers simplified a lot.)</p><p>Core-4 will write from a register to the L1-4 cache. Causing to transition the line to the Modified state. This gets propagated to the L3-1 cache (since it is fully inclusive).</p><p>Now, Core-0 wants to read again. The L1-0 cache is Invalid at that address, so it sends a read request that misses the L3-0 cache and causes the L3-1 to send the cache line back across. The L3-1 now states that address is Shared, and the L3-0 holds the line as Forward (the most recent requester gets the Forwarding responsibility).</p><p>Clear as mud? There might be a few edits to this to clean up some of the language that I might be too vague on.</p></div></div><div class="col-4"></div></div></div></div><div class="col-12 col-md-4"> <ins class="adsbygoogle"
 style="display:block"
 data-ad-client="ca-pub-1731162805004860"
 data-ad-slot="1340983829"
 data-ad-format="auto"
 data-full-width-responsive="true"></ins>   <div class='mt-3 ml-4 border-bottom border-success'><h6><span>Related Question</span></h6></div><ul class='list-group list-group-flush'><li class="list-group-item"><a href='../java-vs-php-memory-cpu-consumption/'>Java vs PHP Memory / CPU Consumption</a></li><li class="list-group-item"><a href='../how-does-the-cpu-know-when-it-received-ram-data-and-instructions/'>How does the CPU know when it received RAM data and instructions</a></li><li class="list-group-item"><a href='../why-is-cpu-cache-memory-so-fast/'>Why is CPU cache memory so fast</a></li><li class="list-group-item"><a href='../relation-between-cache-line-and-memory-page/'>Relation between cache line and memory page</a></li><li class="list-group-item"><a href='../how-to-align-on-both-word-size-and-cache-lines-in-x86/'>How to align on both word size and cache lines in x86</a></li><li class="list-group-item"><a href='../is-it-possible-to-update-exactly-1-byte-in-ram/'>Is it possible to update exactly 1 byte in RAM</a></li><li class="list-group-item"><a href='../how-are-ram-memory-addresses-determined/'>How Are RAM Memory Addresses Determined</a></li></ul></div></div><footer class="entry-footer"></footer></article></div></div></div></main></div></div><footer id="colophon" class="site-footer"><div class="site-info"></div></footer></div>    <script type='text/javascript' src='../../../cdn.jsdelivr.net/npm/mathjax%403/es5/tex-chtml40df.js?ver=5.6' id='mathjax-js'></script> <script type='text/javascript' src='../../../cdnjs.cloudflare.com/ajax/libs/popper.js/1.14.7/esm/popper.min43d3.js?ver=1.14.7' id='popper-js'></script> <script type='text/javascript' src='../../../cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/4.3.1/js/bootstrap.min5b31.js?ver=4.3.1' id='bootstrap4-js'></script> <script type='text/javascript' id='itectec-common-js-extra'>var globalObject = {"homeUrl":"https:\/\/free-tor-game.com\/"};</script> <script defer src="../../wp-content/cache/autoptimize/4/js/autoptimize_63b39f43631847816e6b0e70ea726624.js"></script></body></html>