# RISC-V_MYTH_Workshop

This is a repository of my lab solutions for "Microprocessor for You in Thirty Hours" Workshop, offered by VLSI System Design (VSD) and Redwood EDA.

## Repository Overview
1. [tl-verilog-labs](./tl-verilog-labs/README.md) - Lab exercises on TL verilog language and Makerchip platform.
2. [risc-v-emulator-labs](./risc-v-emulator-labs/README.md) - Lab exercises on compiling, debugging, and executing C programs on a RISC-V emulator.
3. [cpu_rtl](./cpu_rtl/README.md) - TL verilog RTL code to implement a pipelined CPU for RISC-V ISA.