// Generated by CIRCT firtool-1.128.0
module Queue2_DecodePacket(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_pc,
                io_enq_bits_rs1Data,
                io_enq_bits_rs2Data,
                io_enq_bits_imm,
  input  [4:0]  io_enq_bits_rdAddr,
                io_enq_bits_rs1Addr,
  input  [3:0]  io_enq_bits_ctrl_aluOp,
  input  [1:0]  io_enq_bits_ctrl_csrOp,
  input         io_enq_bits_ctrl_regWen,
                io_enq_bits_ctrl_memEn,
                io_enq_bits_ctrl_memWen,
  input  [2:0]  io_enq_bits_ctrl_memFunct3,
  input         io_enq_bits_ctrl_op1Sel,
                io_enq_bits_ctrl_op2Sel,
                io_enq_bits_ctrl_isJump,
                io_enq_bits_ctrl_isBranch,
                io_enq_bits_ctrl_isEcall,
                io_enq_bits_ctrl_isMret,
                io_enq_bits_ctrl_isEbreak,
  input  [11:0] io_enq_bits_csrAddr,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_pc,
                io_deq_bits_rs1Data,
                io_deq_bits_rs2Data,
                io_deq_bits_imm,
  output [4:0]  io_deq_bits_rdAddr,
                io_deq_bits_rs1Addr,
  output [3:0]  io_deq_bits_ctrl_aluOp,
  output [1:0]  io_deq_bits_ctrl_csrOp,
  output        io_deq_bits_ctrl_regWen,
                io_deq_bits_ctrl_memEn,
                io_deq_bits_ctrl_memWen,
  output [2:0]  io_deq_bits_ctrl_memFunct3,
  output        io_deq_bits_ctrl_op1Sel,
                io_deq_bits_ctrl_op2Sel,
                io_deq_bits_ctrl_isJump,
                io_deq_bits_ctrl_isBranch,
                io_deq_bits_ctrl_isEcall,
                io_deq_bits_ctrl_isMret,
                io_deq_bits_ctrl_isEbreak,
  output [11:0] io_deq_bits_csrAddr
);

  wire [168:0] _ram_ext_R0_data;
  reg          enq_ptr_value;
  reg          deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 1'h0;
      deq_ptr_value <= 1'h0;
      maybe_full <= 1'h0;
    end
    else begin
      automatic logic do_deq = io_deq_ready & ~empty;
      if (do_enq)
        enq_ptr_value <= enq_ptr_value - 1'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value - 1'h1;
      if (do_enq != do_deq)
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_2x169 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_pc,
        io_enq_bits_rs1Data,
        io_enq_bits_rs2Data,
        io_enq_bits_imm,
        io_enq_bits_rdAddr,
        io_enq_bits_rs1Addr,
        io_enq_bits_ctrl_aluOp,
        io_enq_bits_ctrl_csrOp,
        io_enq_bits_ctrl_regWen,
        io_enq_bits_ctrl_memEn,
        io_enq_bits_ctrl_memWen,
        io_enq_bits_ctrl_memFunct3,
        io_enq_bits_ctrl_op1Sel,
        io_enq_bits_ctrl_op2Sel,
        io_enq_bits_ctrl_isJump,
        io_enq_bits_ctrl_isBranch,
        io_enq_bits_ctrl_isEcall,
        io_enq_bits_ctrl_isMret,
        io_enq_bits_ctrl_isEbreak,
        io_enq_bits_csrAddr})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_pc = _ram_ext_R0_data[168:137];
  assign io_deq_bits_rs1Data = _ram_ext_R0_data[136:105];
  assign io_deq_bits_rs2Data = _ram_ext_R0_data[104:73];
  assign io_deq_bits_imm = _ram_ext_R0_data[72:41];
  assign io_deq_bits_rdAddr = _ram_ext_R0_data[40:36];
  assign io_deq_bits_rs1Addr = _ram_ext_R0_data[35:31];
  assign io_deq_bits_ctrl_aluOp = _ram_ext_R0_data[30:27];
  assign io_deq_bits_ctrl_csrOp = _ram_ext_R0_data[26:25];
  assign io_deq_bits_ctrl_regWen = _ram_ext_R0_data[24];
  assign io_deq_bits_ctrl_memEn = _ram_ext_R0_data[23];
  assign io_deq_bits_ctrl_memWen = _ram_ext_R0_data[22];
  assign io_deq_bits_ctrl_memFunct3 = _ram_ext_R0_data[21:19];
  assign io_deq_bits_ctrl_op1Sel = _ram_ext_R0_data[18];
  assign io_deq_bits_ctrl_op2Sel = _ram_ext_R0_data[17];
  assign io_deq_bits_ctrl_isJump = _ram_ext_R0_data[16];
  assign io_deq_bits_ctrl_isBranch = _ram_ext_R0_data[15];
  assign io_deq_bits_ctrl_isEcall = _ram_ext_R0_data[14];
  assign io_deq_bits_ctrl_isMret = _ram_ext_R0_data[13];
  assign io_deq_bits_ctrl_isEbreak = _ram_ext_R0_data[12];
  assign io_deq_bits_csrAddr = _ram_ext_R0_data[11:0];
endmodule

