---
layout: post
title: "[Emulate] Transaction Level Modeling in SystemC"
description: ""
categories: [Emulate]
tags: [SystemC, TLM]
last_updated: 2020-06-25 22:19:00 GMT+8
excerpt: ""
redirect_from:
  - /2020/06/29/
---

* Kramdown table of contents
{:toc .toc}
# Transaction Level Modeling in SystemC

## Timed TLM–The Very Simple Bus

### Introduction of The Very Simple Bus

### Implementation of The Very Simple Bus

### Suppression of Uninteresting Details



## Timed TLM – The Simple Bus Design

### Introduction of the Simple Bus Design

### Structure of the Simple Bus Design

### Features of the Simple Bus Design

### Ideas behind the Simple Bus Model

## Master Interface

### Introduction of Master Interface

### Blocking Master Interface

### Return Values of Master Interface Methods

### Non-Blocking Master Interface

### Direct Master Interface

## Slave and Arbiter Interfaces

## Concepts of Operations

## Implementation of Masters

## Implementation of Bus

## Implementation of Slaves

## High-Performance Modeling Techniques

### Introductions



### Comparisons between TLM and RTL



### Common Questions

