<stg><name>tensor_weight_y</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="5" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="1"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="17" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="21" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="64">
<![CDATA[
:0  %acc_val = alloca [6 x float], align 4

]]></Node>
<StgValue><ssdm name="acc_val"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %acc_val_addr = getelementptr [6 x float]* %acc_val, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="acc_val_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_val_addr_1 = getelementptr [6 x float]* %acc_val, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="acc_val_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %acc_val_addr_2 = getelementptr [6 x float]* %acc_val, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="acc_val_addr_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %acc_val_addr_3 = getelementptr [6 x float]* %acc_val, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="acc_val_addr_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %acc_val_addr_4 = getelementptr [6 x float]* %acc_val, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="acc_val_addr_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %acc_val_addr_5 = getelementptr [6 x float]* %acc_val, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="acc_val_addr_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit4

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit4:0  %r_0 = phi i9 [ 0, %0 ], [ %r, %.loopexit4.loopexit ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="9">
<![CDATA[
.loopexit4:1  %zext_ln153 = zext i9 %r_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit4:2  %icmp_ln153 = icmp eq i9 %r_0, -75

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit4:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 437, i64 437, i64 437)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit4:4  %r = add i9 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit4:5  br i1 %icmp_ln153, label %5, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_0, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3.preheader:1  %icmp_ln163 = icmp ne i8 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3.preheader:2  %icmp_ln163_1 = icmp ult i9 %r_0, -76

]]></Node>
<StgValue><ssdm name="icmp_ln163_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3.preheader:3  %and_ln163 = and i1 %icmp_ln163, %icmp_ln163_1

]]></Node>
<StgValue><ssdm name="and_ln163"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3.preheader:4  %icmp_ln173 = icmp eq i9 %r_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader3.preheader:5  %add_ln175 = add i10 %zext_ln153, -1

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader3.preheader:6  %tmp_2 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %add_ln175, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="21" op_0_bw="20">
<![CDATA[
.preheader3.preheader:7  %sext_ln155 = sext i20 %tmp_2 to i21

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:8  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln179"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader3:0  %c_0 = phi i11 [ %c, %.loopexit._crit_edge ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3:1  %icmp_ln155 = icmp eq i11 %c_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3:3  %c = add i11 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln155, label %.loopexit4.loopexit, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.loopexit4.loopexit:0  br label %.loopexit4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0  %k_0 = phi i3 [ %k, %1 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1  %icmp_ln158 = icmp eq i3 %k_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln158, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln160 = zext i3 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %acc_val_addr_6 = getelementptr [6 x float]* %acc_val, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="acc_val_addr_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store float 0.000000e+00, float* %acc_val_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln163, label %.preheader1.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="11">
<![CDATA[
.preheader1.preheader:0  %zext_ln165_1 = zext i11 %c_0 to i20

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_0 = phi i2 [ 0, %.preheader1.preheader ], [ %i, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="2">
<![CDATA[
.preheader1:1  %zext_ln165 = zext i2 %i_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:2  %icmp_ln165 = icmp eq i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:4  %i = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln165, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:0  %sub_ln169 = sub i9 %r_0, %zext_ln165

]]></Node>
<StgValue><ssdm name="sub_ln169"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
.preheader.preheader:1  %tmp_3 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %sub_ln169, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader:2  %zext_ln169 = zext i19 %tmp_3 to i20

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:3  %add_ln169 = add i20 %zext_ln169, %zext_ln165_1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="23" op_0_bw="23" op_1_bw="20" op_2_bw="3">
<![CDATA[
.preheader.preheader:4  %p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i20.i3(i20 %add_ln169, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="21" op_0_bw="21" op_1_bw="20" op_2_bw="1">
<![CDATA[
.preheader.preheader:5  %tmp_5 = call i21 @_ssdm_op_BitConcatenate.i21.i20.i1(i20 %add_ln169, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="21">
<![CDATA[
.preheader.preheader:6  %zext_ln169_1 = zext i21 %tmp_5 to i23

]]></Node>
<StgValue><ssdm name="zext_ln169_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:7  %sub_ln169_1 = sub i23 %p_shl_cast, %zext_ln169_1

]]></Node>
<StgValue><ssdm name="sub_ln169_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:8  %icmp_ln7 = icmp eq i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:9  %select_ln7 = select i1 %icmp_ln7, float 0x3FD67BB300000000, float 0x3FD4C154C0000000

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0  br i1 %icmp_ln173, label %.loopexit._crit_edge, label %4

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="21" op_0_bw="11">
<![CDATA[
:0  %zext_ln175 = zext i11 %c_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1  %add_ln175_1 = add i21 %sext_ln155, %zext_ln175

]]></Node>
<StgValue><ssdm name="add_ln175_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="20" op_0_bw="21">
<![CDATA[
:2  %trunc_ln175 = trunc i21 %add_ln175_1 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln175"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="23" op_0_bw="23" op_1_bw="20" op_2_bw="3">
<![CDATA[
:3  %p_shl2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i20.i3(i20 %trunc_ln175, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="22" op_0_bw="22" op_1_bw="21" op_2_bw="1">
<![CDATA[
:4  %tmp_6 = call i22 @_ssdm_op_BitConcatenate.i22.i21.i1(i21 %add_ln175_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="23" op_0_bw="22">
<![CDATA[
:5  %sext_ln175 = sext i22 %tmp_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln175"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %sub_ln175 = sub i23 %p_shl2_cast, %sext_ln175

]]></Node>
<StgValue><ssdm name="sub_ln175"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
:24  %acc_val_load = load float* %acc_val_addr, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="3">
<![CDATA[
:26  %acc_val_load_1 = load float* %acc_val_addr_1, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %component_0 = phi i3 [ %component, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="component_0"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln167 = icmp eq i3 %component_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %component = add i3 %component_0, 1

]]></Node>
<StgValue><ssdm name="component"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln167, label %.preheader1.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="23" op_0_bw="3">
<![CDATA[
:1  %zext_ln169_3 = zext i3 %component_0 to i23

]]></Node>
<StgValue><ssdm name="zext_ln169_3"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %add_ln169_1 = add i23 %sub_ln169_1, %zext_ln169_3

]]></Node>
<StgValue><ssdm name="add_ln169_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="23">
<![CDATA[
:3  %zext_ln169_4 = zext i23 %add_ln169_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln169_4"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %out_product_val_addr = getelementptr [2678784 x float]* @out_product_val, i64 0, i64 %zext_ln169_4

]]></Node>
<StgValue><ssdm name="out_product_val_addr"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="22">
<![CDATA[
:5  %out_product_val_load = load float* %out_product_val_addr, align 4

]]></Node>
<StgValue><ssdm name="out_product_val_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="22">
<![CDATA[
:5  %out_product_val_load = load float* %out_product_val_addr, align 4

]]></Node>
<StgValue><ssdm name="out_product_val_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="22">
<![CDATA[
:5  %out_product_val_load = load float* %out_product_val_addr, align 4

]]></Node>
<StgValue><ssdm name="out_product_val_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="22">
<![CDATA[
:5  %out_product_val_load = load float* %out_product_val_addr, align 4

]]></Node>
<StgValue><ssdm name="out_product_val_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp = fmul float %out_product_val_load, %select_ln7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln169_2 = zext i3 %component_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln169_2"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp = fmul float %out_product_val_load, %select_ln7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %acc_val_addr_7 = getelementptr [6 x float]* %acc_val, i64 0, i64 %zext_ln169_2

]]></Node>
<StgValue><ssdm name="acc_val_addr_7"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
:8  %acc_val_load_6 = load float* %acc_val_addr_7, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp = fmul float %out_product_val_load, %select_ln7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
:8  %acc_val_load_6 = load float* %acc_val_addr_7, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_1 = fadd float %acc_val_load_6, %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="115" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_1 = fadd float %acc_val_load_6, %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_1 = fadd float %acc_val_load_6, %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_1 = fadd float %acc_val_load_6, %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="118" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:10  store float %tmp_1, float* %acc_val_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="23">
<![CDATA[
:7  %zext_ln175_1 = zext i23 %sub_ln175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_1"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %tensor_y_val_1_addr = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="tensor_y_val_1_addr"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %or_ln175 = or i23 %sub_ln175, 1

]]></Node>
<StgValue><ssdm name="or_ln175"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="23">
<![CDATA[
:10  %zext_ln175_2 = zext i23 %or_ln175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_2"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %tensor_y_val_1_addr_1 = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="tensor_y_val_1_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
:24  %acc_val_load = load float* %acc_val_addr, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:25  store float %acc_val_load, float* %tensor_y_val_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="3">
<![CDATA[
:26  %acc_val_load_1 = load float* %acc_val_addr_1, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_1"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:27  store float %acc_val_load_1, float* %tensor_y_val_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="3">
<![CDATA[
:28  %acc_val_load_2 = load float* %acc_val_addr_2, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_2"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="3">
<![CDATA[
:30  %acc_val_load_3 = load float* %acc_val_addr_3, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="131" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:12  %add_ln175_2 = add i23 2, %sub_ln175

]]></Node>
<StgValue><ssdm name="add_ln175_2"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="23">
<![CDATA[
:13  %zext_ln175_3 = zext i23 %add_ln175_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_3"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %tensor_y_val_1_addr_2 = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="tensor_y_val_1_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:15  %add_ln175_3 = add i23 3, %sub_ln175

]]></Node>
<StgValue><ssdm name="add_ln175_3"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="23">
<![CDATA[
:16  %zext_ln175_4 = zext i23 %add_ln175_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_4"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %tensor_y_val_1_addr_3 = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="tensor_y_val_1_addr_3"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:25  store float %acc_val_load, float* %tensor_y_val_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:27  store float %acc_val_load_1, float* %tensor_y_val_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="3">
<![CDATA[
:28  %acc_val_load_2 = load float* %acc_val_addr_2, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_2"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:29  store float %acc_val_load_2, float* %tensor_y_val_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="3">
<![CDATA[
:30  %acc_val_load_3 = load float* %acc_val_addr_3, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_3"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:31  store float %acc_val_load_3, float* %tensor_y_val_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
:32  %acc_val_load_4 = load float* %acc_val_addr_4, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_4"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
:34  %acc_val_load_5 = load float* %acc_val_addr_5, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="145" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:18  %add_ln175_4 = add i23 4, %sub_ln175

]]></Node>
<StgValue><ssdm name="add_ln175_4"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="23">
<![CDATA[
:19  %zext_ln175_5 = zext i23 %add_ln175_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_5"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %tensor_y_val_1_addr_4 = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="tensor_y_val_1_addr_4"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:21  %add_ln175_5 = add i23 5, %sub_ln175

]]></Node>
<StgValue><ssdm name="add_ln175_5"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="23">
<![CDATA[
:22  %zext_ln175_6 = zext i23 %add_ln175_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_6"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %tensor_y_val_1_addr_5 = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="tensor_y_val_1_addr_5"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:29  store float %acc_val_load_2, float* %tensor_y_val_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:31  store float %acc_val_load_3, float* %tensor_y_val_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
:32  %acc_val_load_4 = load float* %acc_val_addr_4, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_4"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:33  store float %acc_val_load_4, float* %tensor_y_val_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
:34  %acc_val_load_5 = load float* %acc_val_addr_5, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_5"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:35  store float %acc_val_load_5, float* %tensor_y_val_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="157" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:33  store float %acc_val_load_4, float* %tensor_y_val_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:35  store float %acc_val_load_5, float* %tensor_y_val_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
