

================================================================
== Vivado HLS Report for 'DCT_Loop_2_proc'
================================================================
* Date:           Fri Oct 30 16:49:36 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.42|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  145|  145|  145|  145|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  144|  144|        18|          -|          -|     8|    no    |
        | + Loop 1.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     36|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|      36|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      36|     45|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |colidx_1_fu_128_p2   |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_148_p2    |     +    |      0|  0|   8|           8|           8|
    |rowidx_1_fu_78_p2    |     +    |      0|  0|   4|           4|           1|
    |tmp_6_fu_134_p2      |     +    |      0|  0|   7|           7|           7|
    |exitcond3_fu_122_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond4_fu_72_p2   |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_82        |    or    |      0|  0|   1|           1|           1|
    |idx_fu_96_p2         |    or    |      0|  0|   8|           6|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  36|          38|          30|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |   1|          5|    1|          5|
    |colidx_reg_60  |   4|          2|    4|          8|
    |rowidx_reg_49  |   4|          2|    4|          8|
    +---------------+----+-----------+-----+-----------+
    |Total          |   9|          9|    9|         21|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  4|   0|    4|          0|
    |ap_done_reg          |  1|   0|    1|          0|
    |colidx_1_reg_178     |  4|   0|    4|          0|
    |colidx_reg_60        |  4|   0|    4|          0|
    |idx_cast_reg_165     |  3|   0|    7|          4|
    |p_addr1_reg_188      |  8|   0|    8|          0|
    |p_addr_cast_reg_170  |  4|   0|    8|          4|
    |rowidx_1_reg_160     |  4|   0|    4|          0|
    |rowidx_reg_49        |  4|   0|    4|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 36|   0|   44|          8|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_start        |  in |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_done         | out |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_idle         | out |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_ready        | out |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|Xbuff_address0  | out |    7|  ap_memory |      Xbuff      |     array    |
|Xbuff_ce0       | out |    1|  ap_memory |      Xbuff      |     array    |
|Xbuff_q0        |  in |   32|  ap_memory |      Xbuff      |     array    |
|Xmat_address0   | out |    6|  ap_memory |       Xmat      |     array    |
|Xmat_ce0        | out |    1|  ap_memory |       Xmat      |     array    |
|Xmat_we0        | out |    1|  ap_memory |       Xmat      |     array    |
|Xmat_d0         | out |   32|  ap_memory |       Xmat      |     array    |
+----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	2  / (exitcond3)
	4  / (!exitcond3)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 1.57ns
newFuncRoot:0  br label %.preheader9


 <State 2>: 1.88ns
ST_2: rowidx [1/1] 0.00ns
.preheader9:0  %rowidx = phi i4 [ 0, %newFuncRoot ], [ %rowidx_1, %.preheader ]

ST_2: exitcond4 [1/1] 1.88ns
.preheader9:1  %exitcond4 = icmp eq i4 %rowidx, -8

ST_2: empty [1/1] 0.00ns
.preheader9:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: rowidx_1 [1/1] 0.80ns
.preheader9:3  %rowidx_1 = add i4 %rowidx, 1

ST_2: stg_10 [1/1] 0.00ns
.preheader9:4  br i1 %exitcond4, label %.exitStub, label %.preheader.preheader

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:0  %tmp = trunc i4 %rowidx to i3

ST_2: tmp_4 [1/1] 0.00ns
.preheader.preheader:1  %tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: idx [1/1] 0.00ns
.preheader.preheader:2  %idx = or i6 %tmp_4, 2

ST_2: idx_cast [1/1] 0.00ns
.preheader.preheader:3  %idx_cast = zext i6 %idx to i7

ST_2: tmp_5 [1/1] 0.00ns
.preheader.preheader:4  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %rowidx, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
.preheader.preheader:5  %p_addr_cast = zext i7 %tmp_5 to i8

ST_2: stg_17 [1/1] 1.57ns
.preheader.preheader:6  br label %.preheader

ST_2: stg_18 [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 4.43ns
ST_3: colidx [1/1] 0.00ns
.preheader:0  %colidx = phi i4 [ %colidx_1, %0 ], [ 0, %.preheader.preheader ]

ST_3: colidx_cast [1/1] 0.00ns
.preheader:1  %colidx_cast = zext i4 %colidx to i7

ST_3: exitcond3 [1/1] 1.88ns
.preheader:2  %exitcond3 = icmp eq i4 %colidx, -8

ST_3: empty_9 [1/1] 0.00ns
.preheader:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: colidx_1 [1/1] 0.80ns
.preheader:4  %colidx_1 = add i4 %colidx, 1

ST_3: stg_24 [1/1] 0.00ns
.preheader:5  br i1 %exitcond3, label %.preheader9, label %0

ST_3: tmp_6 [1/1] 1.72ns
:0  %tmp_6 = add i7 %idx_cast, %colidx_cast

ST_3: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = zext i7 %tmp_6 to i64

ST_3: Xbuff_addr [1/1] 0.00ns
:2  %Xbuff_addr = getelementptr inbounds [66 x float]* %Xbuff, i64 0, i64 %tmp_7

ST_3: Xbuff_load [2/2] 2.71ns
:3  %Xbuff_load = load float* %Xbuff_addr, align 4

ST_3: tmp_8_trn_cast [1/1] 0.00ns
:4  %tmp_8_trn_cast = zext i4 %colidx to i8

ST_3: p_addr1 [1/1] 1.72ns
:5  %p_addr1 = add i8 %tmp_8_trn_cast, %p_addr_cast


 <State 4>: 5.42ns
ST_4: Xbuff_load [1/2] 2.71ns
:3  %Xbuff_load = load float* %Xbuff_addr, align 4

ST_4: tmp_8 [1/1] 0.00ns
:6  %tmp_8 = zext i8 %p_addr1 to i64

ST_4: Xmat_addr [1/1] 0.00ns
:7  %Xmat_addr = getelementptr [64 x float]* %Xmat, i64 0, i64 %tmp_8

ST_4: stg_34 [1/1] 2.71ns
:8  store float %Xbuff_load, float* %Xmat_addr, align 4

ST_4: stg_35 [1/1] 0.00ns
:9  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Xbuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xc91acc0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Xmat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xc91ad50; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5          (br               ) [ 01111]
rowidx         (phi              ) [ 00100]
exitcond4      (icmp             ) [ 00111]
empty          (speclooptripcount) [ 00000]
rowidx_1       (add              ) [ 01111]
stg_10         (br               ) [ 00000]
tmp            (trunc            ) [ 00000]
tmp_4          (bitconcatenate   ) [ 00000]
idx            (or               ) [ 00000]
idx_cast       (zext             ) [ 00011]
tmp_5          (bitconcatenate   ) [ 00000]
p_addr_cast    (zext             ) [ 00011]
stg_17         (br               ) [ 00111]
stg_18         (ret              ) [ 00000]
colidx         (phi              ) [ 00010]
colidx_cast    (zext             ) [ 00000]
exitcond3      (icmp             ) [ 00111]
empty_9        (speclooptripcount) [ 00000]
colidx_1       (add              ) [ 00111]
stg_24         (br               ) [ 01111]
tmp_6          (add              ) [ 00000]
tmp_7          (zext             ) [ 00000]
Xbuff_addr     (getelementptr    ) [ 00001]
tmp_8_trn_cast (zext             ) [ 00000]
p_addr1        (add              ) [ 00001]
Xbuff_load     (load             ) [ 00000]
tmp_8          (zext             ) [ 00000]
Xmat_addr      (getelementptr    ) [ 00000]
stg_34         (store            ) [ 00000]
stg_35         (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Xbuff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xbuff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Xmat">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xmat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="Xbuff_addr_gep_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="0" index="2" bw="7" slack="0"/>
<pin id="28" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Xbuff_addr/3 "/>
</bind>
</comp>

<comp id="31" class="1004" name="grp_access_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="7" slack="0"/>
<pin id="33" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="34" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Xbuff_load/3 "/>
</bind>
</comp>

<comp id="36" class="1004" name="Xmat_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Xmat_addr/4 "/>
</bind>
</comp>

<comp id="43" class="1004" name="stg_34_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="6" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="46" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/4 "/>
</bind>
</comp>

<comp id="49" class="1005" name="rowidx_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="1"/>
<pin id="51" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rowidx (phireg) "/>
</bind>
</comp>

<comp id="53" class="1004" name="rowidx_phi_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="1"/>
<pin id="55" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="4" slack="0"/>
<pin id="57" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rowidx/2 "/>
</bind>
</comp>

<comp id="60" class="1005" name="colidx_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="1"/>
<pin id="62" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="colidx (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="colidx_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="1" slack="1"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="colidx/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="exitcond4_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="rowidx_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowidx_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_4_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="idx_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="idx_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_5_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_addr_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="colidx_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="colidx_cast/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="exitcond3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="colidx_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="colidx_1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_6_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="1"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_7_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_8_trn_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_trn_cast/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_addr1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="1"/>
<pin id="151" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_8_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="rowidx_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="rowidx_1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="idx_cast_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="1"/>
<pin id="167" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_cast "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_addr_cast_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_cast "/>
</bind>
</comp>

<comp id="178" class="1005" name="colidx_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="colidx_1 "/>
</bind>
</comp>

<comp id="183" class="1005" name="Xbuff_addr_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="1"/>
<pin id="185" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Xbuff_addr "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_addr1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="22" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="24" pin="3"/><net_sink comp="31" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="22" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="31" pin="2"/><net_sink comp="43" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="49" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="53" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="53" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="53" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="53" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="64" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="64" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="64" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="118" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="134" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="24" pin=2"/></net>

<net id="147"><net_src comp="64" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="163"><net_src comp="78" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="168"><net_src comp="102" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="173"><net_src comp="114" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="181"><net_src comp="128" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="186"><net_src comp="24" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="191"><net_src comp="148" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="153" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		rowidx_1 : 1
		stg_10 : 2
		tmp : 1
		tmp_4 : 2
		idx : 3
		idx_cast : 3
		tmp_5 : 1
		p_addr_cast : 2
	State 3
		colidx_cast : 1
		exitcond3 : 1
		colidx_1 : 1
		stg_24 : 2
		tmp_6 : 2
		tmp_7 : 3
		Xbuff_addr : 4
		Xbuff_load : 5
		tmp_8_trn_cast : 1
		p_addr1 : 2
	State 4
		Xmat_addr : 1
		stg_34 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |     rowidx_1_fu_78    |    0    |    4    |
|    add   |    colidx_1_fu_128    |    0    |    4    |
|          |      tmp_6_fu_134     |    0    |    6    |
|          |     p_addr1_fu_148    |    0    |    7    |
|----------|-----------------------|---------|---------|
|   icmp   |    exitcond4_fu_72    |    0    |    2    |
|          |    exitcond3_fu_122   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   trunc  |       tmp_fu_84       |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_4_fu_88      |    0    |    0    |
|          |      tmp_5_fu_106     |    0    |    0    |
|----------|-----------------------|---------|---------|
|    or    |       idx_fu_96       |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    idx_cast_fu_102    |    0    |    0    |
|          |   p_addr_cast_fu_114  |    0    |    0    |
|   zext   |   colidx_cast_fu_118  |    0    |    0    |
|          |      tmp_7_fu_139     |    0    |    0    |
|          | tmp_8_trn_cast_fu_144 |    0    |    0    |
|          |      tmp_8_fu_153     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    25   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| Xbuff_addr_reg_183|    7   |
|  colidx_1_reg_178 |    4   |
|   colidx_reg_60   |    4   |
|  idx_cast_reg_165 |    7   |
|  p_addr1_reg_188  |    8   |
|p_addr_cast_reg_170|    8   |
|  rowidx_1_reg_160 |    4   |
|   rowidx_reg_49   |    4   |
+-------------------+--------+
|       Total       |   46   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_31 |  p0  |   2  |   7  |   14   ||    7    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.571  ||    7    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   25   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    7   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   46   |   32   |
+-----------+--------+--------+--------+
