@Start with enabling thumb 32 mode since Cortex-M3 do not work with arm mode
@ Unified syntax is used to enable good of the both words...
@ Make sure to run arm-none-eabi-objdump.exe -d prj1.elf to check if
@ the assembler used proper insturctions. (Like ADDS)

 .thumb
 .syntax unified

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
@ Definitions
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
@ Definitions section. Define all the registers and
@ constants here for code readability.
@ Constants
@ Keep the STACKINIT variable.
 .equ     STACKINIT,   0x20008000
 .equ     DELAY,       1500000
 .equ			DELAY2,      4500000

@ Register Addresses
@ You can find the base addresses for all the peripherals from Memory Map section
@ RM0008 on page 49. Then the offsets can be found on their relevant sections.
@ As shown in GPIOD_ODR register
 .equ     RCC_APB2ENR,   0x40021018      @ enable clock
 .equ     GPIOD_CRL,     0x40011400      @ PORTD control register low
 .equ     GPIOD_ODR,     0x4001140C      @ PORTD output data (Page 172 from RM0008)

.section .text
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
@ Vectors
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
@ Vector table start
 .word    STACKINIT
 .word    _start + 1

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
@ Main code starts from here
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

_start:
@ Enable GPIOD Peripheral Clock
LDR R6, =RCC_APB2ENR    @ Load peripheral clock enable register
LDR R5, [R6]            @ Read the content
ORR R5, 0x00000020      @ Set pin5 to enable GPIOD clock
STR R5, [R6]            @ Store back the result in peripheral clock enable register

@ Make GPIOD Pin0 as output pin
LDR R6, = GPIOD_CRL    @ Load GPIOD control register low
LDR R5, = 0x00000222   @ Set MODE bits to 10 and CNF bits to 00
STR R5, [R6]           @ Store back the result in GPIOD control register low
loop:

ZERO:
LDR R3, =#5
LOOP0:
BL DASH
SUBS R3, #1
BNE LOOP0
LDR R6, = GPIOD_ODR    @ Load GPIOD output data register
LDR R5, = 0x00000000   @ Set Pin 0 to 1
STR R5, [R6]           @ Store back the result in GPIOD control register low
LDR R1, =DELAY2
BL delayme
BL ONE

ONE:
BL DOT
LDR R3, =#4
LOOP1:
BL DASH
SUBS R3, #1
BNE LOOP1
LDR R6, = GPIOD_ODR    @ Load GPIOD output data register
LDR R5, = 0x00000000   @ Set Pin 0 to 1
STR R5, [R6]           @ Store back the result in GPIOD control register low
LDR R1, =DELAY
BL delayme

B TWO

TWO:
LDR R3, =#2
LOOP2A:
BL DOT
SUBS R3, #1
BNE LOOP2A
LDR R3, =#3
LOOP2B:
BL DASH
SUBS R3, #1
BNE LOOP2B
LDR R6, = GPIOD_ODR    @ Load GPIOD output data register
LDR R5, = 0x00000000   @ Set Pin 0 to 1
STR R5, [R6]           @ Store back the result in GPIOD control register low
LDR R1, =DELAY
BL delayme
B TWO

DOT:                   @ Define a function for dot
PUSH {LR}
@ Set GPIOD Pin0 to 1
LDR R6, = GPIOD_ODR    @ Load GPIOD output data register
LDR R5, = 0x00000001   @ Set Pin 0 to 1
STR R5, [R6]           @ Store back the result in GPIOD control register low

LDR R1, = DELAY
BL delayme

@ Set GPIOD Pin0 to 0
LDR R6, = GPIOD_ODR    @ Load GPIOD output data register
LDR R5, = 0x00000000   @ Set Pin 0 to 0
STR R5, [R6]           @ Store back the result in GPIOD control register low
LDR R1, = DELAY
BL delayme
POP {LR}

BX LR
B DOT

DASH:                  @ Define a function for dash
PUSH {LR}
@ Set GPIOD Pin0 to 1
LDR R6, = GPIOD_ODR    @ Load GPIOD output data register
LDR R5, = 0x00000001   @ Set Pin 0 to 1
STR R5, [R6]           @ Store back the result in GPIOD control register low

LDR R1, =DELAY2
BL delayme

@ Set GPIOD Pin0 to 0
LDR R6, = GPIOD_ODR    @ Load GPIOD output data register
LDR R5, = 0x00000000   @ Set Pin 0 to 0
STR R5, [R6]           @ Store back the result in GPIOD control register low
LDR R1, = DELAY
BL delayme
POP {LR}
BX LR
B DASH

delayme:
SUBS R1, #1
BNE delayme
BX LR

B loop
