{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 11:38:05 2017 " "Info: Processing started: Mon May 15 11:38:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cursach -c cursach " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cursach -c cursach" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadop2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadop2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 loadOP2 " "Info: Found entity 1: loadOP2" {  } { { "loadOP2.bdf" "" { Schematic "D:/SIFO/cursach/loadOP2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadop1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadop1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 loadOP1 " "Info: Found entity 1: loadOP1" {  } { { "loadOP1.bdf" "" { Schematic "D:/SIFO/cursach/loadOP1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Info: Found entity 1: registers" {  } { { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursach.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cursach.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cursach " "Info: Found entity 1: cursach" {  } { { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri1-SYN " "Info: Found design unit 1: lpm_bustri1-SYN" {  } { { "lpm_bustri1.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri1.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri1 " "Info: Found entity 1: lpm_bustri1" {  } { { "lpm_bustri1.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "D:/SIFO/cursach/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_reg-SYN " "Info: Found design unit 1: lpm_reg-SYN" {  } { { "lpm_reg.vhd" "" { Text "D:/SIFO/cursach/lpm_reg.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_reg " "Info: Found entity 1: lpm_reg" {  } { { "lpm_reg.vhd" "" { Text "D:/SIFO/cursach/lpm_reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Info: Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "D:/SIFO/cursach/lpm_decode0.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "D:/SIFO/cursach/lpm_decode0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comretr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comretr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComRetr " "Info: Found entity 1: ComRetr" {  } { { "ComRetr.bdf" "" { Schematic "D:/SIFO/cursach/ComRetr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Info: Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "D:/SIFO/cursach/counter.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/SIFO/cursach/counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruct.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instruct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruct-SYN " "Info: Found design unit 1: instruct-SYN" {  } { { "instruct.vhd" "" { Text "D:/SIFO/cursach/instruct.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruct " "Info: Found entity 1: instruct" {  } { { "instruct.vhd" "" { Text "D:/SIFO/cursach/instruct.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-SYN " "Info: Found design unit 1: reg-SYN" {  } { { "reg.vhd" "" { Text "D:/SIFO/cursach/reg.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "D:/SIFO/cursach/reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr-SYN " "Info: Found design unit 1: addr-SYN" {  } { { "addr.vhd" "" { Text "D:/SIFO/cursach/addr.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr " "Info: Found entity 1: addr" {  } { { "addr.vhd" "" { Text "D:/SIFO/cursach/addr.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counterdca.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counterdca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counterdca-SYN " "Info: Found design unit 1: lpm_counterdca-SYN" {  } { { "lpm_counterDCA.vhd" "" { Text "D:/SIFO/cursach/lpm_counterDCA.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counterDCA " "Info: Found entity 1: lpm_counterDCA" {  } { { "lpm_counterDCA.vhd" "" { Text "D:/SIFO/cursach/lpm_counterDCA.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decodedca.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_decodedca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decodedca-SYN " "Info: Found design unit 1: lpm_decodedca-SYN" {  } { { "lpm_decodeDCA.vhd" "" { Text "D:/SIFO/cursach/lpm_decodeDCA.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decodeDCA " "Info: Found entity 1: lpm_decodeDCA" {  } { { "lpm_decodeDCA.vhd" "" { Text "D:/SIFO/cursach/lpm_decodeDCA.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri2-SYN " "Info: Found design unit 1: lpm_bustri2-SYN" {  } { { "lpm_bustri2.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri2 " "Info: Found entity 1: lpm_bustri2" {  } { { "lpm_bustri2.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri3-SYN " "Info: Found design unit 1: lpm_bustri3-SYN" {  } { { "lpm_bustri3.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri3 " "Info: Found entity 1: lpm_bustri3" {  } { { "lpm_bustri3.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saveres.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file saveres.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 saveRes " "Info: Found entity 1: saveRes" {  } { { "saveRes.bdf" "" { Schematic "D:/SIFO/cursach/saveRes.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_decode1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Info: Found design unit 1: lpm_decode1-SYN" {  } { { "lpm_decode1.vhd" "" { Text "D:/SIFO/cursach/lpm_decode1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info: Found entity 1: lpm_decode1" {  } { { "lpm_decode1.vhd" "" { Text "D:/SIFO/cursach/lpm_decode1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_decode2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode2-SYN " "Info: Found design unit 1: lpm_decode2-SYN" {  } { { "lpm_decode2.vhd" "" { Text "D:/SIFO/cursach/lpm_decode2.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode2 " "Info: Found entity 1: lpm_decode2" {  } { { "lpm_decode2.vhd" "" { Text "D:/SIFO/cursach/lpm_decode2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Info: Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "D:/SIFO/cursach/lpm_compare0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "D:/SIFO/cursach/lpm_compare0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Info: Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "D:/SIFO/cursach/lpm_compare1.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Info: Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "D:/SIFO/cursach/lpm_compare1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file execute.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Info: Found entity 1: execute" {  } { { "execute.bdf" "" { Schematic "D:/SIFO/cursach/execute.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file stack.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Info: Found entity 1: stack" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counterstak.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counterstak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counterstak-SYN " "Info: Found design unit 1: lpm_counterstak-SYN" {  } { { "lpm_counterStak.vhd" "" { Text "D:/SIFO/cursach/lpm_counterStak.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counterStak " "Info: Found entity 1: lpm_counterStak" {  } { { "lpm_counterStak.vhd" "" { Text "D:/SIFO/cursach/lpm_counterStak.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Info: Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "D:/SIFO/cursach/lpm_compare2.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Info: Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "D:/SIFO/cursach/lpm_compare2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri4-SYN " "Info: Found design unit 1: lpm_bustri4-SYN" {  } { { "lpm_bustri4.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri4 " "Info: Found entity 1: lpm_bustri4" {  } { { "lpm_bustri4.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_decode3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode3-SYN " "Info: Found design unit 1: lpm_decode3-SYN" {  } { { "lpm_decode3.vhd" "" { Text "D:/SIFO/cursach/lpm_decode3.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode3 " "Info: Found entity 1: lpm_decode3" {  } { { "lpm_decode3.vhd" "" { Text "D:/SIFO/cursach/lpm_decode3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare3-SYN " "Info: Found design unit 1: lpm_compare3-SYN" {  } { { "lpm_compare3.vhd" "" { Text "D:/SIFO/cursach/lpm_compare3.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Info: Found entity 1: lpm_compare3" {  } { { "lpm_compare3.vhd" "" { Text "D:/SIFO/cursach/lpm_compare3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_decode4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode4-SYN " "Info: Found design unit 1: lpm_decode4-SYN" {  } { { "lpm_decode4.vhd" "" { Text "D:/SIFO/cursach/lpm_decode4.vhd" 61 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode4 " "Info: Found entity 1: lpm_decode4" {  } { { "lpm_decode4.vhd" "" { Text "D:/SIFO/cursach/lpm_decode4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/SIFO/cursach/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_sub-SYN " "Info: Found design unit 1: lpm_sub-SYN" {  } { { "lpm_sub.vhd" "" { Text "D:/SIFO/cursach/lpm_sub.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_sub " "Info: Found entity 1: lpm_sub" {  } { { "lpm_sub.vhd" "" { Text "D:/SIFO/cursach/lpm_sub.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_decode5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode5-SYN " "Info: Found design unit 1: lpm_decode5-SYN" {  } { { "lpm_decode5.vhd" "" { Text "D:/SIFO/cursach/lpm_decode5.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode5 " "Info: Found entity 1: lpm_decode5" {  } { { "lpm_decode5.vhd" "" { Text "D:/SIFO/cursach/lpm_decode5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "lpm_xor D:/SIFO/cursach/lpm_xor.bdf " "Warning: Entity \"lpm_xor\" obtained from \"D:/SIFO/cursach/lpm_xor.bdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_xor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_xor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor " "Info: Found entity 1: lpm_xor" {  } { { "lpm_xor.bdf" "" { Schematic "D:/SIFO/cursach/lpm_xor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_nxor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_nxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_nxor " "Info: Found entity 1: lpm_nxor" {  } { { "lpm_nxor.bdf" "" { Schematic "D:/SIFO/cursach/lpm_nxor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-SYN " "Info: Found design unit 1: shift-SYN" {  } { { "shift.vhd" "" { Text "D:/SIFO/cursach/shift.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "shift.vhd" "" { Text "D:/SIFO/cursach/shift.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare4-SYN " "Info: Found design unit 1: lpm_compare4-SYN" {  } { { "lpm_compare4.vhd" "" { Text "D:/SIFO/cursach/lpm_compare4.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare4 " "Info: Found entity 1: lpm_compare4" {  } { { "lpm_compare4.vhd" "" { Text "D:/SIFO/cursach/lpm_compare4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cursach " "Info: Elaborating entity \"cursach\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst1 " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:inst1\"" {  } { { "cursach.bdf" "inst1" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 24 192 376 504 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decodeDCA cpu:inst1\|lpm_decodeDCA:inst " "Info: Elaborating entity \"lpm_decodeDCA\" for hierarchy \"cpu:inst1\|lpm_decodeDCA:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "D:/SIFO/cursach/cpu.bdf" { { -544 600 728 -368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decodeDCA.vhd" "lpm_decode_component" { Text "D:/SIFO/cursach/lpm_decodeDCA.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decodeDCA.vhd" "" { Text "D:/SIFO/cursach/lpm_decodeDCA.vhd" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decodeDCA.vhd" "" { Text "D:/SIFO/cursach/lpm_decodeDCA.vhd" 102 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_u7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u7f " "Info: Found entity 1: decode_u7f" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u7f cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated " "Info: Elaborating entity \"decode_u7f\" for hierarchy \"cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counterDCA cpu:inst1\|lpm_counterDCA:inst8 " "Info: Elaborating entity \"lpm_counterDCA\" for hierarchy \"cpu:inst1\|lpm_counterDCA:inst8\"" {  } { { "cpu.bdf" "inst8" { Schematic "D:/SIFO/cursach/cpu.bdf" { { -512 424 568 -432 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counterDCA.vhd" "lpm_counter_component" { Text "D:/SIFO/cursach/lpm_counterDCA.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counterDCA.vhd" "" { Text "D:/SIFO/cursach/lpm_counterDCA.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 7 " "Info: Parameter \"lpm_modulus\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counterDCA.vhd" "" { Text "D:/SIFO/cursach/lpm_counterDCA.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uvi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_uvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uvi " "Info: Found entity 1: cntr_uvi" {  } { { "db/cntr_uvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uvi cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated " "Info: Elaborating entity \"cntr_uvi\" for hierarchy \"cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9dc " "Info: Found entity 1: cmpr_9dc" {  } { { "db/cmpr_9dc.tdf" "" { Text "D:/SIFO/cursach/db/cmpr_9dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9dc cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|cmpr_9dc:cmpr2 " "Info: Elaborating entity \"cmpr_9dc\" for hierarchy \"cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|cmpr_9dc:cmpr2\"" {  } { { "db/cntr_uvi.tdf" "cmpr2" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saveRes cpu:inst1\|saveRes:inst11 " "Info: Elaborating entity \"saveRes\" for hierarchy \"cpu:inst1\|saveRes:inst11\"" {  } { { "cpu.bdf" "inst11" { Schematic "D:/SIFO/cursach/cpu.bdf" { { -56 696 880 136 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 cpu:inst1\|saveRes:inst11\|lpm_compare1:inst19 " "Info: Elaborating entity \"lpm_compare1\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_compare1:inst19\"" {  } { { "saveRes.bdf" "inst19" { Schematic "D:/SIFO/cursach/saveRes.bdf" { { 472 584 712 568 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cpu:inst1\|saveRes:inst11\|lpm_compare1:inst19\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_compare1:inst19\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare1.vhd" "lpm_compare_component" { Text "D:/SIFO/cursach/lpm_compare1.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|saveRes:inst11\|lpm_compare1:inst19\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|saveRes:inst11\|lpm_compare1:inst19\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare1.vhd" "" { Text "D:/SIFO/cursach/lpm_compare1.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|saveRes:inst11\|lpm_compare1:inst19\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"cpu:inst1\|saveRes:inst11\|lpm_compare1:inst19\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare1.vhd" "" { Text "D:/SIFO/cursach/lpm_compare1.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l8j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_l8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l8j " "Info: Found entity 1: cmpr_l8j" {  } { { "db/cmpr_l8j.tdf" "" { Text "D:/SIFO/cursach/db/cmpr_l8j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l8j cpu:inst1\|saveRes:inst11\|lpm_compare1:inst19\|lpm_compare:lpm_compare_component\|cmpr_l8j:auto_generated " "Info: Elaborating entity \"cmpr_l8j\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_compare1:inst19\|lpm_compare:lpm_compare_component\|cmpr_l8j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 cpu:inst1\|saveRes:inst11\|lpm_compare0:inst16 " "Info: Elaborating entity \"lpm_compare0\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_compare0:inst16\"" {  } { { "saveRes.bdf" "inst16" { Schematic "D:/SIFO/cursach/saveRes.bdf" { { 472 80 208 568 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cpu:inst1\|saveRes:inst11\|lpm_compare0:inst16\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_compare0:inst16\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.vhd" "lpm_compare_component" { Text "D:/SIFO/cursach/lpm_compare0.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|saveRes:inst11\|lpm_compare0:inst16\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|saveRes:inst11\|lpm_compare0:inst16\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.vhd" "" { Text "D:/SIFO/cursach/lpm_compare0.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|saveRes:inst11\|lpm_compare0:inst16\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"cpu:inst1\|saveRes:inst11\|lpm_compare0:inst16\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare0.vhd" "" { Text "D:/SIFO/cursach/lpm_compare0.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode2 cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6 " "Info: Elaborating entity \"lpm_decode2\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\"" {  } { { "saveRes.bdf" "inst6" { Schematic "D:/SIFO/cursach/saveRes.bdf" { { 216 80 208 392 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode2.vhd" "lpm_decode_component" { Text "D:/SIFO/cursach/lpm_decode2.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode2.vhd" "" { Text "D:/SIFO/cursach/lpm_decode2.vhd" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 128 " "Info: Parameter \"lpm_decodes\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode2.vhd" "" { Text "D:/SIFO/cursach/lpm_decode2.vhd" 102 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5bf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_5bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5bf " "Info: Found entity 1: decode_5bf" {  } { { "db/decode_5bf.tdf" "" { Text "D:/SIFO/cursach/db/decode_5bf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5bf cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated " "Info: Elaborating entity \"decode_5bf\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 cpu:inst1\|saveRes:inst11\|lpm_decode1:inst " "Info: Elaborating entity \"lpm_decode1\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_decode1:inst\"" {  } { { "saveRes.bdf" "inst" { Schematic "D:/SIFO/cursach/saveRes.bdf" { { 136 80 208 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode cpu:inst1\|saveRes:inst11\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.vhd" "lpm_decode_component" { Text "D:/SIFO/cursach/lpm_decode1.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|saveRes:inst11\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|saveRes:inst11\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.vhd" "" { Text "D:/SIFO/cursach/lpm_decode1.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|saveRes:inst11\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"cpu:inst1\|saveRes:inst11\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 128 " "Info: Parameter \"lpm_decodes\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode1.vhd" "" { Text "D:/SIFO/cursach/lpm_decode1.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri2 cpu:inst1\|saveRes:inst11\|lpm_bustri2:inst18 " "Info: Elaborating entity \"lpm_bustri2\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_bustri2:inst18\"" {  } { { "saveRes.bdf" "inst18" { Schematic "D:/SIFO/cursach/saveRes.bdf" { { 472 336 416 512 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri cpu:inst1\|saveRes:inst11\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "lpm_bustri_component" { Text "D:/SIFO/cursach/lpm_bustri2.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|saveRes:inst11\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|saveRes:inst11\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri2.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|saveRes:inst11\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"cpu:inst1\|saveRes:inst11\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri2.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri2.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\"" {  } { { "saveRes.bdf" "inst5" { Schematic "D:/SIFO/cursach/saveRes.bdf" { { 104 488 568 144 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "D:/SIFO/cursach/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri3 cpu:inst1\|saveRes:inst11\|lpm_bustri3:inst12 " "Info: Elaborating entity \"lpm_bustri3\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_bustri3:inst12\"" {  } { { "saveRes.bdf" "inst12" { Schematic "D:/SIFO/cursach/saveRes.bdf" { { 208 488 568 248 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri cpu:inst1\|saveRes:inst11\|lpm_bustri3:inst12\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"cpu:inst1\|saveRes:inst11\|lpm_bustri3:inst12\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri3.vhd" "lpm_bustri_component" { Text "D:/SIFO/cursach/lpm_bustri3.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|saveRes:inst11\|lpm_bustri3:inst12\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|saveRes:inst11\|lpm_bustri3:inst12\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri3.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri3.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|saveRes:inst11\|lpm_bustri3:inst12\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"cpu:inst1\|saveRes:inst11\|lpm_bustri3:inst12\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri3.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri3.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComRetr cpu:inst1\|ComRetr:inst3 " "Info: Elaborating entity \"ComRetr\" for hierarchy \"cpu:inst1\|ComRetr:inst3\"" {  } { { "cpu.bdf" "inst3" { Schematic "D:/SIFO/cursach/cpu.bdf" { { -344 120 336 -216 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter cpu:inst1\|ComRetr:inst3\|counter:inst4 " "Info: Elaborating entity \"counter\" for hierarchy \"cpu:inst1\|ComRetr:inst3\|counter:inst4\"" {  } { { "ComRetr.bdf" "inst4" { Schematic "D:/SIFO/cursach/ComRetr.bdf" { { 0 416 560 128 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\"" {  } { { "counter.vhd" "lpm_counter_component" { Text "D:/SIFO/cursach/counter.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\"" {  } { { "counter.vhd" "" { Text "D:/SIFO/cursach/counter.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.vhd" "" { Text "D:/SIFO/cursach/counter.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4bj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4bj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4bj " "Info: Found entity 1: cntr_4bj" {  } { { "db/cntr_4bj.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4bj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4bj cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated " "Info: Elaborating entity \"cntr_4bj\" for hierarchy \"cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr cpu:inst1\|ComRetr:inst3\|addr:inst " "Info: Elaborating entity \"addr\" for hierarchy \"cpu:inst1\|ComRetr:inst3\|addr:inst\"" {  } { { "ComRetr.bdf" "inst" { Schematic "D:/SIFO/cursach/ComRetr.bdf" { { 392 464 608 472 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\"" {  } { { "addr.vhd" "lpm_ff_component" { Text "D:/SIFO/cursach/addr.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\"" {  } { { "addr.vhd" "" { Text "D:/SIFO/cursach/addr.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addr.vhd" "" { Text "D:/SIFO/cursach/addr.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFFRE cpu:inst1\|ComRetr:inst3\|JKFFRE:inst12 " "Info: Elaborating entity \"JKFFRE\" for hierarchy \"cpu:inst1\|ComRetr:inst3\|JKFFRE:inst12\"" {  } { { "ComRetr.bdf" "inst12" { Schematic "D:/SIFO/cursach/ComRetr.bdf" { { 144 224 328 256 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|ComRetr:inst3\|JKFFRE:inst12 " "Info: Elaborated megafunction instantiation \"cpu:inst1\|ComRetr:inst3\|JKFFRE:inst12\"" {  } { { "ComRetr.bdf" "" { Schematic "D:/SIFO/cursach/ComRetr.bdf" { { 144 224 328 256 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruct cpu:inst1\|ComRetr:inst3\|instruct:inst8 " "Info: Elaborating entity \"instruct\" for hierarchy \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\"" {  } { { "ComRetr.bdf" "inst8" { Schematic "D:/SIFO/cursach/ComRetr.bdf" { { 152 464 608 232 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\"" {  } { { "instruct.vhd" "lpm_ff_component" { Text "D:/SIFO/cursach/instruct.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\"" {  } { { "instruct.vhd" "" { Text "D:/SIFO/cursach/instruct.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruct.vhd" "" { Text "D:/SIFO/cursach/instruct.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg cpu:inst1\|ComRetr:inst3\|reg:inst5 " "Info: Elaborating entity \"reg\" for hierarchy \"cpu:inst1\|ComRetr:inst3\|reg:inst5\"" {  } { { "ComRetr.bdf" "inst5" { Schematic "D:/SIFO/cursach/ComRetr.bdf" { { 232 464 608 312 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cpu:inst1\|ComRetr:inst3\|reg:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"cpu:inst1\|ComRetr:inst3\|reg:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "reg.vhd" "lpm_ff_component" { Text "D:/SIFO/cursach/reg.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|ComRetr:inst3\|reg:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|ComRetr:inst3\|reg:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "reg.vhd" "" { Text "D:/SIFO/cursach/reg.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|ComRetr:inst3\|reg:inst5\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"cpu:inst1\|ComRetr:inst3\|reg:inst5\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg.vhd" "" { Text "D:/SIFO/cursach/reg.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadOP1 cpu:inst1\|loadOP1:inst1 " "Info: Elaborating entity \"loadOP1\" for hierarchy \"cpu:inst1\|loadOP1:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "D:/SIFO/cursach/cpu.bdf" { { -216 120 288 -88 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_reg cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1 " "Info: Elaborating entity \"lpm_reg\" for hierarchy \"cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\"" {  } { { "loadOP1.bdf" "inst1" { Schematic "D:/SIFO/cursach/loadOP1.bdf" { { 48 312 456 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_reg.vhd" "lpm_ff_component" { Text "D:/SIFO/cursach/lpm_reg.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_reg.vhd" "" { Text "D:/SIFO/cursach/lpm_reg.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_reg.vhd" "" { Text "D:/SIFO/cursach/lpm_reg.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:inst1\|registers:inst4 " "Info: Elaborating entity \"registers\" for hierarchy \"cpu:inst1\|registers:inst4\"" {  } { { "cpu.bdf" "inst4" { Schematic "D:/SIFO/cursach/cpu.bdf" { { -88 120 304 136 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 cpu:inst1\|registers:inst4\|lpm_decode0:inst51 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"cpu:inst1\|registers:inst4\|lpm_decode0:inst51\"" {  } { { "registers.bdf" "inst51" { Schematic "D:/SIFO/cursach/registers.bdf" { { -264 40 168 -56 "inst51" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode cpu:inst1\|registers:inst4\|lpm_decode0:inst51\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"cpu:inst1\|registers:inst4\|lpm_decode0:inst51\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "lpm_decode_component" { Text "D:/SIFO/cursach/lpm_decode0.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|registers:inst4\|lpm_decode0:inst51\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|registers:inst4\|lpm_decode0:inst51\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "" { Text "D:/SIFO/cursach/lpm_decode0.vhd" 110 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|registers:inst4\|lpm_decode0:inst51\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"cpu:inst1\|registers:inst4\|lpm_decode0:inst51\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Info: Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.vhd" "" { Text "D:/SIFO/cursach/lpm_decode0.vhd" 110 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_e9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e9f " "Info: Found entity 1: decode_e9f" {  } { { "db/decode_e9f.tdf" "" { Text "D:/SIFO/cursach/db/decode_e9f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e9f cpu:inst1\|registers:inst4\|lpm_decode0:inst51\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated " "Info: Elaborating entity \"decode_e9f\" for hierarchy \"cpu:inst1\|registers:inst4\|lpm_decode0:inst51\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadOP2 cpu:inst1\|loadOP2:inst6 " "Info: Elaborating entity \"loadOP2\" for hierarchy \"cpu:inst1\|loadOP2:inst6\"" {  } { { "cpu.bdf" "inst6" { Schematic "D:/SIFO/cursach/cpu.bdf" { { -368 688 872 -176 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute cpu:inst1\|execute:inst7 " "Info: Elaborating entity \"execute\" for hierarchy \"cpu:inst1\|execute:inst7\"" {  } { { "cpu.bdf" "inst7" { Schematic "D:/SIFO/cursach/cpu.bdf" { { 136 696 888 296 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "hlt " "Warning: Pin \"hlt\" is missing source" {  } { { "execute.bdf" "" { Schematic "D:/SIFO/cursach/execute.bdf" { { 16 760 936 32 "hlt" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "jump " "Warning: Pin \"jump\" is missing source" {  } { { "execute.bdf" "" { Schematic "D:/SIFO/cursach/execute.bdf" { { 32 760 936 48 "jump" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode4 cpu:inst1\|execute:inst7\|lpm_decode4:inst " "Info: Elaborating entity \"lpm_decode4\" for hierarchy \"cpu:inst1\|execute:inst7\|lpm_decode4:inst\"" {  } { { "execute.bdf" "inst" { Schematic "D:/SIFO/cursach/execute.bdf" { { 104 72 200 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode4.vhd" "lpm_decode_component" { Text "D:/SIFO/cursach/lpm_decode4.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode4.vhd" "" { Text "D:/SIFO/cursach/lpm_decode4.vhd" 114 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 128 " "Info: Parameter \"lpm_decodes\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode4.vhd" "" { Text "D:/SIFO/cursach/lpm_decode4.vhd" 114 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:inst1\|execute:inst7\|ALU:inst1 " "Info: Elaborating entity \"ALU\" for hierarchy \"cpu:inst1\|execute:inst7\|ALU:inst1\"" {  } { { "execute.bdf" "inst1" { Schematic "D:/SIFO/cursach/execute.bdf" { { 136 552 736 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_sub cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_sub:inst " "Info: Elaborating entity \"lpm_sub\" for hierarchy \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_sub:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "D:/SIFO/cursach/ALU.bdf" { { 104 136 296 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_sub:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_sub:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_sub.vhd" "lpm_add_sub_component" { Text "D:/SIFO/cursach/lpm_sub.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_sub:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_sub:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_sub.vhd" "" { Text "D:/SIFO/cursach/lpm_sub.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_sub:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_sub:inst\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_sub.vhd" "" { Text "D:/SIFO/cursach/lpm_sub.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o6i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_o6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o6i " "Info: Found entity 1: add_sub_o6i" {  } { { "db/add_sub_o6i.tdf" "" { Text "D:/SIFO/cursach/db/add_sub_o6i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o6i cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_sub:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_o6i:auto_generated " "Info: Elaborating entity \"add_sub_o6i\" for hierarchy \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_sub:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_o6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9 " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "D:/SIFO/cursach/ALU.bdf" { { 104 696 864 200 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_nxor cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_nxor:inst10 " "Info: Elaborating entity \"lpm_nxor\" for hierarchy \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_nxor:inst10\"" {  } { { "ALU.bdf" "inst10" { Schematic "D:/SIFO/cursach/ALU.bdf" { { 224 696 864 320 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift cpu:inst1\|execute:inst7\|ALU:inst1\|shift:inst1 " "Info: Elaborating entity \"shift\" for hierarchy \"cpu:inst1\|execute:inst7\|ALU:inst1\|shift:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "D:/SIFO/cursach/ALU.bdf" { { 240 136 320 320 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift cpu:inst1\|execute:inst7\|ALU:inst1\|shift:inst1\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"cpu:inst1\|execute:inst7\|ALU:inst1\|shift:inst1\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift.vhd" "lpm_clshift_component" { Text "D:/SIFO/cursach/shift.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|execute:inst7\|ALU:inst1\|shift:inst1\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|execute:inst7\|ALU:inst1\|shift:inst1\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift.vhd" "" { Text "D:/SIFO/cursach/shift.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|execute:inst7\|ALU:inst1\|shift:inst1\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"cpu:inst1\|execute:inst7\|ALU:inst1\|shift:inst1\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Info: Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info: Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 4 " "Info: Parameter \"lpm_widthdist\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shift.vhd" "" { Text "D:/SIFO/cursach/shift.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_iib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_iib " "Info: Found entity 1: lpm_clshift_iib" {  } { { "db/lpm_clshift_iib.tdf" "" { Text "D:/SIFO/cursach/db/lpm_clshift_iib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_iib cpu:inst1\|execute:inst7\|ALU:inst1\|shift:inst1\|lpm_clshift:lpm_clshift_component\|lpm_clshift_iib:auto_generated " "Info: Elaborating entity \"lpm_clshift_iib\" for hierarchy \"cpu:inst1\|execute:inst7\|ALU:inst1\|shift:inst1\|lpm_clshift:lpm_clshift_component\|lpm_clshift_iib:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare4 cpu:inst1\|execute:inst7\|lpm_compare4:inst17 " "Info: Elaborating entity \"lpm_compare4\" for hierarchy \"cpu:inst1\|execute:inst7\|lpm_compare4:inst17\"" {  } { { "execute.bdf" "inst17" { Schematic "D:/SIFO/cursach/execute.bdf" { { 296 552 680 392 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cpu:inst1\|execute:inst7\|lpm_compare4:inst17\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cpu:inst1\|execute:inst7\|lpm_compare4:inst17\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare4.vhd" "lpm_compare_component" { Text "D:/SIFO/cursach/lpm_compare4.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|execute:inst7\|lpm_compare4:inst17\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|execute:inst7\|lpm_compare4:inst17\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare4.vhd" "" { Text "D:/SIFO/cursach/lpm_compare4.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|execute:inst7\|lpm_compare4:inst17\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"cpu:inst1\|execute:inst7\|lpm_compare4:inst17\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare4.vhd" "" { Text "D:/SIFO/cursach/lpm_compare4.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8pi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8pi " "Info: Found entity 1: cmpr_8pi" {  } { { "db/cmpr_8pi.tdf" "" { Text "D:/SIFO/cursach/db/cmpr_8pi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8pi cpu:inst1\|execute:inst7\|lpm_compare4:inst17\|lpm_compare:lpm_compare_component\|cmpr_8pi:auto_generated " "Info: Elaborating entity \"cmpr_8pi\" for hierarchy \"cpu:inst1\|execute:inst7\|lpm_compare4:inst17\|lpm_compare:lpm_compare_component\|cmpr_8pi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack cpu:inst1\|stack:inst17 " "Info: Elaborating entity \"stack\" for hierarchy \"cpu:inst1\|stack:inst17\"" {  } { { "cpu.bdf" "inst17" { Schematic "D:/SIFO/cursach/cpu.bdf" { { 176 120 288 272 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 cpu:inst1\|stack:inst17\|lpm_compare2:inst11 " "Info: Elaborating entity \"lpm_compare2\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_compare2:inst11\"" {  } { { "stack.bdf" "inst11" { Schematic "D:/SIFO/cursach/stack.bdf" { { 264 48 176 360 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare2.vhd" "lpm_compare_component" { Text "D:/SIFO/cursach/lpm_compare2.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare2.vhd" "" { Text "D:/SIFO/cursach/lpm_compare2.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare2.vhd" "" { Text "D:/SIFO/cursach/lpm_compare2.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lni.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_lni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lni " "Info: Found entity 1: cmpr_lni" {  } { { "db/cmpr_lni.tdf" "" { Text "D:/SIFO/cursach/db/cmpr_lni.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lni cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component\|cmpr_lni:auto_generated " "Info: Elaborating entity \"cmpr_lni\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component\|cmpr_lni:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counterStak cpu:inst1\|stack:inst17\|lpm_counterStak:inst8 " "Info: Elaborating entity \"lpm_counterStak\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\"" {  } { { "stack.bdf" "inst8" { Schematic "D:/SIFO/cursach/stack.bdf" { { 96 248 392 176 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counterStak.vhd" "lpm_counter_component" { Text "D:/SIFO/cursach/lpm_counterStak.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counterStak.vhd" "" { Text "D:/SIFO/cursach/lpm_counterStak.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Info: Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counterStak.vhd" "" { Text "D:/SIFO/cursach/lpm_counterStak.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4dg " "Info: Found entity 1: cntr_4dg" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4dg cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated " "Info: Elaborating entity \"cntr_4dg\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare3 cpu:inst1\|stack:inst17\|lpm_compare3:inst26 " "Info: Elaborating entity \"lpm_compare3\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_compare3:inst26\"" {  } { { "stack.bdf" "inst26" { Schematic "D:/SIFO/cursach/stack.bdf" { { 360 48 176 456 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cpu:inst1\|stack:inst17\|lpm_compare3:inst26\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_compare3:inst26\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare3.vhd" "lpm_compare_component" { Text "D:/SIFO/cursach/lpm_compare3.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|stack:inst17\|lpm_compare3:inst26\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|stack:inst17\|lpm_compare3:inst26\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare3.vhd" "" { Text "D:/SIFO/cursach/lpm_compare3.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|stack:inst17\|lpm_compare3:inst26\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"cpu:inst1\|stack:inst17\|lpm_compare3:inst26\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare3.vhd" "" { Text "D:/SIFO/cursach/lpm_compare3.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h8j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_h8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h8j " "Info: Found entity 1: cmpr_h8j" {  } { { "db/cmpr_h8j.tdf" "" { Text "D:/SIFO/cursach/db/cmpr_h8j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h8j cpu:inst1\|stack:inst17\|lpm_compare3:inst26\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated " "Info: Elaborating entity \"cmpr_h8j\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_compare3:inst26\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode3 cpu:inst1\|stack:inst17\|lpm_decode3:inst14 " "Info: Elaborating entity \"lpm_decode3\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_decode3:inst14\"" {  } { { "stack.bdf" "inst14" { Schematic "D:/SIFO/cursach/stack.bdf" { { 72 448 576 216 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode3.vhd" "lpm_decode_component" { Text "D:/SIFO/cursach/lpm_decode3.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode3.vhd" "" { Text "D:/SIFO/cursach/lpm_decode3.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode3.vhd" "" { Text "D:/SIFO/cursach/lpm_decode3.vhd" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst " "Info: Elaborating entity \"memory\" for hierarchy \"memory:inst\"" {  } { { "cursach.bdf" "inst" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -104 192 384 24 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RAM.hex " "Warning: Can't find a definition for parameter LPM_FILE -- assuming RAM.hex was intended to be a quoted string" {  } { { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { { 200 496 624 328 "inst1" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM memory:inst\|LPM_ROM:inst " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"memory:inst\|LPM_ROM:inst\"" {  } { { "memory.bdf" "inst" { Schematic "D:/SIFO/cursach/memory.bdf" { { -72 448 560 24 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst\|LPM_ROM:inst " "Info: Elaborated megafunction instantiation \"memory:inst\|LPM_ROM:inst\"" {  } { { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { { -72 448 560 24 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst\|LPM_ROM:inst " "Info: Instantiated megafunction \"memory:inst\|LPM_ROM:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ROM.hex " "Info: Parameter \"LPM_FILE\" = \"ROM.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 8192 " "Info: Parameter \"LPM_NUMWORDS\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 13 " "Info: Parameter \"LPM_WIDTHAD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { { -72 448 560 24 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom memory:inst\|LPM_ROM:inst\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"memory:inst\|LPM_ROM:inst\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "memory:inst\|LPM_ROM:inst\|altrom:srom memory:inst\|LPM_ROM:inst " "Info: Elaborated megafunction instantiation \"memory:inst\|LPM_ROM:inst\|altrom:srom\", which is child of megafunction instantiation \"memory:inst\|LPM_ROM:inst\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { { -72 448 560 24 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:inst\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"memory:inst\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "memory:inst\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block memory:inst\|LPM_ROM:inst " "Info: Elaborated megafunction instantiation \"memory:inst\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"memory:inst\|LPM_ROM:inst\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { { -72 448 560 24 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8001.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8001 " "Info: Found entity 1: altsyncram_8001" {  } { { "db/altsyncram_8001.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8001 memory:inst\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated " "Info: Elaborating entity \"altsyncram_8001\" for hierarchy \"memory:inst\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3pa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_3pa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3pa " "Info: Found entity 1: decode_3pa" {  } { { "db/decode_3pa.tdf" "" { Text "D:/SIFO/cursach/db/decode_3pa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3pa memory:inst\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|decode_3pa:deep_decode " "Info: Elaborating entity \"decode_3pa\" for hierarchy \"memory:inst\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|decode_3pa:deep_decode\"" {  } { { "db/altsyncram_8001.tdf" "deep_decode" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1lb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1lb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1lb " "Info: Found entity 1: mux_1lb" {  } { { "db/mux_1lb.tdf" "" { Text "D:/SIFO/cursach/db/mux_1lb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1lb memory:inst\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|mux_1lb:mux2 " "Info: Elaborating entity \"mux_1lb\" for hierarchy \"memory:inst\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|mux_1lb:mux2\"" {  } { { "db/altsyncram_8001.tdf" "mux2" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri1 memory:inst\|lpm_bustri1:inst12 " "Info: Elaborating entity \"lpm_bustri1\" for hierarchy \"memory:inst\|lpm_bustri1:inst12\"" {  } { { "memory.bdf" "inst12" { Schematic "D:/SIFO/cursach/memory.bdf" { { 240 672 792 296 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.vhd" "lpm_bustri_component" { Text "D:/SIFO/cursach/lpm_bustri1.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri1.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri1.vhd" "" { Text "D:/SIFO/cursach/lpm_bustri1.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO memory:inst\|LPM_RAM_IO:inst1 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"memory:inst\|LPM_RAM_IO:inst1\"" {  } { { "memory.bdf" "inst1" { Schematic "D:/SIFO/cursach/memory.bdf" { { 200 496 624 328 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst\|LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"memory:inst\|LPM_RAM_IO:inst1\"" {  } { { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { { 200 496 624 328 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst\|LPM_RAM_IO:inst1 " "Info: Instantiated megafunction \"memory:inst\|LPM_RAM_IO:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RAM.hex " "Info: Parameter \"LPM_FILE\" = \"RAM.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 8192 " "Info: Parameter \"LPM_NUMWORDS\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 13 " "Info: Parameter \"LPM_WIDTHAD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { { 200 496 624 328 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram memory:inst\|LPM_RAM_IO:inst1\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"memory:inst\|LPM_RAM_IO:inst1\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { { 296 416 544 424 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "memory:inst\|LPM_RAM_IO:inst1\|altram:sram memory:inst\|LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"memory:inst\|LPM_RAM_IO:inst1\|altram:sram\", which is child of megafunction instantiation \"memory:inst\|LPM_RAM_IO:inst1\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { { 200 496 624 328 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:inst\|LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"memory:inst\|LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "memory:inst\|LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block memory:inst\|LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"memory:inst\|LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"memory:inst\|LPM_RAM_IO:inst1\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "memory.bdf" "" { Schematic "D:/SIFO/cursach/memory.bdf" { { 200 496 624 328 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ii91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ii91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ii91 " "Info: Found entity 1: altsyncram_ii91" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ii91 memory:inst\|LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated " "Info: Elaborating entity \"altsyncram_ii91\" for hierarchy \"memory:inst\|LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3pa memory:inst\|LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3 " "Info: Elaborating entity \"decode_3pa\" for hierarchy \"memory:inst\|LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\"" {  } { { "db/altsyncram_ii91.tdf" "decode3" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|readR\[3\]\" " "Warning: Converted tri-state node \"cpu:inst1\|readR\[3\]\" into a selector" {  } { { "db/decode_e9f.tdf" "" { Text "D:/SIFO/cursach/db/decode_e9f.tdf" 34 13 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|readR\[2\]\" " "Warning: Converted tri-state node \"cpu:inst1\|readR\[2\]\" into a selector" {  } { { "db/decode_e9f.tdf" "" { Text "D:/SIFO/cursach/db/decode_e9f.tdf" 45 12 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|readR\[1\]\" " "Warning: Converted tri-state node \"cpu:inst1\|readR\[1\]\" into a selector" {  } { { "db/decode_e9f.tdf" "" { Text "D:/SIFO/cursach/db/decode_e9f.tdf" 42 12 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|readR\[0\]\" " "Warning: Converted tri-state node \"cpu:inst1\|readR\[0\]\" into a selector" {  } { { "db/decode_e9f.tdf" "" { Text "D:/SIFO/cursach/db/decode_e9f.tdf" 34 13 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[14\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[14\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[13\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[13\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[12\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[12\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[11\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[11\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[10\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[10\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[9\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[9\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[8\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[8\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[7\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[7\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[6\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[6\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[5\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[5\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[4\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[4\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[3\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[3\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[2\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[2\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[1\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[1\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|stack:inst17\|out\[0\]\" " "Warning: Converted tri-state node \"cpu:inst1\|stack:inst17\|out\[0\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[14\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[14\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[13\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[13\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[12\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[12\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[11\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[11\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[10\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[10\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[9\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[9\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[8\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[8\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[7\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[7\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[6\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[6\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[5\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[5\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[4\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[4\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[3\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[3\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[2\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[2\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[1\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[1\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|execute:inst7\|data\[0\]\" " "Warning: Converted tri-state node \"cpu:inst1\|execute:inst7\|data\[0\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[14\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[14\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[13\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[13\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[12\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[12\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[11\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[11\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[10\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[10\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[9\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[9\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[8\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[8\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[7\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[7\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[6\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[6\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[5\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[5\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[4\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[4\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[3\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[3\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[2\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[2\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[1\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[1\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:inst1\|registers:inst4\|out\[0\]\" " "Warning: Converted tri-state node \"cpu:inst1\|registers:inst4\|out\[0\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[14\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a14 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[14\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a14\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[13\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a13 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[13\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a13\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[12\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a12 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[12\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a12\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[11\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a11 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[11\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a11\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[10\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a10 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[10\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a10\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[9\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a9 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[9\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a9\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[8\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a8 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[8\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a8\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[7\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[7\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[6\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a6 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[6\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a6\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[5\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a5 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[5\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a5\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[4\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a4 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[4\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a4\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[3\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a3 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[3\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a3\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[2\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a2 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[2\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a2\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[1\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a1 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[1\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a1\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_ram_io:inst1\|datatri\[0\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_ram_io:inst1\|datatri\[0\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[14\] cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[14\]\" to the node \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[13\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[13\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[12\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[12\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[11\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[11\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[10\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[10\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[9\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[9\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[8\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[8\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[7\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[7\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[6\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[6\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[5\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[5\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[4\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[4\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[3\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[2\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[1\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[0\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[14\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[13\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[12\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[11\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[10\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[9\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[8\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\] cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|saveRes:inst11\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"cpu:inst1\|registers:inst4\|lpm_reg:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\] memory:inst\|inst2 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"memory:inst\|inst2\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[12\] memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[11\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[10\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[9\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[7\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[6\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[5\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[3\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[2\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[1\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[14\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[13\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst4 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst4\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[12\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst5 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst5\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[11\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst6 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst6\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[10\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst7 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst7\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[9\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst8 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst8\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[8\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst9 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst9\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[7\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst11 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst11\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[6\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst12 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst12\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[5\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst13 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst13\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[4\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst14 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst14\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[3\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst10 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst10\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst16 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst16\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[1\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst15 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst15\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[0\] cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst17 " "Warning: Converted the fan-out from the tri-state buffer \"cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"cpu:inst1\|execute:inst7\|ALU:inst1\|lpm_xor:inst9\|inst17\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1138 " "Info: Implemented 1138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "275 " "Info: Implemented 275 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "802 " "Info: Implemented 802 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Info: Implemented 60 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 11:38:13 2017 " "Info: Processing ended: Mon May 15 11:38:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 11:38:13 2017 " "Info: Processing started: Mon May 15 11:38:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cursach -c cursach " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cursach -c cursach" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cursach EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design cursach" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 3048 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "276 276 " "Critical Warning: No exact pin location assignment(s) for 276 pins of 276 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[14\] " "Info: Pin mem_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[13\] " "Info: Pin mem_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[12\] " "Info: Pin mem_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[11\] " "Info: Pin mem_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[10\] " "Info: Pin mem_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[9\] " "Info: Pin mem_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[8\] " "Info: Pin mem_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[7\] " "Info: Pin mem_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[6\] " "Info: Pin mem_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[5\] " "Info: Pin mem_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[4\] " "Info: Pin mem_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[3\] " "Info: Pin mem_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[2\] " "Info: Pin mem_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[1\] " "Info: Pin mem_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[0\] " "Info: Pin mem_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[14\] " "Info: Pin cpu_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[13\] " "Info: Pin cpu_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[12\] " "Info: Pin cpu_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[11\] " "Info: Pin cpu_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[10\] " "Info: Pin cpu_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[9\] " "Info: Pin cpu_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 670 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[8\] " "Info: Pin cpu_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 671 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[7\] " "Info: Pin cpu_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 672 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[6\] " "Info: Pin cpu_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 673 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[5\] " "Info: Pin cpu_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[4\] " "Info: Pin cpu_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[3\] " "Info: Pin cpu_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[2\] " "Info: Pin cpu_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[1\] " "Info: Pin cpu_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[0\] " "Info: Pin cpu_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[13\] " "Info: Pin addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[12\] " "Info: Pin addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[11\] " "Info: Pin addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[10\] " "Info: Pin addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[9\] " "Info: Pin addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[8\] " "Info: Pin addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[7\] " "Info: Pin addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[6\] " "Info: Pin addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[5\] " "Info: Pin addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[4\] " "Info: Pin addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[3\] " "Info: Pin addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Info: Pin addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Info: Pin addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 692 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Info: Pin addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[14\] " "Info: Pin OP2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[13\] " "Info: Pin OP2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[12\] " "Info: Pin OP2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[11\] " "Info: Pin OP2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[10\] " "Info: Pin OP2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[9\] " "Info: Pin OP2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[8\] " "Info: Pin OP2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[7\] " "Info: Pin OP2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[6\] " "Info: Pin OP2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[5\] " "Info: Pin OP2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[4\] " "Info: Pin OP2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[3\] " "Info: Pin OP2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[2\] " "Info: Pin OP2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[1\] " "Info: Pin OP2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[0\] " "Info: Pin OP2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read " "Info: Pin read not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { read } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 48 456 632 64 "read" "" } { -56 112 192 -40 "read" "" } { 40 376 456 56 "read" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 918 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Info: Pin write not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { write } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 64 456 632 80 "write" "" } { -40 112 192 -24 "write" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 920 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regW " "Info: Pin regW not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { regW } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 80 456 632 96 "regW" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 921 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "empty_stack " "Info: Pin empty_stack not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { empty_stack } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 384 456 632 400 "empty_stack" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { empty_stack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 922 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "full_stack " "Info: Pin full_stack not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { full_stack } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "full_stack" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { full_stack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 923 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CF " "Info: Pin CF not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CF } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 400 456 632 416 "CF" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 924 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZF " "Info: Pin ZF not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ZF } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 432 456 632 448 "ZF" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 925 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[13\] " "Info: Pin addr1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 694 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[12\] " "Info: Pin addr1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[11\] " "Info: Pin addr1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 696 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[10\] " "Info: Pin addr1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[9\] " "Info: Pin addr1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 698 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[8\] " "Info: Pin addr1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[7\] " "Info: Pin addr1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 700 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[6\] " "Info: Pin addr1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[5\] " "Info: Pin addr1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[4\] " "Info: Pin addr1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[3\] " "Info: Pin addr1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[2\] " "Info: Pin addr1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[1\] " "Info: Pin addr1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 706 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[0\] " "Info: Pin addr1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 707 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Info: Pin instr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Info: Pin instr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Info: Pin instr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Info: Pin instr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Info: Pin instr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Info: Pin instr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Info: Pin instr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[14\] " "Info: Pin OP1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[13\] " "Info: Pin OP1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[12\] " "Info: Pin OP1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[11\] " "Info: Pin OP1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[10\] " "Info: Pin OP1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[9\] " "Info: Pin OP1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[8\] " "Info: Pin OP1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[7\] " "Info: Pin OP1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[6\] " "Info: Pin OP1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[5\] " "Info: Pin OP1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[4\] " "Info: Pin OP1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[3\] " "Info: Pin OP1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[2\] " "Info: Pin OP1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[1\] " "Info: Pin OP1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[0\] " "Info: Pin OP1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR1\[3\] " "Info: Pin readR1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR1[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 128 456 632 144 "readR1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR1\[2\] " "Info: Pin readR1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR1[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 128 456 632 144 "readR1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR1\[1\] " "Info: Pin readR1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR1[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 128 456 632 144 "readR1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR1\[0\] " "Info: Pin readR1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR1[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 128 456 632 144 "readR1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR2\[3\] " "Info: Pin readR2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR2[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 144 456 632 160 "readR2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR2\[2\] " "Info: Pin readR2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR2[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 144 456 632 160 "readR2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR2\[1\] " "Info: Pin readR2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR2[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 144 456 632 160 "readR2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR2\[0\] " "Info: Pin readR2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR2[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 144 456 632 160 "readR2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[14\] " "Info: Pin reg1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[13\] " "Info: Pin reg1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[12\] " "Info: Pin reg1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[11\] " "Info: Pin reg1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[10\] " "Info: Pin reg1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[9\] " "Info: Pin reg1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[8\] " "Info: Pin reg1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[7\] " "Info: Pin reg1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[6\] " "Info: Pin reg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[5\] " "Info: Pin reg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[4\] " "Info: Pin reg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[3\] " "Info: Pin reg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[2\] " "Info: Pin reg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[1\] " "Info: Pin reg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[0\] " "Info: Pin reg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[14\] " "Info: Pin reg10\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[13\] " "Info: Pin reg10\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[12\] " "Info: Pin reg10\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[11\] " "Info: Pin reg10\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[10\] " "Info: Pin reg10\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[9\] " "Info: Pin reg10\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[8\] " "Info: Pin reg10\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[7\] " "Info: Pin reg10\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[6\] " "Info: Pin reg10\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[5\] " "Info: Pin reg10\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[4\] " "Info: Pin reg10\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[3\] " "Info: Pin reg10\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[2\] " "Info: Pin reg10\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[1\] " "Info: Pin reg10\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[0\] " "Info: Pin reg10\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[14\] " "Info: Pin reg2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[13\] " "Info: Pin reg2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[12\] " "Info: Pin reg2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[11\] " "Info: Pin reg2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[10\] " "Info: Pin reg2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[9\] " "Info: Pin reg2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[8\] " "Info: Pin reg2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[7\] " "Info: Pin reg2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[6\] " "Info: Pin reg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[5\] " "Info: Pin reg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[4\] " "Info: Pin reg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[3\] " "Info: Pin reg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[2\] " "Info: Pin reg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[1\] " "Info: Pin reg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[0\] " "Info: Pin reg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[14\] " "Info: Pin reg3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[13\] " "Info: Pin reg3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[12\] " "Info: Pin reg3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[11\] " "Info: Pin reg3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[10\] " "Info: Pin reg3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[9\] " "Info: Pin reg3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[8\] " "Info: Pin reg3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[7\] " "Info: Pin reg3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[6\] " "Info: Pin reg3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[5\] " "Info: Pin reg3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 807 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[4\] " "Info: Pin reg3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 808 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[3\] " "Info: Pin reg3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[2\] " "Info: Pin reg3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[1\] " "Info: Pin reg3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[0\] " "Info: Pin reg3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[14\] " "Info: Pin reg4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 813 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[13\] " "Info: Pin reg4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[12\] " "Info: Pin reg4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 815 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[11\] " "Info: Pin reg4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[10\] " "Info: Pin reg4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 817 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[9\] " "Info: Pin reg4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[8\] " "Info: Pin reg4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 819 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[7\] " "Info: Pin reg4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 820 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[6\] " "Info: Pin reg4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 821 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[5\] " "Info: Pin reg4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[4\] " "Info: Pin reg4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[3\] " "Info: Pin reg4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[2\] " "Info: Pin reg4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[1\] " "Info: Pin reg4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 826 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[0\] " "Info: Pin reg4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 827 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[14\] " "Info: Pin reg5\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 828 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[13\] " "Info: Pin reg5\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[12\] " "Info: Pin reg5\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[11\] " "Info: Pin reg5\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 831 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[10\] " "Info: Pin reg5\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 832 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[9\] " "Info: Pin reg5\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 833 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[8\] " "Info: Pin reg5\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 834 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[7\] " "Info: Pin reg5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 835 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[6\] " "Info: Pin reg5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 836 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[5\] " "Info: Pin reg5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 837 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[4\] " "Info: Pin reg5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[3\] " "Info: Pin reg5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[2\] " "Info: Pin reg5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[1\] " "Info: Pin reg5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 841 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[0\] " "Info: Pin reg5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 842 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[14\] " "Info: Pin reg6\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 843 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[13\] " "Info: Pin reg6\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 844 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[12\] " "Info: Pin reg6\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 845 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[11\] " "Info: Pin reg6\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 846 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[10\] " "Info: Pin reg6\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 847 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[9\] " "Info: Pin reg6\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[8\] " "Info: Pin reg6\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[7\] " "Info: Pin reg6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[6\] " "Info: Pin reg6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[5\] " "Info: Pin reg6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[4\] " "Info: Pin reg6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[3\] " "Info: Pin reg6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 854 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[2\] " "Info: Pin reg6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 855 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[1\] " "Info: Pin reg6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 856 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[0\] " "Info: Pin reg6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 857 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[14\] " "Info: Pin reg7\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 858 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[13\] " "Info: Pin reg7\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 859 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[12\] " "Info: Pin reg7\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[11\] " "Info: Pin reg7\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[10\] " "Info: Pin reg7\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[9\] " "Info: Pin reg7\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[8\] " "Info: Pin reg7\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[7\] " "Info: Pin reg7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 865 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[6\] " "Info: Pin reg7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[5\] " "Info: Pin reg7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 867 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[4\] " "Info: Pin reg7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[3\] " "Info: Pin reg7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[2\] " "Info: Pin reg7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[1\] " "Info: Pin reg7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[0\] " "Info: Pin reg7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[14\] " "Info: Pin reg8\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[13\] " "Info: Pin reg8\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 874 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[12\] " "Info: Pin reg8\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 875 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[11\] " "Info: Pin reg8\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[10\] " "Info: Pin reg8\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[9\] " "Info: Pin reg8\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[8\] " "Info: Pin reg8\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[7\] " "Info: Pin reg8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[6\] " "Info: Pin reg8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[5\] " "Info: Pin reg8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 882 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[4\] " "Info: Pin reg8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[3\] " "Info: Pin reg8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[2\] " "Info: Pin reg8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[1\] " "Info: Pin reg8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[0\] " "Info: Pin reg8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[14\] " "Info: Pin reg9\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 888 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[13\] " "Info: Pin reg9\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[12\] " "Info: Pin reg9\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 890 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[11\] " "Info: Pin reg9\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[10\] " "Info: Pin reg9\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 892 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[9\] " "Info: Pin reg9\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[8\] " "Info: Pin reg9\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 894 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[7\] " "Info: Pin reg9\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[6\] " "Info: Pin reg9\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[5\] " "Info: Pin reg9\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 897 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[4\] " "Info: Pin reg9\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 898 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[3\] " "Info: Pin reg9\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 899 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[2\] " "Info: Pin reg9\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 900 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[1\] " "Info: Pin reg9\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 901 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[0\] " "Info: Pin reg9\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 902 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[14\] " "Info: Pin res_ex\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 903 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[13\] " "Info: Pin res_ex\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 904 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[12\] " "Info: Pin res_ex\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 905 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[11\] " "Info: Pin res_ex\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 906 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[10\] " "Info: Pin res_ex\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 907 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[9\] " "Info: Pin res_ex\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 908 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[8\] " "Info: Pin res_ex\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 909 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[7\] " "Info: Pin res_ex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 910 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[6\] " "Info: Pin res_ex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 911 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[5\] " "Info: Pin res_ex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 912 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[4\] " "Info: Pin res_ex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 913 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[3\] " "Info: Pin res_ex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 914 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[2\] " "Info: Pin res_ex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 915 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[1\] " "Info: Pin res_ex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 916 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[0\] " "Info: Pin res_ex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 448 456 632 464 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 917 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 919 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_uvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 55 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_uvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_uvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 55 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_uvi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_uvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 55 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_uvi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 " "Info: Destination node cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 471 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 919 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6  " "Info: Automatically promoted node cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 464 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 465 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 466 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 467 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 468 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 469 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 470 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~0 " "Info: Destination node cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~0" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1768 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 471 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]  " "Info: Automatically promoted node cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|inst33 " "Info: Destination node cpu:inst1\|stack:inst17\|inst33" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 96 80 144 144 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|inst33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|inst28 " "Info: Destination node cpu:inst1\|stack:inst17\|inst28" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|inst28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|data\[14\]~2 " "Info: Destination node cpu:inst1\|execute:inst7\|data\[14\]~2" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|data[14]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1664 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|data\[13\]~6 " "Info: Destination node cpu:inst1\|execute:inst7\|data\[13\]~6" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|data[13]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1672 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|data\[12\]~10 " "Info: Destination node cpu:inst1\|execute:inst7\|data\[12\]~10" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|data[12]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1680 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|data\[11\]~14 " "Info: Destination node cpu:inst1\|execute:inst7\|data\[11\]~14" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|data[11]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1687 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|data\[10\]~18 " "Info: Destination node cpu:inst1\|execute:inst7\|data\[10\]~18" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|data[10]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1691 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|data\[9\]~22 " "Info: Destination node cpu:inst1\|execute:inst7\|data\[9\]~22" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|data[9]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1695 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|data\[8\]~26 " "Info: Destination node cpu:inst1\|execute:inst7\|data\[8\]~26" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|data[8]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1699 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|data\[7\]~31 " "Info: Destination node cpu:inst1\|execute:inst7\|data\[7\]~31" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|data[7]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1704 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 36 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|lpm_decodeDCA:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode216w\[3\]  " "Info: Automatically promoted node cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode216w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1051 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1052 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1053 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1054 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[10\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1055 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[9\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1056 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1057 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1058 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1059 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1060 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_5bf.tdf" "" { Text "D:/SIFO/cursach/db/decode_5bf.tdf" 94 13 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode216w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1086 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~2 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~2" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1772 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~5 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~5" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1775 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~8 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~8" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1778 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~11 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~11" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1781 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~14 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~14" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1784 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~17 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~17" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1787 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~20 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~20" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1790 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~23 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~23" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1793 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~26 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~26" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1796 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[5\]~29 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[5\]~29" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[5]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1799 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 31 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1039 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~0 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~0" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1770 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~3 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~3" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1773 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~6 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~6" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1776 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~9 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~9" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1779 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~12 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~12" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1782 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~15 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~15" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1785 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~18 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~18" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1788 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~21 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~21" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1791 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~24 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~24" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1794 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[5\]~27 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[5\]~27" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1797 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 33 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1041 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~0 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~0" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1770 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~3 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~3" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1773 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~6 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~6" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1776 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~9 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~9" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1779 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~12 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~12" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1782 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~15 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~15" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1785 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~18 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~18" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1788 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~21 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~21" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1791 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~24 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~24" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1794 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[5\]~27 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[5\]~27" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1797 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 34 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1043 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~2 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~2" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1772 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~5 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~5" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1775 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~8 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~8" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1778 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~11 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~11" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1781 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~14 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~14" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1784 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~17 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~17" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1787 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~20 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~20" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1790 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~23 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~23" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1793 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~26 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~26" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1796 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[5\]~29 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[5\]~29" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[5]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1799 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 35 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1045 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~1 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~1" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1771 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~4 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~4" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1774 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~7 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~7" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1777 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~10 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~10" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1780 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~13 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~13" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1783 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~16 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~16" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1786 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~19 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~19" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1789 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~22 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~22" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1792 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~25 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~25" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1795 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[5\]~28 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[5\]~28" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[5]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1798 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 36 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1047 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|inst33 " "Info: Destination node cpu:inst1\|stack:inst17\|inst33" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 96 80 144 144 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|inst33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~1 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~1" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1771 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~4 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~4" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1774 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~7 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~7" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1777 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~10 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~10" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1780 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~13 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~13" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1783 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~16 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~16" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1786 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~19 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~19" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1789 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~22 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~22" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1792 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~25 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~25" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1795 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 37 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1049 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|inst28  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 53 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 317 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|inst28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "275 unused 3.3V 0 275 0 " "Info: Number of I/O pins in group: 275 (unused VREF, 3.3V VCCIO, 0 input, 275 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.746 ns register register " "Info: Estimated most critical path is register to register delay of 4.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|reg:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LAB_X19_Y15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y15; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|reg:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|reg:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.154 ns) 0.504 ns cpu:inst1\|readR\[2\]~3 2 COMB LAB_X19_Y15 81 " "Info: 2: + IC(0.350 ns) + CELL(0.154 ns) = 0.504 ns; Loc. = LAB_X19_Y15; Fanout = 81; COMB Node = 'cpu:inst1\|readR\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { cpu:inst1|ComRetr:inst3|reg:inst5|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|readR[2]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.154 ns) 1.341 ns cpu:inst1\|registers:inst4\|inst37~0 3 COMB LAB_X18_Y19 15 " "Info: 3: + IC(0.683 ns) + CELL(0.154 ns) = 1.341 ns; Loc. = LAB_X18_Y19; Fanout = 15; COMB Node = 'cpu:inst1\|registers:inst4\|inst37~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { cpu:inst1|readR[2]~3 cpu:inst1|registers:inst4|inst37~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -392 1312 1376 -344 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.053 ns) 2.663 ns cpu:inst1\|registers:inst4\|out\[6\]~61 4 COMB LAB_X23_Y14 1 " "Info: 4: + IC(1.269 ns) + CELL(0.053 ns) = 2.663 ns; Loc. = LAB_X23_Y14; Fanout = 1; COMB Node = 'cpu:inst1\|registers:inst4\|out\[6\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { cpu:inst1|registers:inst4|inst37~0 cpu:inst1|registers:inst4|out[6]~61 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -40 0 176 -24 "out\[14..0\]" "" } { -256 544 601 -240 "out\[14..0\]" "" } { -160 544 601 -144 "out\[14..0\]" "" } { -64 544 601 -48 "out\[14..0\]" "" } { 32 544 601 48 "out\[14..0\]" "" } { -352 544 601 -336 "out\[14..0\]" "" } { -256 944 1001 -240 "out\[14..0\]" "" } { -160 944 1001 -144 "out\[14..0\]" "" } { -64 944 1001 -48 "out\[14..0\]" "" } { 32 944 1001 48 "out\[14..0\]" "" } { -352 944 1001 -336 "out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.053 ns) 3.663 ns cpu:inst1\|registers:inst4\|out\[6\]~62 5 COMB LAB_X21_Y16 2 " "Info: 5: + IC(0.947 ns) + CELL(0.053 ns) = 3.663 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'cpu:inst1\|registers:inst4\|out\[6\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { cpu:inst1|registers:inst4|out[6]~61 cpu:inst1|registers:inst4|out[6]~62 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -40 0 176 -24 "out\[14..0\]" "" } { -256 544 601 -240 "out\[14..0\]" "" } { -160 544 601 -144 "out\[14..0\]" "" } { -64 544 601 -48 "out\[14..0\]" "" } { 32 544 601 48 "out\[14..0\]" "" } { -352 544 601 -336 "out\[14..0\]" "" } { -256 944 1001 -240 "out\[14..0\]" "" } { -160 944 1001 -144 "out\[14..0\]" "" } { -64 944 1001 -48 "out\[14..0\]" "" } { 32 944 1001 48 "out\[14..0\]" "" } { -352 944 1001 -336 "out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.155 ns) 4.746 ns cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 6 REG LAB_X18_Y17 16 " "Info: 6: + IC(0.928 ns) + CELL(0.155 ns) = 4.746 ns; Loc. = LAB_X18_Y17; Fanout = 16; REG Node = 'cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { cpu:inst1|registers:inst4|out[6]~62 cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 11.99 % ) " "Info: Total cell delay = 0.569 ns ( 11.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.177 ns ( 88.01 % ) " "Info: Total interconnect delay = 4.177 ns ( 88.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { cpu:inst1|ComRetr:inst3|reg:inst5|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|readR[2]~3 cpu:inst1|registers:inst4|inst37~0 cpu:inst1|registers:inst4|out[6]~61 cpu:inst1|registers:inst4|out[6]~62 cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 14% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "275 " "Warning: Found 275 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[14\] 0 " "Info: Pin \"mem_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[13\] 0 " "Info: Pin \"mem_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[12\] 0 " "Info: Pin \"mem_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[11\] 0 " "Info: Pin \"mem_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[10\] 0 " "Info: Pin \"mem_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[9\] 0 " "Info: Pin \"mem_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[8\] 0 " "Info: Pin \"mem_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[7\] 0 " "Info: Pin \"mem_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[6\] 0 " "Info: Pin \"mem_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[5\] 0 " "Info: Pin \"mem_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[4\] 0 " "Info: Pin \"mem_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[3\] 0 " "Info: Pin \"mem_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[2\] 0 " "Info: Pin \"mem_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[1\] 0 " "Info: Pin \"mem_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[0\] 0 " "Info: Pin \"mem_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[14\] 0 " "Info: Pin \"cpu_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[13\] 0 " "Info: Pin \"cpu_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[12\] 0 " "Info: Pin \"cpu_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[11\] 0 " "Info: Pin \"cpu_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[10\] 0 " "Info: Pin \"cpu_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[9\] 0 " "Info: Pin \"cpu_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[8\] 0 " "Info: Pin \"cpu_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[7\] 0 " "Info: Pin \"cpu_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[6\] 0 " "Info: Pin \"cpu_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[5\] 0 " "Info: Pin \"cpu_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[4\] 0 " "Info: Pin \"cpu_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[3\] 0 " "Info: Pin \"cpu_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[2\] 0 " "Info: Pin \"cpu_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[1\] 0 " "Info: Pin \"cpu_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[0\] 0 " "Info: Pin \"cpu_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[13\] 0 " "Info: Pin \"addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[12\] 0 " "Info: Pin \"addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[11\] 0 " "Info: Pin \"addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[10\] 0 " "Info: Pin \"addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[9\] 0 " "Info: Pin \"addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[8\] 0 " "Info: Pin \"addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[7\] 0 " "Info: Pin \"addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[6\] 0 " "Info: Pin \"addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[5\] 0 " "Info: Pin \"addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[4\] 0 " "Info: Pin \"addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[3\] 0 " "Info: Pin \"addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[2\] 0 " "Info: Pin \"addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[1\] 0 " "Info: Pin \"addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[0\] 0 " "Info: Pin \"addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[14\] 0 " "Info: Pin \"OP2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[13\] 0 " "Info: Pin \"OP2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[12\] 0 " "Info: Pin \"OP2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[11\] 0 " "Info: Pin \"OP2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[10\] 0 " "Info: Pin \"OP2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[9\] 0 " "Info: Pin \"OP2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[8\] 0 " "Info: Pin \"OP2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[7\] 0 " "Info: Pin \"OP2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[6\] 0 " "Info: Pin \"OP2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[5\] 0 " "Info: Pin \"OP2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[4\] 0 " "Info: Pin \"OP2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[3\] 0 " "Info: Pin \"OP2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[2\] 0 " "Info: Pin \"OP2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[1\] 0 " "Info: Pin \"OP2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[0\] 0 " "Info: Pin \"OP2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read 0 " "Info: Pin \"read\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write 0 " "Info: Pin \"write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regW 0 " "Info: Pin \"regW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "empty_stack 0 " "Info: Pin \"empty_stack\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "full_stack 0 " "Info: Pin \"full_stack\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CF 0 " "Info: Pin \"CF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ZF 0 " "Info: Pin \"ZF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[13\] 0 " "Info: Pin \"addr1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[12\] 0 " "Info: Pin \"addr1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[11\] 0 " "Info: Pin \"addr1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[10\] 0 " "Info: Pin \"addr1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[9\] 0 " "Info: Pin \"addr1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[8\] 0 " "Info: Pin \"addr1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[7\] 0 " "Info: Pin \"addr1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[6\] 0 " "Info: Pin \"addr1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[5\] 0 " "Info: Pin \"addr1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[4\] 0 " "Info: Pin \"addr1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[3\] 0 " "Info: Pin \"addr1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[2\] 0 " "Info: Pin \"addr1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[1\] 0 " "Info: Pin \"addr1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[0\] 0 " "Info: Pin \"addr1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[6\] 0 " "Info: Pin \"instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[5\] 0 " "Info: Pin \"instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[4\] 0 " "Info: Pin \"instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[3\] 0 " "Info: Pin \"instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[2\] 0 " "Info: Pin \"instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[1\] 0 " "Info: Pin \"instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[0\] 0 " "Info: Pin \"instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[14\] 0 " "Info: Pin \"OP1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[13\] 0 " "Info: Pin \"OP1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[12\] 0 " "Info: Pin \"OP1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[11\] 0 " "Info: Pin \"OP1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[10\] 0 " "Info: Pin \"OP1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[9\] 0 " "Info: Pin \"OP1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[8\] 0 " "Info: Pin \"OP1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[7\] 0 " "Info: Pin \"OP1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[6\] 0 " "Info: Pin \"OP1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[5\] 0 " "Info: Pin \"OP1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[4\] 0 " "Info: Pin \"OP1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[3\] 0 " "Info: Pin \"OP1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[2\] 0 " "Info: Pin \"OP1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[1\] 0 " "Info: Pin \"OP1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[0\] 0 " "Info: Pin \"OP1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR1\[3\] 0 " "Info: Pin \"readR1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR1\[2\] 0 " "Info: Pin \"readR1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR1\[1\] 0 " "Info: Pin \"readR1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR1\[0\] 0 " "Info: Pin \"readR1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR2\[3\] 0 " "Info: Pin \"readR2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR2\[2\] 0 " "Info: Pin \"readR2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR2\[1\] 0 " "Info: Pin \"readR2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR2\[0\] 0 " "Info: Pin \"readR2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[14\] 0 " "Info: Pin \"reg1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[13\] 0 " "Info: Pin \"reg1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[12\] 0 " "Info: Pin \"reg1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[11\] 0 " "Info: Pin \"reg1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[10\] 0 " "Info: Pin \"reg1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[9\] 0 " "Info: Pin \"reg1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[8\] 0 " "Info: Pin \"reg1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[7\] 0 " "Info: Pin \"reg1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[6\] 0 " "Info: Pin \"reg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[5\] 0 " "Info: Pin \"reg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[4\] 0 " "Info: Pin \"reg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[3\] 0 " "Info: Pin \"reg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[2\] 0 " "Info: Pin \"reg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[1\] 0 " "Info: Pin \"reg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[0\] 0 " "Info: Pin \"reg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[14\] 0 " "Info: Pin \"reg10\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[13\] 0 " "Info: Pin \"reg10\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[12\] 0 " "Info: Pin \"reg10\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[11\] 0 " "Info: Pin \"reg10\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[10\] 0 " "Info: Pin \"reg10\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[9\] 0 " "Info: Pin \"reg10\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[8\] 0 " "Info: Pin \"reg10\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[7\] 0 " "Info: Pin \"reg10\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[6\] 0 " "Info: Pin \"reg10\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[5\] 0 " "Info: Pin \"reg10\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[4\] 0 " "Info: Pin \"reg10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[3\] 0 " "Info: Pin \"reg10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[2\] 0 " "Info: Pin \"reg10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[1\] 0 " "Info: Pin \"reg10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[0\] 0 " "Info: Pin \"reg10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[14\] 0 " "Info: Pin \"reg2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[13\] 0 " "Info: Pin \"reg2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[12\] 0 " "Info: Pin \"reg2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[11\] 0 " "Info: Pin \"reg2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[10\] 0 " "Info: Pin \"reg2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[9\] 0 " "Info: Pin \"reg2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[8\] 0 " "Info: Pin \"reg2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[7\] 0 " "Info: Pin \"reg2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[6\] 0 " "Info: Pin \"reg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[5\] 0 " "Info: Pin \"reg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[4\] 0 " "Info: Pin \"reg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[3\] 0 " "Info: Pin \"reg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[2\] 0 " "Info: Pin \"reg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[1\] 0 " "Info: Pin \"reg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[0\] 0 " "Info: Pin \"reg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[14\] 0 " "Info: Pin \"reg3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[13\] 0 " "Info: Pin \"reg3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[12\] 0 " "Info: Pin \"reg3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[11\] 0 " "Info: Pin \"reg3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[10\] 0 " "Info: Pin \"reg3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[9\] 0 " "Info: Pin \"reg3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[8\] 0 " "Info: Pin \"reg3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[7\] 0 " "Info: Pin \"reg3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[6\] 0 " "Info: Pin \"reg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[5\] 0 " "Info: Pin \"reg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[4\] 0 " "Info: Pin \"reg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[3\] 0 " "Info: Pin \"reg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[2\] 0 " "Info: Pin \"reg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[1\] 0 " "Info: Pin \"reg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[0\] 0 " "Info: Pin \"reg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[14\] 0 " "Info: Pin \"reg4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[13\] 0 " "Info: Pin \"reg4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[12\] 0 " "Info: Pin \"reg4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[11\] 0 " "Info: Pin \"reg4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[10\] 0 " "Info: Pin \"reg4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[9\] 0 " "Info: Pin \"reg4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[8\] 0 " "Info: Pin \"reg4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[7\] 0 " "Info: Pin \"reg4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[6\] 0 " "Info: Pin \"reg4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[5\] 0 " "Info: Pin \"reg4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[4\] 0 " "Info: Pin \"reg4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[3\] 0 " "Info: Pin \"reg4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[2\] 0 " "Info: Pin \"reg4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[1\] 0 " "Info: Pin \"reg4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[0\] 0 " "Info: Pin \"reg4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[14\] 0 " "Info: Pin \"reg5\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[13\] 0 " "Info: Pin \"reg5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[12\] 0 " "Info: Pin \"reg5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[11\] 0 " "Info: Pin \"reg5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[10\] 0 " "Info: Pin \"reg5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[9\] 0 " "Info: Pin \"reg5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[8\] 0 " "Info: Pin \"reg5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[7\] 0 " "Info: Pin \"reg5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[6\] 0 " "Info: Pin \"reg5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[5\] 0 " "Info: Pin \"reg5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[4\] 0 " "Info: Pin \"reg5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[3\] 0 " "Info: Pin \"reg5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[2\] 0 " "Info: Pin \"reg5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[1\] 0 " "Info: Pin \"reg5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[0\] 0 " "Info: Pin \"reg5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[14\] 0 " "Info: Pin \"reg6\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[13\] 0 " "Info: Pin \"reg6\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[12\] 0 " "Info: Pin \"reg6\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[11\] 0 " "Info: Pin \"reg6\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[10\] 0 " "Info: Pin \"reg6\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[9\] 0 " "Info: Pin \"reg6\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[8\] 0 " "Info: Pin \"reg6\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[7\] 0 " "Info: Pin \"reg6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[6\] 0 " "Info: Pin \"reg6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[5\] 0 " "Info: Pin \"reg6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[4\] 0 " "Info: Pin \"reg6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[3\] 0 " "Info: Pin \"reg6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[2\] 0 " "Info: Pin \"reg6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[1\] 0 " "Info: Pin \"reg6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[0\] 0 " "Info: Pin \"reg6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[14\] 0 " "Info: Pin \"reg7\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[13\] 0 " "Info: Pin \"reg7\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[12\] 0 " "Info: Pin \"reg7\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[11\] 0 " "Info: Pin \"reg7\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[10\] 0 " "Info: Pin \"reg7\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[9\] 0 " "Info: Pin \"reg7\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[8\] 0 " "Info: Pin \"reg7\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[7\] 0 " "Info: Pin \"reg7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[6\] 0 " "Info: Pin \"reg7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[5\] 0 " "Info: Pin \"reg7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[4\] 0 " "Info: Pin \"reg7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[3\] 0 " "Info: Pin \"reg7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[2\] 0 " "Info: Pin \"reg7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[1\] 0 " "Info: Pin \"reg7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[0\] 0 " "Info: Pin \"reg7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[14\] 0 " "Info: Pin \"reg8\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[13\] 0 " "Info: Pin \"reg8\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[12\] 0 " "Info: Pin \"reg8\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[11\] 0 " "Info: Pin \"reg8\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[10\] 0 " "Info: Pin \"reg8\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[9\] 0 " "Info: Pin \"reg8\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[8\] 0 " "Info: Pin \"reg8\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[7\] 0 " "Info: Pin \"reg8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[6\] 0 " "Info: Pin \"reg8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[5\] 0 " "Info: Pin \"reg8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[4\] 0 " "Info: Pin \"reg8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[3\] 0 " "Info: Pin \"reg8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[2\] 0 " "Info: Pin \"reg8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[1\] 0 " "Info: Pin \"reg8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[0\] 0 " "Info: Pin \"reg8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[14\] 0 " "Info: Pin \"reg9\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[13\] 0 " "Info: Pin \"reg9\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[12\] 0 " "Info: Pin \"reg9\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[11\] 0 " "Info: Pin \"reg9\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[10\] 0 " "Info: Pin \"reg9\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[9\] 0 " "Info: Pin \"reg9\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[8\] 0 " "Info: Pin \"reg9\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[7\] 0 " "Info: Pin \"reg9\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[6\] 0 " "Info: Pin \"reg9\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[5\] 0 " "Info: Pin \"reg9\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[4\] 0 " "Info: Pin \"reg9\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[3\] 0 " "Info: Pin \"reg9\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[2\] 0 " "Info: Pin \"reg9\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[1\] 0 " "Info: Pin \"reg9\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[0\] 0 " "Info: Pin \"reg9\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[14\] 0 " "Info: Pin \"res_ex\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[13\] 0 " "Info: Pin \"res_ex\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[12\] 0 " "Info: Pin \"res_ex\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[11\] 0 " "Info: Pin \"res_ex\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[10\] 0 " "Info: Pin \"res_ex\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[9\] 0 " "Info: Pin \"res_ex\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[8\] 0 " "Info: Pin \"res_ex\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[7\] 0 " "Info: Pin \"res_ex\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[6\] 0 " "Info: Pin \"res_ex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[5\] 0 " "Info: Pin \"res_ex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[4\] 0 " "Info: Pin \"res_ex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[3\] 0 " "Info: Pin \"res_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[2\] 0 " "Info: Pin \"res_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[1\] 0 " "Info: Pin \"res_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[0\] 0 " "Info: Pin \"res_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 11:38:23 2017 " "Info: Processing ended: Mon May 15 11:38:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 11:38:23 2017 " "Info: Processing started: Mon May 15 11:38:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cursach -c cursach " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cursach -c cursach" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 11:38:25 2017 " "Info: Processing ended: Mon May 15 11:38:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 11:38:26 2017 " "Info: Processing started: Mon May 15 11:38:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "28 " "Warning: Found 28 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode1154w\[3\]~0 " "Info: Detected gated clock \"cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode1154w\[3\]~0\" as buffer" {  } { { "db/decode_5bf.tdf" "" { Text "D:/SIFO/cursach/db/decode_5bf.tdf" 50 14 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode1154w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode1154w\[3\] " "Info: Detected gated clock \"cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode1154w\[3\]\" as buffer" {  } { { "db/decode_5bf.tdf" "" { Text "D:/SIFO/cursach/db/decode_5bf.tdf" 50 14 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode1154w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\] " "Info: Detected gated clock \"cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 34 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " "Info: Detected gated clock \"cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 33 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " "Info: Detected gated clock \"cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 36 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " "Info: Detected gated clock \"cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 31 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\] " "Info: Detected gated clock \"cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 35 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6\" as buffer" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\] " "Info: Detected gated clock \"cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 37 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode205w\[3\]~0 " "Info: Detected gated clock \"cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode205w\[3\]~0\" as buffer" {  } { { "db/decode_5bf.tdf" "" { Text "D:/SIFO/cursach/db/decode_5bf.tdf" 93 13 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode205w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|stack:inst17\|inst33 " "Info: Detected gated clock \"cpu:inst1\|stack:inst17\|inst33\" as buffer" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 96 80 144 144 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|inst33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " "Info: Detected gated clock \"cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 36 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component\|cmpr_lni:auto_generated\|aneb_result_wire\[0\] " "Info: Detected gated clock \"cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component\|cmpr_lni:auto_generated\|aneb_result_wire\[0\]\" as buffer" {  } { { "db/cmpr_lni.tdf" "" { Text "D:/SIFO/cursach/db/cmpr_lni.tdf" 29 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|lpm_compare2:inst11\|lpm_compare:lpm_compare_component\|cmpr_lni:auto_generated\|aneb_result_wire\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode216w\[3\] " "Info: Detected gated clock \"cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode216w\[3\]\" as buffer" {  } { { "db/decode_5bf.tdf" "" { Text "D:/SIFO/cursach/db/decode_5bf.tdf" 94 13 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode216w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst1\|stack:inst17\|inst28 " "Info: Detected gated clock \"cpu:inst1\|stack:inst17\|inst28\" as buffer" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|inst28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_uvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 67 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_uvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 67 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_uvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 67 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] memory memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a5~porta_we_reg 64.05 MHz 15.612 ns Internal " "Info: Clock \"clk\" has Internal fmax of 64.05 MHz between source register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination memory \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a5~porta_we_reg\" (period= 15.612 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.488 ns + Longest register memory " "Info: + Longest register to memory delay is 5.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X22_Y18_N1 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y18_N1; Fanout = 42; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.225 ns) 1.314 ns cpu:inst1\|loadOP2:inst6\|inst23 2 COMB LCCOMB_X22_Y18_N26 15 " "Info: 2: + IC(1.089 ns) + CELL(0.225 ns) = 1.314 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 15; COMB Node = 'cpu:inst1\|loadOP2:inst6\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|loadOP2:inst6|inst23 } "NODE_NAME" } } { "loadOP2.bdf" "" { Schematic "D:/SIFO/cursach/loadOP2.bdf" { { 520 496 560 568 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.580 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~15 3 COMB LCCOMB_X22_Y18_N8 28 " "Info: 3: + IC(0.213 ns) + CELL(0.053 ns) = 1.580 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 28; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { cpu:inst1|loadOP2:inst6|inst23 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.228 ns) 2.737 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[12\]~47 4 COMB LCCOMB_X21_Y15_N2 783 " "Info: 4: + IC(0.929 ns) + CELL(0.228 ns) = 2.737 ns; Loc. = LCCOMB_X21_Y15_N2; Fanout = 783; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[12\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~47 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.228 ns) 3.599 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\|eq_node\[0\]~1 5 COMB LCCOMB_X21_Y16_N14 15 " "Info: 5: + IC(0.634 ns) + CELL(0.228 ns) = 3.599 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 15; COMB Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\|eq_node\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~47 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~1 } "NODE_NAME" } } { "db/decode_3pa.tdf" "" { Text "D:/SIFO/cursach/db/decode_3pa.tdf" 29 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.655 ns) + CELL(0.234 ns) 5.488 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a5~porta_we_reg 6 MEM M4K_X32_Y23 1 " "Info: 6: + IC(1.655 ns) + CELL(0.234 ns) = 5.488 ns; Loc. = M4K_X32_Y23; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a5~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~1 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 139 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.968 ns ( 17.64 % ) " "Info: Total cell delay = 0.968 ns ( 17.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 82.36 % ) " "Info: Total interconnect delay = 4.520 ns ( 82.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|loadOP2:inst6|inst23 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~47 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~1 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} cpu:inst1|loadOP2:inst6|inst23 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~47 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~1 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 1.089ns 0.213ns 0.929ns 0.634ns 1.655ns } { 0.000ns 0.225ns 0.053ns 0.228ns 0.228ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.202 ns - Smallest " "Info: - Smallest clock skew is -2.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.356 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1047 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1047; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.481 ns) 2.356 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a5~porta_we_reg 3 MEM M4K_X32_Y23 1 " "Info: 3: + IC(0.678 ns) + CELL(0.481 ns) = 2.356 ns; Loc. = M4K_X32_Y23; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a5~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 139 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.66 % ) " "Info: Total cell delay = 1.335 ns ( 56.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 43.34 % ) " "Info: Total interconnect delay = 1.021 ns ( 43.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.558 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.712 ns) 2.982 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X13_Y18_N29 9 " "Info: 2: + IC(1.416 ns) + CELL(0.712 ns) = 2.982 ns; Loc. = LCFF_X13_Y18_N29; Fanout = 9; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.618 ns) 4.558 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X22_Y18_N1 42 " "Info: 3: + IC(0.958 ns) + CELL(0.618 ns) = 4.558 ns; Loc. = LCFF_X22_Y18_N1; Fanout = 42; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 47.92 % ) " "Info: Total cell delay = 2.184 ns ( 47.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.374 ns ( 52.08 % ) " "Info: Total interconnect delay = 2.374 ns ( 52.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.558 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.558 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.416ns 0.958ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.558 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.558 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.416ns 0.958ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 139 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 139 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|loadOP2:inst6|inst23 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~47 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~1 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} cpu:inst1|loadOP2:inst6|inst23 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~47 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~1 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 1.089ns 0.213ns 0.929ns 0.634ns 1.655ns } { 0.000ns 0.225ns 0.053ns 0.228ns 0.228ns 0.234ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.558 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.558 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.416ns 0.958ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\] cpu:inst1\|stack:inst17\|lpm_reg:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\] clk 9.783 ns " "Info: Found hold time violation between source  pin or register \"cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]\" and destination pin or register \"cpu:inst1\|stack:inst17\|lpm_reg:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\]\" for clock \"clk\" (Hold time is 9.783 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.246 ns + Largest " "Info: + Largest clock skew is 10.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.702 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.712 ns) 2.982 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X13_Y18_N29 9 " "Info: 2: + IC(1.416 ns) + CELL(0.712 ns) = 2.982 ns; Loc. = LCFF_X13_Y18_N29; Fanout = 9; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.712 ns) 4.652 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X22_Y18_N5 23 " "Info: 3: + IC(0.958 ns) + CELL(0.712 ns) = 4.652 ns; Loc. = LCFF_X22_Y18_N5; Fanout = 23; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.366 ns) 5.690 ns cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode205w\[3\]~0 4 COMB LCCOMB_X18_Y18_N16 3 " "Info: 4: + IC(0.672 ns) + CELL(0.366 ns) = 5.690 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 3; COMB Node = 'cpu:inst1\|saveRes:inst11\|lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode205w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] cpu:inst1|saveRes:inst11|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode205w[3]~0 } "NODE_NAME" } } { "db/decode_5bf.tdf" "" { Text "D:/SIFO/cursach/db/decode_5bf.tdf" 93 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 5.972 ns cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode216w\[3\] 5 COMB LCCOMB_X18_Y18_N18 32 " "Info: 5: + IC(0.229 ns) + CELL(0.053 ns) = 5.972 ns; Loc. = LCCOMB_X18_Y18_N18; Fanout = 32; COMB Node = 'cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode216w\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { cpu:inst1|saveRes:inst11|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode205w[3]~0 cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode216w[3] } "NODE_NAME" } } { "db/decode_5bf.tdf" "" { Text "D:/SIFO/cursach/db/decode_5bf.tdf" 94 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 6.503 ns cpu:inst1\|stack:inst17\|inst28 6 COMB LCCOMB_X18_Y18_N6 2 " "Info: 6: + IC(0.259 ns) + CELL(0.272 ns) = 6.503 ns; Loc. = LCCOMB_X18_Y18_N6; Fanout = 2; COMB Node = 'cpu:inst1\|stack:inst17\|inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode216w[3] cpu:inst1|stack:inst17|inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.000 ns) 7.823 ns cpu:inst1\|stack:inst17\|inst28~clkctrl 7 COMB CLKCTRL_G15 2 " "Info: 7: + IC(1.320 ns) + CELL(0.000 ns) = 7.823 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'cpu:inst1\|stack:inst17\|inst28~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { cpu:inst1|stack:inst17|inst28 cpu:inst1|stack:inst17|inst28~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.712 ns) 9.191 ns cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] 8 REG LCFF_X23_Y11_N5 8 " "Info: 8: + IC(0.656 ns) + CELL(0.712 ns) = 9.191 ns; Loc. = LCFF_X23_Y11_N5; Fanout = 8; REG Node = 'cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { cpu:inst1|stack:inst17|inst28~clkctrl cpu:inst1|stack:inst17|lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.357 ns) 9.850 ns cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\] 9 COMB LCCOMB_X23_Y11_N12 16 " "Info: 9: + IC(0.302 ns) + CELL(0.357 ns) = 9.850 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 16; COMB Node = 'cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { cpu:inst1|stack:inst17|lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.000 ns) 11.443 ns cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]~clkctrl 10 COMB CLKCTRL_G2 15 " "Info: 10: + IC(1.593 ns) + CELL(0.000 ns) = 11.443 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 12.702 ns cpu:inst1\|stack:inst17\|lpm_reg:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\] 11 REG LCFF_X17_Y17_N1 1 " "Info: 11: + IC(0.641 ns) + CELL(0.618 ns) = 12.702 ns; Loc. = LCFF_X17_Y17_N1; Fanout = 1; REG Node = 'cpu:inst1\|stack:inst17\|lpm_reg:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.656 ns ( 36.66 % ) " "Info: Total cell delay = 4.656 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.046 ns ( 63.34 % ) " "Info: Total interconnect delay = 8.046 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.702 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] cpu:inst1|saveRes:inst11|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode205w[3]~0 cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode216w[3] cpu:inst1|stack:inst17|inst28 cpu:inst1|stack:inst17|inst28~clkctrl cpu:inst1|stack:inst17|lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.702 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] {} cpu:inst1|saveRes:inst11|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode205w[3]~0 {} cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode216w[3] {} cpu:inst1|stack:inst17|inst28 {} cpu:inst1|stack:inst17|inst28~clkctrl {} cpu:inst1|stack:inst17|lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] {} cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl {} cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 1.416ns 0.958ns 0.672ns 0.229ns 0.259ns 1.320ns 0.656ns 0.302ns 1.593ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.366ns 0.053ns 0.272ns 0.000ns 0.712ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.456 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1047 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1047; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 2.456 ns cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X18_Y17_N19 17 " "Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X18_Y17_N19; Fanout = 17; REG Node = 'cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk~clkctrl cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.93 % ) " "Info: Total cell delay = 1.472 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 40.07 % ) " "Info: Total interconnect delay = 0.984 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.702 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] cpu:inst1|saveRes:inst11|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode205w[3]~0 cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode216w[3] cpu:inst1|stack:inst17|inst28 cpu:inst1|stack:inst17|inst28~clkctrl cpu:inst1|stack:inst17|lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.702 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] {} cpu:inst1|saveRes:inst11|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode205w[3]~0 {} cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode216w[3] {} cpu:inst1|stack:inst17|inst28 {} cpu:inst1|stack:inst17|inst28~clkctrl {} cpu:inst1|stack:inst17|lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] {} cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl {} cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 1.416ns 0.958ns 0.672ns 0.229ns 0.259ns 1.320ns 0.656ns 0.302ns 1.593ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.366ns 0.053ns 0.272ns 0.000ns 0.712ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.518 ns - Shortest register register " "Info: - Shortest register to register delay is 0.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\] 1 REG LCFF_X18_Y17_N19 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N19; Fanout = 17; REG Node = 'cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 0.363 ns cpu:inst1\|stack:inst17\|lpm_reg:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\]~feeder 2 COMB LCCOMB_X17_Y17_N0 1 " "Info: 2: + IC(0.310 ns) + CELL(0.053 ns) = 0.363 ns; Loc. = LCCOMB_X17_Y17_N0; Fanout = 1; COMB Node = 'cpu:inst1\|stack:inst17\|lpm_reg:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.518 ns cpu:inst1\|stack:inst17\|lpm_reg:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X17_Y17_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.518 ns; Loc. = LCFF_X17_Y17_N1; Fanout = 1; REG Node = 'cpu:inst1\|stack:inst17\|lpm_reg:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 40.15 % ) " "Info: Total cell delay = 0.208 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.310 ns ( 59.85 % ) " "Info: Total interconnect delay = 0.310 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.518 ns" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] {} cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder {} cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.702 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] cpu:inst1|saveRes:inst11|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode205w[3]~0 cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode216w[3] cpu:inst1|stack:inst17|inst28 cpu:inst1|stack:inst17|inst28~clkctrl cpu:inst1|stack:inst17|lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.702 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] {} cpu:inst1|saveRes:inst11|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode205w[3]~0 {} cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode216w[3] {} cpu:inst1|stack:inst17|inst28 {} cpu:inst1|stack:inst17|inst28~clkctrl {} cpu:inst1|stack:inst17|lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] {} cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl {} cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 1.416ns 0.958ns 0.672ns 0.229ns 0.259ns 1.320ns 0.656ns 0.302ns 1.593ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.366ns 0.053ns 0.272ns 0.000ns 0.712ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.518 ns" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[9] {} cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder {} cpu:inst1|stack:inst17|lpm_reg:inst17|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk CF cpu:inst1\|execute:inst7\|jkffre:inst14\|6 15.400 ns register " "Info: tco from clock \"clk\" to destination pin \"CF\" through register \"cpu:inst1\|execute:inst7\|jkffre:inst14\|6\" is 15.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.557 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.712 ns) 2.982 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X13_Y18_N29 9 " "Info: 2: + IC(1.416 ns) + CELL(0.712 ns) = 2.982 ns; Loc. = LCFF_X13_Y18_N29; Fanout = 9; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.712 ns) 4.652 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X22_Y18_N5 23 " "Info: 3: + IC(0.958 ns) + CELL(0.712 ns) = 4.652 ns; Loc. = LCFF_X22_Y18_N5; Fanout = 23; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.828 ns) + CELL(0.346 ns) 8.826 ns cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode1154w\[3\] 4 COMB LCCOMB_X23_Y18_N18 2 " "Info: 4: + IC(3.828 ns) + CELL(0.346 ns) = 8.826 ns; Loc. = LCCOMB_X23_Y18_N18; Fanout = 2; COMB Node = 'cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode1154w\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.174 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode1154w[3] } "NODE_NAME" } } { "db/decode_5bf.tdf" "" { Text "D:/SIFO/cursach/db/decode_5bf.tdf" 50 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.618 ns) 11.557 ns cpu:inst1\|execute:inst7\|jkffre:inst14\|6 5 REG LCFF_X25_Y18_N19 2 " "Info: 5: + IC(2.113 ns) + CELL(0.618 ns) = 11.557 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'cpu:inst1\|execute:inst7\|jkffre:inst14\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode1154w[3] cpu:inst1|execute:inst7|jkffre:inst14|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.242 ns ( 28.05 % ) " "Info: Total cell delay = 3.242 ns ( 28.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.315 ns ( 71.95 % ) " "Info: Total interconnect delay = 8.315 ns ( 71.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.557 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode1154w[3] cpu:inst1|execute:inst7|jkffre:inst14|6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.557 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] {} cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode1154w[3] {} cpu:inst1|execute:inst7|jkffre:inst14|6 {} } { 0.000ns 0.000ns 1.416ns 0.958ns 3.828ns 2.113ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.346ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.749 ns + Longest register pin " "Info: + Longest register to pin delay is 3.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|execute:inst7\|jkffre:inst14\|6 1 REG LCFF_X25_Y18_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'cpu:inst1\|execute:inst7\|jkffre:inst14\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|jkffre:inst14|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(1.952 ns) 3.749 ns CF 2 PIN PIN_F6 0 " "Info: 2: + IC(1.797 ns) + CELL(1.952 ns) = 3.749 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'CF'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.749 ns" { cpu:inst1|execute:inst7|jkffre:inst14|6 CF } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 400 456 632 416 "CF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 52.07 % ) " "Info: Total cell delay = 1.952 ns ( 52.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.797 ns ( 47.93 % ) " "Info: Total interconnect delay = 1.797 ns ( 47.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.749 ns" { cpu:inst1|execute:inst7|jkffre:inst14|6 CF } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.749 ns" { cpu:inst1|execute:inst7|jkffre:inst14|6 {} CF {} } { 0.000ns 1.797ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.557 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode1154w[3] cpu:inst1|execute:inst7|jkffre:inst14|6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.557 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] {} cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode1154w[3] {} cpu:inst1|execute:inst7|jkffre:inst14|6 {} } { 0.000ns 0.000ns 1.416ns 0.958ns 3.828ns 2.113ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.346ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.749 ns" { cpu:inst1|execute:inst7|jkffre:inst14|6 CF } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.749 ns" { cpu:inst1|execute:inst7|jkffre:inst14|6 {} CF {} } { 0.000ns 1.797ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 11:38:27 2017 " "Info: Processing ended: Mon May 15 11:38:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 138 s " "Info: Quartus II Full Compilation was successful. 0 errors, 138 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
