-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_myproject is
port (
    input_r_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    input_r_empty_n : IN STD_LOGIC;
    input_r_read : OUT STD_LOGIC;
    output_r_din : OUT STD_LOGIC_VECTOR (79 downto 0);
    output_r_full_n : IN STD_LOGIC;
    output_r_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of alveo_hls4ml_myproject is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_out : STD_LOGIC;
    signal dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_write : STD_LOGIC;
    signal dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_input_r_read : STD_LOGIC;
    signal dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer2_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_din : STD_LOGIC_VECTOR (383 downto 0);
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_write : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_out : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_write : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer4_out_read : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_din : STD_LOGIC_VECTOR (511 downto 0);
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer5_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_din : STD_LOGIC_VECTOR (191 downto 0);
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_write : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_start_out : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_start_write : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer7_out_read : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_din : STD_LOGIC_VECTOR (511 downto 0);
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer8_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_din : STD_LOGIC_VECTOR (191 downto 0);
    signal relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_write : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_start_out : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_start_write : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer10_out_read : STD_LOGIC;
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_din : STD_LOGIC_VECTOR (79 downto 0);
    signal dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_write : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_start : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_done : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_continue : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_idle : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_ready : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_layer11_out_read : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_din : STD_LOGIC_VECTOR (79 downto 0);
    signal softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_write : STD_LOGIC;
    signal layer2_out_full_n : STD_LOGIC;
    signal layer2_out_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal layer2_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_empty_n : STD_LOGIC;
    signal layer4_out_full_n : STD_LOGIC;
    signal layer4_out_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal layer4_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_empty_n : STD_LOGIC;
    signal layer5_out_full_n : STD_LOGIC;
    signal layer5_out_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal layer5_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_empty_n : STD_LOGIC;
    signal layer7_out_full_n : STD_LOGIC;
    signal layer7_out_dout : STD_LOGIC_VECTOR (191 downto 0);
    signal layer7_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_empty_n : STD_LOGIC;
    signal layer8_out_full_n : STD_LOGIC;
    signal layer8_out_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal layer8_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_empty_n : STD_LOGIC;
    signal layer10_out_full_n : STD_LOGIC;
    signal layer10_out_dout : STD_LOGIC_VECTOR (191 downto 0);
    signal layer10_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_empty_n : STD_LOGIC;
    signal layer11_out_full_n : STD_LOGIC;
    signal layer11_out_dout : STD_LOGIC_VECTOR (79 downto 0);
    signal layer11_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_empty_n : STD_LOGIC;
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_full_n : STD_LOGIC;
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_empty_n : STD_LOGIC;

    component alveo_hls4ml_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_r_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        input_r_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        input_r_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        input_r_empty_n : IN STD_LOGIC;
        input_r_read : OUT STD_LOGIC;
        layer2_out_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer2_out_full_n : IN STD_LOGIC;
        layer2_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer2_out_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer2_out_empty_n : IN STD_LOGIC;
        layer2_out_read : OUT STD_LOGIC;
        layer4_out_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer4_out_full_n : IN STD_LOGIC;
        layer4_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer4_out_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer4_out_empty_n : IN STD_LOGIC;
        layer4_out_read : OUT STD_LOGIC;
        layer5_out_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer5_out_full_n : IN STD_LOGIC;
        layer5_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer5_out_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer5_out_empty_n : IN STD_LOGIC;
        layer5_out_read : OUT STD_LOGIC;
        layer7_out_din : OUT STD_LOGIC_VECTOR (191 downto 0);
        layer7_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer7_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer7_out_full_n : IN STD_LOGIC;
        layer7_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer7_out_dout : IN STD_LOGIC_VECTOR (191 downto 0);
        layer7_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer7_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer7_out_empty_n : IN STD_LOGIC;
        layer7_out_read : OUT STD_LOGIC;
        layer8_out_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer8_out_full_n : IN STD_LOGIC;
        layer8_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer8_out_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer8_out_empty_n : IN STD_LOGIC;
        layer8_out_read : OUT STD_LOGIC;
        layer10_out_din : OUT STD_LOGIC_VECTOR (191 downto 0);
        layer10_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer10_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer10_out_full_n : IN STD_LOGIC;
        layer10_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer10_out_dout : IN STD_LOGIC_VECTOR (191 downto 0);
        layer10_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer10_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer10_out_empty_n : IN STD_LOGIC;
        layer10_out_read : OUT STD_LOGIC;
        layer11_out_din : OUT STD_LOGIC_VECTOR (79 downto 0);
        layer11_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer11_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer11_out_full_n : IN STD_LOGIC;
        layer11_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer11_out_dout : IN STD_LOGIC_VECTOR (79 downto 0);
        layer11_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer11_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer11_out_empty_n : IN STD_LOGIC;
        layer11_out_read : OUT STD_LOGIC;
        output_r_din : OUT STD_LOGIC_VECTOR (79 downto 0);
        output_r_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        output_r_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        output_r_full_n : IN STD_LOGIC;
        output_r_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w1024_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (1023 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (1023 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w384_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (383 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (383 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w512_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w192_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (191 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (191 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w80_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (79 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (79 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10dEe IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0 : component alveo_hls4ml_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_full_n,
        ap_done => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_done,
        ap_continue => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_continue,
        ap_idle => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_idle,
        ap_ready => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_ready,
        start_out => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_out,
        start_write => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_write,
        input_r_dout => input_r_dout,
        input_r_num_data_valid => ap_const_lv2_0,
        input_r_fifo_cap => ap_const_lv2_0,
        input_r_empty_n => input_r_empty_n,
        input_r_read => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_input_r_read,
        layer2_out_din => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_din,
        layer2_out_num_data_valid => layer2_out_num_data_valid,
        layer2_out_fifo_cap => layer2_out_fifo_cap,
        layer2_out_full_n => layer2_out_full_n,
        layer2_out_write => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_write);

    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0 : component alveo_hls4ml_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_start,
        start_full_n => start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_full_n,
        ap_done => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_done,
        ap_continue => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_ready,
        start_out => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_start_out,
        start_write => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_start_write,
        layer2_out_dout => layer2_out_dout,
        layer2_out_num_data_valid => layer2_out_num_data_valid,
        layer2_out_fifo_cap => layer2_out_fifo_cap,
        layer2_out_empty_n => layer2_out_empty_n,
        layer2_out_read => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer2_out_read,
        layer4_out_din => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_din,
        layer4_out_num_data_valid => layer4_out_num_data_valid,
        layer4_out_fifo_cap => layer4_out_fifo_cap,
        layer4_out_full_n => layer4_out_full_n,
        layer4_out_write => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_write);

    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0 : component alveo_hls4ml_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_full_n,
        ap_done => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_done,
        ap_continue => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_continue,
        ap_idle => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_idle,
        ap_ready => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_ready,
        start_out => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_out,
        start_write => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_write,
        layer4_out_dout => layer4_out_dout,
        layer4_out_num_data_valid => layer4_out_num_data_valid,
        layer4_out_fifo_cap => layer4_out_fifo_cap,
        layer4_out_empty_n => layer4_out_empty_n,
        layer4_out_read => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer4_out_read,
        layer5_out_din => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_din,
        layer5_out_num_data_valid => layer5_out_num_data_valid,
        layer5_out_fifo_cap => layer5_out_fifo_cap,
        layer5_out_full_n => layer5_out_full_n,
        layer5_out_write => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_write);

    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0 : component alveo_hls4ml_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_start,
        start_full_n => start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_full_n,
        ap_done => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_done,
        ap_continue => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_ready,
        start_out => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_start_out,
        start_write => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_start_write,
        layer5_out_dout => layer5_out_dout,
        layer5_out_num_data_valid => layer5_out_num_data_valid,
        layer5_out_fifo_cap => layer5_out_fifo_cap,
        layer5_out_empty_n => layer5_out_empty_n,
        layer5_out_read => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer5_out_read,
        layer7_out_din => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_din,
        layer7_out_num_data_valid => layer7_out_num_data_valid,
        layer7_out_fifo_cap => layer7_out_fifo_cap,
        layer7_out_full_n => layer7_out_full_n,
        layer7_out_write => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_write);

    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0 : component alveo_hls4ml_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_full_n,
        ap_done => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_done,
        ap_continue => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_continue,
        ap_idle => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_idle,
        ap_ready => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_ready,
        start_out => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_start_out,
        start_write => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_start_write,
        layer7_out_dout => layer7_out_dout,
        layer7_out_num_data_valid => layer7_out_num_data_valid,
        layer7_out_fifo_cap => layer7_out_fifo_cap,
        layer7_out_empty_n => layer7_out_empty_n,
        layer7_out_read => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer7_out_read,
        layer8_out_din => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_din,
        layer8_out_num_data_valid => layer8_out_num_data_valid,
        layer8_out_fifo_cap => layer8_out_fifo_cap,
        layer8_out_full_n => layer8_out_full_n,
        layer8_out_write => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_write);

    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0 : component alveo_hls4ml_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_start,
        start_full_n => start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_full_n,
        ap_done => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_done,
        ap_continue => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_ready,
        start_out => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_start_out,
        start_write => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_start_write,
        layer8_out_dout => layer8_out_dout,
        layer8_out_num_data_valid => layer8_out_num_data_valid,
        layer8_out_fifo_cap => layer8_out_fifo_cap,
        layer8_out_empty_n => layer8_out_empty_n,
        layer8_out_read => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer8_out_read,
        layer10_out_din => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_din,
        layer10_out_num_data_valid => layer10_out_num_data_valid,
        layer10_out_fifo_cap => layer10_out_fifo_cap,
        layer10_out_full_n => layer10_out_full_n,
        layer10_out_write => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_write);

    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0 : component alveo_hls4ml_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_start,
        start_full_n => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_full_n,
        ap_done => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_done,
        ap_continue => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_continue,
        ap_idle => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_idle,
        ap_ready => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_ready,
        start_out => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_start_out,
        start_write => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_start_write,
        layer10_out_dout => layer10_out_dout,
        layer10_out_num_data_valid => layer10_out_num_data_valid,
        layer10_out_fifo_cap => layer10_out_fifo_cap,
        layer10_out_empty_n => layer10_out_empty_n,
        layer10_out_read => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer10_out_read,
        layer11_out_din => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_din,
        layer11_out_num_data_valid => layer11_out_num_data_valid,
        layer11_out_fifo_cap => layer11_out_fifo_cap,
        layer11_out_full_n => layer11_out_full_n,
        layer11_out_write => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_write);

    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0 : component alveo_hls4ml_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_start,
        ap_done => softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_done,
        ap_continue => softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_continue,
        ap_idle => softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_idle,
        ap_ready => softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_ready,
        layer11_out_dout => layer11_out_dout,
        layer11_out_num_data_valid => layer11_out_num_data_valid,
        layer11_out_fifo_cap => layer11_out_fifo_cap,
        layer11_out_empty_n => layer11_out_empty_n,
        layer11_out_read => softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_layer11_out_read,
        output_r_din => softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_din,
        output_r_num_data_valid => ap_const_lv2_0,
        output_r_fifo_cap => ap_const_lv2_0,
        output_r_full_n => output_r_full_n,
        output_r_write => softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_write);

    layer2_out_U : component alveo_hls4ml_fifo_w1024_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_din,
        if_full_n => layer2_out_full_n,
        if_write => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_write,
        if_dout => layer2_out_dout,
        if_num_data_valid => layer2_out_num_data_valid,
        if_fifo_cap => layer2_out_fifo_cap,
        if_empty_n => layer2_out_empty_n,
        if_read => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer2_out_read);

    layer4_out_U : component alveo_hls4ml_fifo_w384_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_din,
        if_full_n => layer4_out_full_n,
        if_write => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_write,
        if_dout => layer4_out_dout,
        if_num_data_valid => layer4_out_num_data_valid,
        if_fifo_cap => layer4_out_fifo_cap,
        if_empty_n => layer4_out_empty_n,
        if_read => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer4_out_read);

    layer5_out_U : component alveo_hls4ml_fifo_w512_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_din,
        if_full_n => layer5_out_full_n,
        if_write => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_write,
        if_dout => layer5_out_dout,
        if_num_data_valid => layer5_out_num_data_valid,
        if_fifo_cap => layer5_out_fifo_cap,
        if_empty_n => layer5_out_empty_n,
        if_read => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer5_out_read);

    layer7_out_U : component alveo_hls4ml_fifo_w192_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_din,
        if_full_n => layer7_out_full_n,
        if_write => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_write,
        if_dout => layer7_out_dout,
        if_num_data_valid => layer7_out_num_data_valid,
        if_fifo_cap => layer7_out_fifo_cap,
        if_empty_n => layer7_out_empty_n,
        if_read => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer7_out_read);

    layer8_out_U : component alveo_hls4ml_fifo_w512_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_din,
        if_full_n => layer8_out_full_n,
        if_write => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_write,
        if_dout => layer8_out_dout,
        if_num_data_valid => layer8_out_num_data_valid,
        if_fifo_cap => layer8_out_fifo_cap,
        if_empty_n => layer8_out_empty_n,
        if_read => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer8_out_read);

    layer10_out_U : component alveo_hls4ml_fifo_w192_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_din,
        if_full_n => layer10_out_full_n,
        if_write => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_write,
        if_dout => layer10_out_dout,
        if_num_data_valid => layer10_out_num_data_valid,
        if_fifo_cap => layer10_out_fifo_cap,
        if_empty_n => layer10_out_empty_n,
        if_read => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer10_out_read);

    layer11_out_U : component alveo_hls4ml_fifo_w80_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_din,
        if_full_n => layer11_out_full_n,
        if_write => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_write,
        if_dout => layer11_out_dout,
        if_num_data_valid => layer11_out_num_data_valid,
        if_fifo_cap => layer11_out_fifo_cap,
        if_empty_n => layer11_out_empty_n,
        if_read => softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_layer11_out_read);

    start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_U : component alveo_hls4ml_start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_full_n,
        if_write => dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_empty_n,
        if_read => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_ready);

    start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_U : component alveo_hls4ml_start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_din,
        if_full_n => start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_full_n,
        if_write => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_start_write,
        if_dout => start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_dout,
        if_empty_n => start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_empty_n,
        if_read => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_ready);

    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_U : component alveo_hls4ml_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_full_n,
        if_write => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_empty_n,
        if_read => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_ready);

    start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_U : component alveo_hls4ml_start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_din,
        if_full_n => start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_full_n,
        if_write => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_start_write,
        if_dout => start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_dout,
        if_empty_n => start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_empty_n,
        if_read => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_ready);

    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10dEe_U : component alveo_hls4ml_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10dEe
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_full_n,
        if_write => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_empty_n,
        if_read => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_ready);

    start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_U : component alveo_hls4ml_start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_din,
        if_full_n => start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_full_n,
        if_write => relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_start_write,
        if_dout => start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_dout,
        if_empty_n => start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_empty_n,
        if_read => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_ready);

    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_U : component alveo_hls4ml_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_din,
        if_full_n => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_full_n,
        if_write => dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_start_write,
        if_dout => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_dout,
        if_empty_n => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_empty_n,
        if_read => softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_ready);




    ap_done <= softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_done;
    ap_idle <= (softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_idle and relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_idle and relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_idle and relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_idle and dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_idle and dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_idle and dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_idle and dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_idle);
    ap_ready <= dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_ready;
    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_start <= ap_start;
    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_start <= start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_empty_n;
    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_start <= start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_empty_n;
    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_start <= start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_empty_n;
    input_r_read <= dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_input_r_read;
    output_r_din <= softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_din;
    output_r_write <= softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_write;
    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_start <= start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_empty_n;
    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_start <= start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_empty_n;
    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_start <= start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_empty_n;
    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_continue <= ap_continue;
    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_start <= start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_empty_n;
    start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
