Search.setIndex({"docnames": ["index", "python2verilog", "python2verilog.api", "python2verilog.backend", "python2verilog.backend.verilog", "python2verilog.exceptions", "python2verilog.frontend", "python2verilog.ir", "python2verilog.optimizer", "python2verilog.simulation", "python2verilog.utils"], "filenames": ["index.rst", "python2verilog.rst", "python2verilog.api.rst", "python2verilog.backend.rst", "python2verilog.backend.verilog.rst", "python2verilog.exceptions.rst", "python2verilog.frontend.rst", "python2verilog.ir.rst", "python2verilog.optimizer.rst", "python2verilog.simulation.rst", "python2verilog.utils.rst"], "titles": ["Welcome to python2verilog\u2019s documentation!", "python2verilog package", "python2verilog.api package", "python2verilog.backend package", "python2verilog.backend.verilog package", "python2verilog.exceptions package", "python2verilog.frontend package", "python2verilog.ir package", "python2verilog.optimizer package", "python2verilog.simulation package", "python2verilog.utils package"], "terms": {"packag": 0, "subpackag": 0, "api": [0, 1, 7], "submodul": [0, 1, 3], "context": [0, 1, 4], "modul": 0, "exit_handl": [0, 1], "file_namespac": [0, 1], "mode": [0, 1, 7, 10], "namespac": [0, 1, 7], "python": [0, 1, 5, 7, 8], "verilogifi": [0, 1], "backend": [0, 1], "except": [0, 1], "frontend": [0, 1], "gener": [0, 1, 4, 7, 8], "ir": [0, 1, 4], "express": [0, 1, 4, 8], "graph": [0, 1, 4], "instanc": [0, 1, 10], "signal": [0, 1, 4], "optim": [0, 1, 7], "helper": [0, 1], "increase_work": [0, 1], "simul": [0, 1, 5], "displai": [0, 1], "iverilog": [0, 1], "util": [0, 1], "cytoscap": [0, 1], "decor": [0, 1], "env": [0, 1], "fifo": [0, 1], "line": [0, 1, 4], "mit_licens": [0, 1], "peek_count": [0, 1], "type": [0, 1, 5, 7], "visual": [0, 1], "index": 0, "search": 0, "page": [0, 7], "no_writ": [1, 2, 7], "overwrit": [1, 2], "write": [1, 2], "open_text_mod": [1, 2], "verilog": [1, 3, 7], "ast": [1, 3, 5, 7], "codegen": [1, 3], "config": [1, 3], "typeinferenceerror": [1, 5], "unknownvalueerror": [1, 5], "unsupportedsyntaxerror": [1, 5], "from_pyast": [1, 5], "add_global_var": [1, 7], "add_stat": [1, 7], "add_state_weak": [1, 7], "check_input_typ": [1, 7], "check_output_typ": [1, 7], "create_inst": [1, 7], "default_output_var": [1, 7], "done_st": [1, 7], "empty_valid": [1, 7], "entry_st": [1, 7], "global_var": [1, 7], "idle_st": [1, 7], "input_typ": [1, 7], "input_var": [1, 7], "is_declar": [1, 7], "module_fil": [1, 7], "name": [1, 4, 7, 10], "optimization_level": [1, 7], "output_typ": [1, 7], "output_var": [1, 7], "py_ast": [1, 7], "py_func": [1, 7], "py_str": [1, 7], "state_var": [1, 7], "state": [1, 4, 7], "test_cas": [1, 4, 7], "testbench_fil": [1, 7], "testbench_nam": [1, 7], "testbench_suffix": [1, 7], "valid": [1, 4, 7], "add": [1, 7, 10], "binop": [1, 7], "div": [1, 7], "exclusivevar": [1, 7, 8], "to_str": [1, 7, 10], "floordiv": [1, 7], "int": [1, 4, 7, 8, 10], "lessthan": [1, 7], "mod": [1, 7], "mul": [1, 7], "pow": [1, 7], "sub": [1, 7], "ternari": [1, 7], "ubinop": [1, 7], "uint": [1, 4, 7], "unaryop": [1, 7], "unknown": [1, 7], "var": [1, 4, 7, 8, 10], "assignnod": [1, 7], "variabl": [1, 7, 8, 10], "basicel": [1, 7], "child": [1, 7], "children": [1, 7, 8], "has_child": [1, 7], "optimal_child": [1, 7], "visit_nonclock": [1, 7], "basicnod": [1, 7], "edg": [1, 4, 7, 8], "clockededg": [1, 7], "get_nam": [1, 7], "element": [1, 4, 7], "ifelsenod": [1, 7], "optimal_false_edg": [1, 7], "optimal_true_edg": [1, 7], "node": [1, 4, 5, 7, 8], "nonclockededg": [1, 7], "create_cytoscape_el": [1, 7], "create_networkx_adjacency_list": [1, 7], "get_vari": [1, 7], "input": [1, 4, 7], "module_nam": [1, 4, 7], "output": [1, 4, 7, 8], "instancesign": [1, 7], "done": [1, 4, 7, 8], "readi": [1, 4, 7], "start": [1, 7, 10], "protocolsign": [1, 7], "clock": [1, 4, 7, 8], "instance_specific_item": [1, 7], "instance_specific_valu": [1, 7], "item": [1, 4, 7], "reset": [1, 7], "valu": [1, 2, 4, 7, 8, 10], "backwards_replac": [1, 8], "increaseworkperclockcycl": [1, 8], "appli": [1, 8], "apply_recurs": [1, 8], "chain_gener": [1, 8], "exclusive_var": [1, 8], "map_to_ver_nam": [1, 8], "decorator_with_arg": [1, 10], "debug_com": [1, 10], "debug_mod": [1, 10], "is_system_verilog": [1, 10], "iverilog_path": [1, 10], "no_write_to_f": [1, 10], "get_var": [1, 10], "is_debug_mod": [1, 10], "set_debug_mod": [1, 10], "set_var": [1, 10], "temp_fifo": [1, 10], "genericrepr": [1, 4, 7, 10], "genericreprandstr": [1, 7, 10], "pretty_dict": [1, 10], "implementstolin": [1, 4, 10], "to_lin": [1, 3, 4, 10], "indent": [1, 10], "indentifi": [1, 10], "indentor": [1, 10], "assert_no_newlin": [1, 10], "blank": [1, 10], "concat": [1, 10], "nestifi": [1, 10], "get_mit_licens": [1, 10], "peekcount": [1, 10], "next": [1, 7, 10], "peek": [1, 10], "guard": [1, 10], "guard_dict": [1, 10], "typed_list": [1, 10], "typed_strict": [1, 10], "handl": 2, "class": [2, 4, 7, 8, 10], "sourc": [2, 4, 5, 7, 8, 10], "base": [2, 4, 5, 7, 8, 10], "enum": [2, 4, 10], "filesystem": 2, "0": [2, 4, 7, 8, 10], "2": [2, 10], "1": [2, 4, 7, 8, 10], "static": [2, 4, 8, 10], "str": [2, 4, 7, 8, 10], "return": [2, 7, 8, 10], "proper": 2, "argument": [2, 10], "open": 2, "bool": [2, 4, 7, 10], "user": 2, "want": 2, "alwai": [3, 4], "atnegedg": [3, 4], "atnegedgestat": [3, 4], "atposedg": [3, 4], "atposedgestat": [3, 4], "blockingsub": [3, 4], "case": [3, 4], "caseitem": [3, 4], "declar": [3, 4, 7], "ifels": [3, 4], "initi": [3, 4], "instanti": [3, 4], "localparam": [3, 4, 7], "nonblockingsubsitut": [3, 4], "posedgesyncalwai": [3, 4], "statement": [3, 4, 7], "get_blocked_com": [3, 4], "get_inline_com": [3, 4], "subsitut": [3, 4], "typedef": [3, 4], "while": [3, 4], "casebuild": [3, 4], "create_quick_don": [3, 4], "do_edg": [3, 4], "do_vertex": [3, 4], "get_cas": [3, 4], "new_caseitem": [3, 4], "get_module_lin": [3, 4], "get_module_str": [3, 4], "get_testbench": [3, 4], "get_testbench_lin": [3, 4], "get_testbench_str": [3, 4], "codegenconfig": [3, 4], "add_debug_com": [3, 4], "testbenchconfig": [3, 4], "random_readi": [3, 4], "abstract": 4, "syntax": [4, 5, 7], "tree": 4, "compon": 4, "trigger": 4, "arg": [4, 5, 7], "bodi": 4, "list": [4, 7, 10], "none": [4, 7, 8, 10], "kwarg": [4, 7, 10], "begin": 4, "end": [4, 8], "To": [4, 7, 10], "condit": [4, 7], "negedg": 4, "posedg": 4, "lvalu": [4, 7], "rvalu": [4, 7], "case_item": 4, "variou": 4, "n": [4, 8], "endcas": 4, "i": [4, 7, 8, 10], "e": [4, 7], "size": 4, "32": [4, 7], "reg": [4, 7], "fals": [4, 7, 10], "sign": [4, 7], "wire": [4, 7], "modifi": 4, "then_bodi": 4, "else_bodi": 4, "els": [4, 7], "given_nam": 4, "port_connect": 4, "dict": [4, 7, 8, 10], "instantiationo": 4, "f": 4, "given": [4, 8], "is_not_testbench": 4, "true": [4, 7, 10], "header": 4, "endmodul": 4, "liter": [4, 7], "comment": 4, "repres": [4, 7], "block": [4, 7, 8], "If": [4, 8], "us": [4, 5, 7, 10], "directli": 4, "treat": 4, "string": [4, 7, 10], "separ": 4, "newlin": [4, 10], "oper": [4, 7], "interfac": [4, 10], "nonblock": 4, "convert": [4, 7, 10], "val0": 4, "val1": 4, "_state_t": 4, "unsynthesiz": 4, "root": [4, 7, 8], "object": [4, 5, 7, 8, 10], "creat": [4, 7, 8, 10], "idl": 4, "process": [4, 8], "vertex": [4, 7], "get": [4, 7, 10], "new": [4, 10], "": 4, "uniqu": [4, 7], "id": 4, "identifi": 4, "code": [4, 5, 8], "testbench": [4, 7], "multipl": 4, "test": [4, 7], "each": [4, 7], "self": [4, 7, 10], "singl": [4, 7], "paramet": [4, 7, 8, 10], "whether": 4, "have": [4, 7], "random": 4, "loop": 4, "properti": [4, 7], "configur": 4, "bench": [4, 7], "inferr": 5, "fail": 5, "either": 5, "function": [5, 7, 8, 10], "provid": [5, 10], "hint": [5, 7], "an": [5, 7, 8, 10], "unexpect": 5, "x": [5, 8], "z": 5, "wa": 5, "encount": 5, "within": 5, "support": 5, "subset": [5, 7], "classmethod": [5, 7], "error": 5, "The": [7, 8], "includ": 7, "its": [7, 8], "represent": 7, "usag": [7, 8], "inform": 7, "_tb": 7, "tupl": [7, 10], "factori": 7, "_py_ast": 7, "functiondef": 7, "ani": [7, 8, 10], "_global_var": 7, "_input_var": 7, "_output_var": 7, "_state": 7, "set": [7, 10], "_start": 7, "_done": 7, "_readi": 7, "_valid": 7, "_reset": 7, "_clock": 7, "_done_st": 7, "_state_don": 7, "_state_idl": 7, "_entry_st": 7, "need": [7, 10], "intermedi": 7, "g": 7, "o": [7, 8], "append": 7, "global": 7, "make": 7, "sure": 7, "pre": 7, "exist": 7, "what": 7, "input_": 7, "check": 7, "match": [7, 8], "previou": [7, 8], "own": 7, "default": 7, "number": 7, "empti": 7, "purpos": 7, "first": 7, "doe": 7, "work": [7, 8], "ha": 7, "been": 7, "alreadi": 7, "stream": 7, "all": [7, 8, 10], "field": 7, "ar": [7, 10], "popul": 7, "from": 7, "thei": 7, "re": 7, "determin": 7, "synthesiz": 7, "left": 7, "right": 7, "op": 7, "In": 7, "specifi": 7, "For": 7, "mix": 7, "unsign": 7, "follow": [7, 8], "explain": 7, "well": 7, "http": 7, "www": 7, "01signal": 7, "com": 7, "design": 7, "arithmet": 7, "py_nam": 7, "ver_nam": [7, 8], "width": 7, "is_sign": 7, "initial_valu": 7, "_": 7, "exclus": [7, 8], "can": [7, 8, 10], "onli": 7, "onc": 7, "befor": 7, "cycl": [7, 8], "must": 7, "occur": [7, 8], "equat": 7, "convent": 7, "integ": [7, 8], "issign": 7, "constant": 7, "usual": 7, "better": 7, "compar": 7, "expr": [7, 8], "don": 7, "t": [7, 10], "care": 7, "logic": [7, 8], "unique_id": [7, 8], "non": 7, "assign": 7, "do": 7, "execut": 7, "without": 7, "pass": 7, "yield": 7, "nonclock": [7, 8], "basic": 7, "otherwis": [7, 10], "iter": [7, 8, 10], "recurs": [7, 8], "children_branch_0": 7, "children_branch_1": 7, "one": 7, "between": [7, 8, 10], "two": [7, 10], "vertic": 7, "true_edg": 7, "false_edg": 7, "adjac": 7, "assum": 7, "exp": 7, "protocol": 7, "often": 7, "differ": 7, "etc": 7, "specif": 7, "kei": [7, 8, 10], "pair": [7, 10], "A": [7, 8, 10], "control": 7, "flow": 7, "direct": 7, "map": 8, "replac": 8, "correspond": 8, "note": [8, 10], "ignor": 8, "copi": 8, "updat": 8, "threshold": 8, "closur": 8, "increas": 8, "per": 8, "tune": 8, "how": 8, "much": 8, "unrol": 8, "duplic": 8, "larger": 8, "result": 8, "reduct": 8, "hardwar": 8, "time": 8, "complet": 8, "amount": [8, 10], "path": 8, "maxim": 8, "new_map": 8, "old_map": 8, "visited_path": 8, "visit": 8, "condition": 8, "ad": 8, "them": 8, "concept": 8, "b": 8, "thi": 8, "would": 8, "sequenc": 8, "callabl": 8, "transform": 8, "filter": 8, "special": 10, "prim": 10, "func": 10, "allow": 10, "distinguish": 10, "v": 10, "python_2_verilog_debug_com": 10, "python_2_verilog_debug": 10, "python_2_verilog_system_verilog": 10, "python_2_verilog_iverilog_path": 10, "python_2_verilog_no_write_to_f": 10, "debug": 10, "wrapper": 10, "temporari": 10, "implement": 10, "__repr__": 10, "__str__": 10, "__dict__": 10, "dic": 10, "pretti": 10, "format": 10, "stringifi": 10, "defin": 10, "method": 10, "data": 10, "serial": 10, "other": 10, "assert": 10, "charact": 10, "indent_amount": 10, "buffer": 10, "text": 10, "mit": 10, "licens": 10, "peekabl": 10, "counter": 10, "itertool": 10, "count": 10, "obj": 10, "type_": 10, "_valuetyp": 10, "typeguard": 10, "key_typ": 10, "_keytyp": 10, "value_typ": 10, "dict_": 10, "correctli": 10, "list_": 10, "elem": 10}, "objects": {"python2verilog.api": [[2, 0, 0, "-", "file_namespaces"], [2, 0, 0, "-", "modes"]], "python2verilog.api.modes": [[2, 1, 1, "", "Modes"]], "python2verilog.api.modes.Modes": [[2, 2, 1, "", "NO_WRITE"], [2, 2, 1, "", "OVERWRITE"], [2, 2, 1, "", "WRITE"], [2, 3, 1, "", "open_text_mode"], [2, 3, 1, "", "write"]], "python2verilog": [[3, 0, 0, "-", "backend"], [5, 0, 0, "-", "exceptions"], [7, 0, 0, "-", "ir"], [8, 0, 0, "-", "optimizer"], [10, 0, 0, "-", "utils"]], "python2verilog.backend": [[4, 0, 0, "-", "verilog"]], "python2verilog.backend.verilog": [[4, 0, 0, "-", "ast"], [4, 0, 0, "-", "codegen"], [4, 0, 0, "-", "config"]], "python2verilog.backend.verilog.ast": [[4, 1, 1, "", "Always"], [4, 1, 1, "", "AtNegedge"], [4, 1, 1, "", "AtNegedgeStatement"], [4, 1, 1, "", "AtPosedge"], [4, 1, 1, "", "AtPosedgeStatement"], [4, 1, 1, "", "BlockingSub"], [4, 1, 1, "", "Case"], [4, 1, 1, "", "CaseItem"], [4, 1, 1, "", "Declaration"], [4, 1, 1, "", "IfElse"], [4, 1, 1, "", "Initial"], [4, 1, 1, "", "Instantiation"], [4, 1, 1, "", "LocalParam"], [4, 1, 1, "", "Module"], [4, 1, 1, "", "NonBlockingSubsitution"], [4, 1, 1, "", "PosedgeSyncAlways"], [4, 1, 1, "", "Statement"], [4, 1, 1, "", "Subsitution"], [4, 1, 1, "", "TypeDef"], [4, 1, 1, "", "While"]], "python2verilog.backend.verilog.ast.Always": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Case": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.CaseItem": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Declaration": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.IfElse": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Initial": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Instantiation": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Module": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Statement": [[4, 3, 1, "", "get_blocked_comment"], [4, 3, 1, "", "get_inline_comment"], [4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Subsitution": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.TypeDef": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.While": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.codegen": [[4, 1, 1, "", "CaseBuilder"], [4, 1, 1, "", "CodeGen"]], "python2verilog.backend.verilog.codegen.CaseBuilder": [[4, 3, 1, "", "create_quick_done"], [4, 3, 1, "", "do_edge"], [4, 3, 1, "", "do_vertex"], [4, 3, 1, "", "get_case"], [4, 3, 1, "", "new_caseitem"]], "python2verilog.backend.verilog.codegen.CodeGen": [[4, 3, 1, "", "get_module_lines"], [4, 3, 1, "", "get_module_str"], [4, 3, 1, "", "get_testbench"], [4, 3, 1, "", "get_testbench_lines"], [4, 3, 1, "", "get_testbench_str"], [4, 4, 1, "", "module"]], "python2verilog.backend.verilog.config": [[4, 1, 1, "", "CodegenConfig"], [4, 1, 1, "", "TestbenchConfig"]], "python2verilog.backend.verilog.config.CodegenConfig": [[4, 2, 1, "", "add_debug_comments"]], "python2verilog.backend.verilog.config.TestbenchConfig": [[4, 2, 1, "", "random_ready"]], "python2verilog.exceptions": [[5, 5, 1, "", "TypeInferenceError"], [5, 5, 1, "", "UnknownValueError"], [5, 5, 1, "", "UnsupportedSyntaxError"]], "python2verilog.exceptions.UnsupportedSyntaxError": [[5, 3, 1, "", "from_pyast"]], "python2verilog.ir": [[7, 0, 0, "-", "context"], [7, 0, 0, "-", "expressions"], [7, 0, 0, "-", "graph"], [7, 0, 0, "-", "instance"], [7, 0, 0, "-", "signals"]], "python2verilog.ir.context": [[7, 1, 1, "", "Context"]], "python2verilog.ir.context.Context": [[7, 3, 1, "", "add_global_var"], [7, 3, 1, "", "add_state"], [7, 3, 1, "", "add_state_weak"], [7, 3, 1, "", "check_input_types"], [7, 3, 1, "", "check_output_types"], [7, 3, 1, "", "create_instance"], [7, 3, 1, "", "default_output_vars"], [7, 4, 1, "", "done_state"], [7, 3, 1, "", "empty_valid"], [7, 4, 1, "", "entry_state"], [7, 4, 1, "", "global_vars"], [7, 2, 1, "", "idle_state"], [7, 2, 1, "", "input_types"], [7, 4, 1, "", "input_vars"], [7, 2, 1, "", "instances"], [7, 3, 1, "", "is_declared"], [7, 2, 1, "", "mode"], [7, 4, 1, "", "module_file"], [7, 2, 1, "", "name"], [7, 2, 1, "", "namespace"], [7, 2, 1, "", "optimization_level"], [7, 2, 1, "", "output_types"], [7, 4, 1, "", "output_vars"], [7, 4, 1, "", "py_ast"], [7, 2, 1, "", "py_func"], [7, 2, 1, "", "py_string"], [7, 2, 1, "", "signals"], [7, 2, 1, "", "state_var"], [7, 4, 1, "", "states"], [7, 2, 1, "", "test_cases"], [7, 4, 1, "", "testbench_file"], [7, 4, 1, "", "testbench_name"], [7, 2, 1, "", "testbench_suffix"], [7, 3, 1, "", "validate"]], "python2verilog.ir.expressions": [[7, 1, 1, "", "Add"], [7, 1, 1, "", "BinOp"], [7, 1, 1, "", "Div"], [7, 1, 1, "", "ExclusiveVar"], [7, 1, 1, "", "Expression"], [7, 1, 1, "", "FloorDiv"], [7, 1, 1, "", "Int"], [7, 1, 1, "", "LessThan"], [7, 1, 1, "", "Mod"], [7, 1, 1, "", "Mul"], [7, 1, 1, "", "Pow"], [7, 1, 1, "", "State"], [7, 1, 1, "", "Sub"], [7, 1, 1, "", "Ternary"], [7, 1, 1, "", "UBinOp"], [7, 1, 1, "", "UInt"], [7, 1, 1, "", "UnaryOp"], [7, 1, 1, "", "Unknown"], [7, 1, 1, "", "Var"]], "python2verilog.ir.expressions.BinOp": [[7, 3, 1, "", "verilog"]], "python2verilog.ir.expressions.Expression": [[7, 3, 1, "", "to_string"], [7, 3, 1, "", "verilog"]], "python2verilog.ir.expressions.FloorDiv": [[7, 3, 1, "", "verilog"]], "python2verilog.ir.expressions.Int": [[7, 3, 1, "", "to_string"], [7, 3, 1, "", "verilog"]], "python2verilog.ir.expressions.Mod": [[7, 3, 1, "", "to_string"], [7, 3, 1, "", "verilog"]], "python2verilog.ir.expressions.Ternary": [[7, 3, 1, "", "to_string"], [7, 3, 1, "", "verilog"]], "python2verilog.ir.expressions.UBinOp": [[7, 3, 1, "", "to_string"], [7, 3, 1, "", "verilog"]], "python2verilog.ir.expressions.UnaryOp": [[7, 3, 1, "", "to_string"], [7, 3, 1, "", "verilog"]], "python2verilog.ir.graph": [[7, 1, 1, "", "AssignNode"], [7, 1, 1, "", "BasicElement"], [7, 1, 1, "", "BasicNode"], [7, 1, 1, "", "ClockedEdge"], [7, 1, 1, "", "Edge"], [7, 1, 1, "", "Element"], [7, 1, 1, "", "IfElseNode"], [7, 1, 1, "", "Node"], [7, 1, 1, "", "NonClockedEdge"], [7, 6, 1, "", "create_cytoscape_elements"], [7, 6, 1, "", "create_networkx_adjacency_list"], [7, 6, 1, "", "get_variables"]], "python2verilog.ir.graph.AssignNode": [[7, 3, 1, "", "variables"]], "python2verilog.ir.graph.BasicElement": [[7, 4, 1, "", "child"], [7, 3, 1, "", "children"], [7, 3, 1, "", "has_child"], [7, 4, 1, "", "optimal_child"], [7, 3, 1, "", "visit_nonclocked"]], "python2verilog.ir.graph.BasicNode": [[7, 4, 1, "", "edge"]], "python2verilog.ir.graph.ClockedEdge": [[7, 3, 1, "", "variables"]], "python2verilog.ir.graph.Edge": [[7, 3, 1, "", "get_name"]], "python2verilog.ir.graph.Element": [[7, 3, 1, "", "children"], [7, 3, 1, "", "variables"], [7, 3, 1, "", "visit_nonclocked"]], "python2verilog.ir.graph.IfElseNode": [[7, 3, 1, "", "children"], [7, 4, 1, "", "optimal_false_edge"], [7, 4, 1, "", "optimal_true_edge"], [7, 3, 1, "", "variables"], [7, 3, 1, "", "visit_nonclocked"]], "python2verilog.ir.graph.NonClockedEdge": [[7, 3, 1, "", "variables"]], "python2verilog.ir.instance": [[7, 1, 1, "", "Instance"]], "python2verilog.ir.instance.Instance": [[7, 2, 1, "", "inputs"], [7, 2, 1, "", "module_name"], [7, 2, 1, "", "outputs"], [7, 2, 1, "", "signals"], [7, 2, 1, "", "var"]], "python2verilog.ir.signals": [[7, 1, 1, "", "InstanceSignals"], [7, 1, 1, "", "ProtocolSignals"]], "python2verilog.ir.signals.InstanceSignals": [[7, 2, 1, "", "done"], [7, 2, 1, "", "ready"], [7, 2, 1, "", "start"], [7, 2, 1, "", "valid"]], "python2verilog.ir.signals.ProtocolSignals": [[7, 2, 1, "", "clock"], [7, 3, 1, "", "instance_specific_items"], [7, 3, 1, "", "instance_specific_values"], [7, 3, 1, "", "items"], [7, 2, 1, "", "reset"], [7, 3, 1, "", "values"]], "python2verilog.optimizer": [[8, 0, 0, "-", "helpers"], [8, 0, 0, "-", "increase_work"]], "python2verilog.optimizer.helpers": [[8, 6, 1, "", "backwards_replace"]], "python2verilog.optimizer.increase_work": [[8, 1, 1, "", "IncreaseWorkPerClockCycle"]], "python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle": [[8, 3, 1, "", "apply"], [8, 3, 1, "", "apply_recursive"], [8, 3, 1, "", "chain_generators"], [8, 3, 1, "", "exclusive_vars"], [8, 3, 1, "", "map_to_ver_name"]], "python2verilog.utils": [[10, 0, 0, "-", "decorator"], [10, 0, 0, "-", "env"], [10, 0, 0, "-", "fifo"], [10, 0, 0, "-", "generics"], [10, 0, 0, "-", "lines"], [10, 0, 0, "-", "mit_license"], [10, 0, 0, "-", "peek_counter"], [10, 0, 0, "-", "typed"]], "python2verilog.utils.decorator": [[10, 6, 1, "", "decorator_with_args"]], "python2verilog.utils.env": [[10, 1, 1, "", "Vars"], [10, 6, 1, "", "get_var"], [10, 6, 1, "", "is_debug_mode"], [10, 6, 1, "", "set_debug_mode"], [10, 6, 1, "", "set_var"]], "python2verilog.utils.env.Vars": [[10, 2, 1, "", "DEBUG_COMMENTS"], [10, 2, 1, "", "DEBUG_MODE"], [10, 2, 1, "", "IS_SYSTEM_VERILOG"], [10, 2, 1, "", "IVERILOG_PATH"], [10, 2, 1, "", "NO_WRITE_TO_FS"]], "python2verilog.utils.fifo": [[10, 6, 1, "", "temp_fifo"]], "python2verilog.utils.generics": [[10, 1, 1, "", "GenericRepr"], [10, 1, 1, "", "GenericReprAndStr"], [10, 6, 1, "", "pretty_dict"]], "python2verilog.utils.lines": [[10, 1, 1, "", "ImplementsToLines"], [10, 1, 1, "", "Indent"], [10, 1, 1, "", "Lines"]], "python2verilog.utils.lines.ImplementsToLines": [[10, 3, 1, "", "to_lines"], [10, 3, 1, "", "to_string"]], "python2verilog.utils.lines.Indent": [[10, 3, 1, "", "indentify"], [10, 2, 1, "", "indentor"]], "python2verilog.utils.lines.Lines": [[10, 3, 1, "", "add"], [10, 3, 1, "", "assert_no_newline"], [10, 3, 1, "", "blank"], [10, 3, 1, "", "concat"], [10, 3, 1, "", "indent"], [10, 3, 1, "", "nestify"], [10, 3, 1, "", "to_string"]], "python2verilog.utils.mit_license": [[10, 6, 1, "", "get_mit_license"]], "python2verilog.utils.peek_counter": [[10, 1, 1, "", "PeekCounter"]], "python2verilog.utils.peek_counter.PeekCounter": [[10, 3, 1, "", "next"], [10, 3, 1, "", "peek"]], "python2verilog.utils.typed": [[10, 6, 1, "", "guard"], [10, 6, 1, "", "guard_dict"], [10, 6, 1, "", "typed"], [10, 6, 1, "", "typed_list"], [10, 6, 1, "", "typed_strict"]]}, "objtypes": {"0": "py:module", "1": "py:class", "2": "py:attribute", "3": "py:method", "4": "py:property", "5": "py:exception", "6": "py:function"}, "objnames": {"0": ["py", "module", "Python module"], "1": ["py", "class", "Python class"], "2": ["py", "attribute", "Python attribute"], "3": ["py", "method", "Python method"], "4": ["py", "property", "Python property"], "5": ["py", "exception", "Python exception"], "6": ["py", "function", "Python function"]}, "titleterms": {"welcom": 0, "python2verilog": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10], "": 0, "document": 0, "content": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10], "indic": 0, "tabl": 0, "packag": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10], "subpackag": [1, 3], "modul": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10], "api": 2, "submodul": [2, 4, 6, 7, 8, 9, 10], "context": [2, 7], "exit_handl": 2, "file_namespac": 2, "mode": 2, "namespac": 2, "python": 2, "verilogifi": 2, "backend": [3, 4], "verilog": 4, "ast": 4, "codegen": 4, "config": 4, "except": 5, "frontend": 6, "gener": [6, 10], "ir": 7, "express": 7, "graph": 7, "instanc": 7, "signal": 7, "optim": 8, "helper": 8, "increase_work": 8, "simul": 9, "displai": 9, "iverilog": 9, "util": 10, "cytoscap": 10, "decor": 10, "env": 10, "fifo": 10, "line": 10, "mit_licens": 10, "peek_count": 10, "type": 10, "visual": 10}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.viewcode": 1, "sphinx.ext.todo": 2, "sphinx": 60}, "alltitles": {"Welcome to python2verilog\u2019s documentation!": [[0, "welcome-to-python2verilog-s-documentation"]], "Contents:": [[0, null]], "Indices and tables": [[0, "indices-and-tables"]], "python2verilog package": [[1, "python2verilog-package"]], "Subpackages": [[1, "subpackages"], [3, "subpackages"]], "Module contents": [[1, "module-contents"], [2, "module-contents"], [3, "module-python2verilog.backend"], [4, "module-python2verilog.backend.verilog"], [5, "module-python2verilog.exceptions"], [6, "module-contents"], [7, "module-python2verilog.ir"], [8, "module-python2verilog.optimizer"], [9, "module-contents"], [10, "module-python2verilog.utils"]], "python2verilog.api package": [[2, "python2verilog-api-package"]], "Submodules": [[2, "submodules"], [4, "submodules"], [6, "submodules"], [7, "submodules"], [8, "submodules"], [9, "submodules"], [10, "submodules"]], "python2verilog.api.context module": [[2, "python2verilog-api-context-module"]], "python2verilog.api.exit_handler module": [[2, "python2verilog-api-exit-handler-module"]], "python2verilog.api.file_namespaces module": [[2, "module-python2verilog.api.file_namespaces"]], "python2verilog.api.modes module": [[2, "module-python2verilog.api.modes"]], "python2verilog.api.namespace module": [[2, "python2verilog-api-namespace-module"]], "python2verilog.api.python module": [[2, "python2verilog-api-python-module"]], "python2verilog.api.verilogify module": [[2, "python2verilog-api-verilogify-module"]], "python2verilog.backend package": [[3, "python2verilog-backend-package"]], "python2verilog.backend.verilog package": [[4, "python2verilog-backend-verilog-package"]], "python2verilog.backend.verilog.ast module": [[4, "module-python2verilog.backend.verilog.ast"]], "python2verilog.backend.verilog.codegen module": [[4, "module-python2verilog.backend.verilog.codegen"]], "python2verilog.backend.verilog.config module": [[4, "module-python2verilog.backend.verilog.config"]], "python2verilog.exceptions package": [[5, "python2verilog-exceptions-package"]], "python2verilog.frontend package": [[6, "python2verilog-frontend-package"]], "python2verilog.frontend.generator module": [[6, "python2verilog-frontend-generator-module"]], "python2verilog.ir package": [[7, "python2verilog-ir-package"]], "python2verilog.ir.context module": [[7, "module-python2verilog.ir.context"]], "python2verilog.ir.expressions module": [[7, "module-python2verilog.ir.expressions"]], "python2verilog.ir.graph module": [[7, "module-python2verilog.ir.graph"]], "python2verilog.ir.instance module": [[7, "module-python2verilog.ir.instance"]], "python2verilog.ir.signals module": [[7, "module-python2verilog.ir.signals"]], "python2verilog.optimizer package": [[8, "python2verilog-optimizer-package"]], "python2verilog.optimizer.helpers module": [[8, "module-python2verilog.optimizer.helpers"]], "python2verilog.optimizer.increase_work module": [[8, "module-python2verilog.optimizer.increase_work"]], "python2verilog.simulation package": [[9, "python2verilog-simulation-package"]], "python2verilog.simulation.display module": [[9, "python2verilog-simulation-display-module"]], "python2verilog.simulation.iverilog module": [[9, "python2verilog-simulation-iverilog-module"]], "python2verilog.utils package": [[10, "python2verilog-utils-package"]], "python2verilog.utils.cytoscape module": [[10, "python2verilog-utils-cytoscape-module"]], "python2verilog.utils.decorator module": [[10, "module-python2verilog.utils.decorator"]], "python2verilog.utils.env module": [[10, "module-python2verilog.utils.env"]], "python2verilog.utils.fifo module": [[10, "module-python2verilog.utils.fifo"]], "python2verilog.utils.generics module": [[10, "module-python2verilog.utils.generics"]], "python2verilog.utils.lines module": [[10, "module-python2verilog.utils.lines"]], "python2verilog.utils.mit_license module": [[10, "module-python2verilog.utils.mit_license"]], "python2verilog.utils.peek_counter module": [[10, "module-python2verilog.utils.peek_counter"]], "python2verilog.utils.typed module": [[10, "module-python2verilog.utils.typed"]], "python2verilog.utils.visualization module": [[10, "python2verilog-utils-visualization-module"]]}, "indexentries": {"modes (class in python2verilog.api.modes)": [[2, "python2verilog.api.modes.Modes"]], "no_write (modes attribute)": [[2, "python2verilog.api.modes.Modes.NO_WRITE"]], "overwrite (modes attribute)": [[2, "python2verilog.api.modes.Modes.OVERWRITE"]], "write (modes attribute)": [[2, "python2verilog.api.modes.Modes.WRITE"]], "module": [[2, "module-python2verilog.api.file_namespaces"], [2, "module-python2verilog.api.modes"], [3, "module-python2verilog.backend"], [4, "module-python2verilog.backend.verilog"], [4, "module-python2verilog.backend.verilog.ast"], [4, "module-python2verilog.backend.verilog.codegen"], [4, "module-python2verilog.backend.verilog.config"], [5, "module-python2verilog.exceptions"], [7, "module-python2verilog.ir"], [7, "module-python2verilog.ir.context"], [7, "module-python2verilog.ir.expressions"], [7, "module-python2verilog.ir.graph"], [7, "module-python2verilog.ir.instance"], [7, "module-python2verilog.ir.signals"], [8, "module-python2verilog.optimizer"], [8, "module-python2verilog.optimizer.helpers"], [8, "module-python2verilog.optimizer.increase_work"], [10, "module-python2verilog.utils"], [10, "module-python2verilog.utils.decorator"], [10, "module-python2verilog.utils.env"], [10, "module-python2verilog.utils.fifo"], [10, "module-python2verilog.utils.generics"], [10, "module-python2verilog.utils.lines"], [10, "module-python2verilog.utils.mit_license"], [10, "module-python2verilog.utils.peek_counter"], [10, "module-python2verilog.utils.typed"]], "open_text_mode() (modes static method)": [[2, "python2verilog.api.modes.Modes.open_text_mode"]], "python2verilog.api.file_namespaces": [[2, "module-python2verilog.api.file_namespaces"]], "python2verilog.api.modes": [[2, "module-python2verilog.api.modes"]], "write() (modes static method)": [[2, "python2verilog.api.modes.Modes.write"]], "python2verilog.backend": [[3, "module-python2verilog.backend"]], "always (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Always"]], "atnegedge (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.AtNegedge"]], "atnegedgestatement (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.AtNegedgeStatement"]], "atposedge (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.AtPosedge"]], "atposedgestatement (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.AtPosedgeStatement"]], "blockingsub (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.BlockingSub"]], "case (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Case"]], "casebuilder (class in python2verilog.backend.verilog.codegen)": [[4, "python2verilog.backend.verilog.codegen.CaseBuilder"]], "caseitem (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.CaseItem"]], "codegen (class in python2verilog.backend.verilog.codegen)": [[4, "python2verilog.backend.verilog.codegen.CodeGen"]], "codegenconfig (class in python2verilog.backend.verilog.config)": [[4, "python2verilog.backend.verilog.config.CodegenConfig"]], "declaration (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Declaration"]], "ifelse (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.IfElse"]], "initial (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Initial"]], "instantiation (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Instantiation"]], "localparam (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.LocalParam"]], "module (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Module"]], "nonblockingsubsitution (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.NonBlockingSubsitution"]], "posedgesyncalways (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.PosedgeSyncAlways"]], "statement (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Statement"]], "subsitution (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Subsitution"]], "testbenchconfig (class in python2verilog.backend.verilog.config)": [[4, "python2verilog.backend.verilog.config.TestbenchConfig"]], "typedef (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.TypeDef"]], "while (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.While"]], "add_debug_comments (codegenconfig attribute)": [[4, "python2verilog.backend.verilog.config.CodegenConfig.add_debug_comments"]], "create_quick_done() (casebuilder static method)": [[4, "python2verilog.backend.verilog.codegen.CaseBuilder.create_quick_done"]], "do_edge() (casebuilder method)": [[4, "python2verilog.backend.verilog.codegen.CaseBuilder.do_edge"]], "do_vertex() (casebuilder method)": [[4, "python2verilog.backend.verilog.codegen.CaseBuilder.do_vertex"]], "get_blocked_comment() (statement method)": [[4, "python2verilog.backend.verilog.ast.Statement.get_blocked_comment"]], "get_case() (casebuilder method)": [[4, "python2verilog.backend.verilog.codegen.CaseBuilder.get_case"]], "get_inline_comment() (statement method)": [[4, "python2verilog.backend.verilog.ast.Statement.get_inline_comment"]], "get_module_lines() (codegen method)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.get_module_lines"]], "get_module_str() (codegen method)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.get_module_str"]], "get_testbench() (codegen method)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.get_testbench"]], "get_testbench_lines() (codegen method)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.get_testbench_lines"]], "get_testbench_str() (codegen method)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.get_testbench_str"]], "module (codegen property)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.module"]], "new_caseitem() (casebuilder method)": [[4, "python2verilog.backend.verilog.codegen.CaseBuilder.new_caseitem"]], "python2verilog.backend.verilog": [[4, "module-python2verilog.backend.verilog"]], "python2verilog.backend.verilog.ast": [[4, "module-python2verilog.backend.verilog.ast"]], "python2verilog.backend.verilog.codegen": [[4, "module-python2verilog.backend.verilog.codegen"]], "python2verilog.backend.verilog.config": [[4, "module-python2verilog.backend.verilog.config"]], "random_ready (testbenchconfig attribute)": [[4, "python2verilog.backend.verilog.config.TestbenchConfig.random_ready"]], "to_lines() (always method)": [[4, "python2verilog.backend.verilog.ast.Always.to_lines"]], "to_lines() (case method)": [[4, "python2verilog.backend.verilog.ast.Case.to_lines"]], "to_lines() (caseitem method)": [[4, "python2verilog.backend.verilog.ast.CaseItem.to_lines"]], "to_lines() (declaration method)": [[4, "python2verilog.backend.verilog.ast.Declaration.to_lines"]], "to_lines() (ifelse method)": [[4, "python2verilog.backend.verilog.ast.IfElse.to_lines"]], "to_lines() (initial method)": [[4, "python2verilog.backend.verilog.ast.Initial.to_lines"]], "to_lines() (instantiation method)": [[4, "python2verilog.backend.verilog.ast.Instantiation.to_lines"]], "to_lines() (module method)": [[4, "python2verilog.backend.verilog.ast.Module.to_lines"]], "to_lines() (statement method)": [[4, "python2verilog.backend.verilog.ast.Statement.to_lines"]], "to_lines() (subsitution method)": [[4, "python2verilog.backend.verilog.ast.Subsitution.to_lines"]], "to_lines() (typedef method)": [[4, "python2verilog.backend.verilog.ast.TypeDef.to_lines"]], "to_lines() (while method)": [[4, "python2verilog.backend.verilog.ast.While.to_lines"]], "typeinferenceerror": [[5, "python2verilog.exceptions.TypeInferenceError"]], "unknownvalueerror": [[5, "python2verilog.exceptions.UnknownValueError"]], "unsupportedsyntaxerror": [[5, "python2verilog.exceptions.UnsupportedSyntaxError"]], "from_pyast() (unsupportedsyntaxerror class method)": [[5, "python2verilog.exceptions.UnsupportedSyntaxError.from_pyast"]], "python2verilog.exceptions": [[5, "module-python2verilog.exceptions"]], "add (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Add"]], "assignnode (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.AssignNode"]], "basicelement (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.BasicElement"]], "basicnode (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.BasicNode"]], "binop (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.BinOp"]], "clockededge (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.ClockedEdge"]], "context (class in python2verilog.ir.context)": [[7, "python2verilog.ir.context.Context"]], "div (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Div"]], "edge (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.Edge"]], "element (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.Element"]], "exclusivevar (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.ExclusiveVar"]], "expression (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Expression"]], "floordiv (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.FloorDiv"]], "ifelsenode (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.IfElseNode"]], "instance (class in python2verilog.ir.instance)": [[7, "python2verilog.ir.instance.Instance"]], "instancesignals (class in python2verilog.ir.signals)": [[7, "python2verilog.ir.signals.InstanceSignals"]], "int (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Int"]], "lessthan (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.LessThan"]], "mod (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Mod"]], "mul (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Mul"]], "node (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.Node"]], "nonclockededge (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.NonClockedEdge"]], "pow (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Pow"]], "protocolsignals (class in python2verilog.ir.signals)": [[7, "python2verilog.ir.signals.ProtocolSignals"]], "state (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.State"]], "sub (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Sub"]], "ternary (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Ternary"]], "ubinop (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.UBinOp"]], "uint (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.UInt"]], "unaryop (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.UnaryOp"]], "unknown (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Unknown"]], "var (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Var"]], "add_global_var() (context method)": [[7, "python2verilog.ir.context.Context.add_global_var"]], "add_state() (context method)": [[7, "python2verilog.ir.context.Context.add_state"]], "add_state_weak() (context method)": [[7, "python2verilog.ir.context.Context.add_state_weak"]], "check_input_types() (context method)": [[7, "python2verilog.ir.context.Context.check_input_types"]], "check_output_types() (context method)": [[7, "python2verilog.ir.context.Context.check_output_types"]], "child (basicelement property)": [[7, "python2verilog.ir.graph.BasicElement.child"]], "children() (basicelement method)": [[7, "python2verilog.ir.graph.BasicElement.children"]], "children() (element method)": [[7, "python2verilog.ir.graph.Element.children"]], "children() (ifelsenode method)": [[7, "python2verilog.ir.graph.IfElseNode.children"]], "clock (protocolsignals attribute)": [[7, "python2verilog.ir.signals.ProtocolSignals.clock"]], "create_cytoscape_elements() (in module python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.create_cytoscape_elements"]], "create_instance() (context method)": [[7, "python2verilog.ir.context.Context.create_instance"]], "create_networkx_adjacency_list() (in module python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.create_networkx_adjacency_list"]], "default_output_vars() (context method)": [[7, "python2verilog.ir.context.Context.default_output_vars"]], "done (instancesignals attribute)": [[7, "python2verilog.ir.signals.InstanceSignals.done"]], "done_state (context property)": [[7, "python2verilog.ir.context.Context.done_state"]], "edge (basicnode property)": [[7, "python2verilog.ir.graph.BasicNode.edge"]], "empty_valid() (context class method)": [[7, "python2verilog.ir.context.Context.empty_valid"]], "entry_state (context property)": [[7, "python2verilog.ir.context.Context.entry_state"]], "get_name() (edge method)": [[7, "python2verilog.ir.graph.Edge.get_name"]], "get_variables() (in module python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.get_variables"]], "global_vars (context property)": [[7, "python2verilog.ir.context.Context.global_vars"]], "has_child() (basicelement method)": [[7, "python2verilog.ir.graph.BasicElement.has_child"]], "idle_state (context attribute)": [[7, "python2verilog.ir.context.Context.idle_state"]], "input_types (context attribute)": [[7, "python2verilog.ir.context.Context.input_types"]], "input_vars (context property)": [[7, "python2verilog.ir.context.Context.input_vars"]], "inputs (instance attribute)": [[7, "python2verilog.ir.instance.Instance.inputs"]], "instance_specific_items() (protocolsignals method)": [[7, "python2verilog.ir.signals.ProtocolSignals.instance_specific_items"]], "instance_specific_values() (protocolsignals method)": [[7, "python2verilog.ir.signals.ProtocolSignals.instance_specific_values"]], "instances (context attribute)": [[7, "python2verilog.ir.context.Context.instances"]], "is_declared() (context method)": [[7, "python2verilog.ir.context.Context.is_declared"]], "items() (protocolsignals method)": [[7, "python2verilog.ir.signals.ProtocolSignals.items"]], "mode (context attribute)": [[7, "python2verilog.ir.context.Context.mode"]], "module_file (context property)": [[7, "python2verilog.ir.context.Context.module_file"]], "module_name (instance attribute)": [[7, "python2verilog.ir.instance.Instance.module_name"]], "name (context attribute)": [[7, "python2verilog.ir.context.Context.name"]], "namespace (context attribute)": [[7, "python2verilog.ir.context.Context.namespace"]], "optimal_child (basicelement property)": [[7, "python2verilog.ir.graph.BasicElement.optimal_child"]], "optimal_false_edge (ifelsenode property)": [[7, "python2verilog.ir.graph.IfElseNode.optimal_false_edge"]], "optimal_true_edge (ifelsenode property)": [[7, "python2verilog.ir.graph.IfElseNode.optimal_true_edge"]], "optimization_level (context attribute)": [[7, "python2verilog.ir.context.Context.optimization_level"]], "output_types (context attribute)": [[7, "python2verilog.ir.context.Context.output_types"]], "output_vars (context property)": [[7, "python2verilog.ir.context.Context.output_vars"]], "outputs (instance attribute)": [[7, "python2verilog.ir.instance.Instance.outputs"]], "py_ast (context property)": [[7, "python2verilog.ir.context.Context.py_ast"]], "py_func (context attribute)": [[7, "python2verilog.ir.context.Context.py_func"]], "py_string (context attribute)": [[7, "python2verilog.ir.context.Context.py_string"]], "python2verilog.ir": [[7, "module-python2verilog.ir"]], "python2verilog.ir.context": [[7, "module-python2verilog.ir.context"]], "python2verilog.ir.expressions": [[7, "module-python2verilog.ir.expressions"]], "python2verilog.ir.graph": [[7, "module-python2verilog.ir.graph"]], "python2verilog.ir.instance": [[7, "module-python2verilog.ir.instance"]], "python2verilog.ir.signals": [[7, "module-python2verilog.ir.signals"]], "ready (instancesignals attribute)": [[7, "python2verilog.ir.signals.InstanceSignals.ready"]], "reset (protocolsignals attribute)": [[7, "python2verilog.ir.signals.ProtocolSignals.reset"]], "signals (context attribute)": [[7, "python2verilog.ir.context.Context.signals"]], "signals (instance attribute)": [[7, "python2verilog.ir.instance.Instance.signals"]], "start (instancesignals attribute)": [[7, "python2verilog.ir.signals.InstanceSignals.start"]], "state_var (context attribute)": [[7, "python2verilog.ir.context.Context.state_var"]], "states (context property)": [[7, "python2verilog.ir.context.Context.states"]], "test_cases (context attribute)": [[7, "python2verilog.ir.context.Context.test_cases"]], "testbench_file (context property)": [[7, "python2verilog.ir.context.Context.testbench_file"]], "testbench_name (context property)": [[7, "python2verilog.ir.context.Context.testbench_name"]], "testbench_suffix (context attribute)": [[7, "python2verilog.ir.context.Context.testbench_suffix"]], "to_string() (expression method)": [[7, "python2verilog.ir.expressions.Expression.to_string"]], "to_string() (int method)": [[7, "python2verilog.ir.expressions.Int.to_string"]], "to_string() (mod method)": [[7, "python2verilog.ir.expressions.Mod.to_string"]], "to_string() (ternary method)": [[7, "python2verilog.ir.expressions.Ternary.to_string"]], "to_string() (ubinop method)": [[7, "python2verilog.ir.expressions.UBinOp.to_string"]], "to_string() (unaryop method)": [[7, "python2verilog.ir.expressions.UnaryOp.to_string"]], "valid (instancesignals attribute)": [[7, "python2verilog.ir.signals.InstanceSignals.valid"]], "validate() (context method)": [[7, "python2verilog.ir.context.Context.validate"]], "values() (protocolsignals method)": [[7, "python2verilog.ir.signals.ProtocolSignals.values"]], "var (instance attribute)": [[7, "python2verilog.ir.instance.Instance.var"]], "variables() (assignnode method)": [[7, "python2verilog.ir.graph.AssignNode.variables"]], "variables() (clockededge method)": [[7, "python2verilog.ir.graph.ClockedEdge.variables"]], "variables() (element method)": [[7, "python2verilog.ir.graph.Element.variables"]], "variables() (ifelsenode method)": [[7, "python2verilog.ir.graph.IfElseNode.variables"]], "variables() (nonclockededge method)": [[7, "python2verilog.ir.graph.NonClockedEdge.variables"]], "verilog() (binop method)": [[7, "python2verilog.ir.expressions.BinOp.verilog"]], "verilog() (expression method)": [[7, "python2verilog.ir.expressions.Expression.verilog"]], "verilog() (floordiv method)": [[7, "python2verilog.ir.expressions.FloorDiv.verilog"]], "verilog() (int method)": [[7, "python2verilog.ir.expressions.Int.verilog"]], "verilog() (mod method)": [[7, "python2verilog.ir.expressions.Mod.verilog"]], "verilog() (ternary method)": [[7, "python2verilog.ir.expressions.Ternary.verilog"]], "verilog() (ubinop method)": [[7, "python2verilog.ir.expressions.UBinOp.verilog"]], "verilog() (unaryop method)": [[7, "python2verilog.ir.expressions.UnaryOp.verilog"]], "visit_nonclocked() (basicelement method)": [[7, "python2verilog.ir.graph.BasicElement.visit_nonclocked"]], "visit_nonclocked() (element method)": [[7, "python2verilog.ir.graph.Element.visit_nonclocked"]], "visit_nonclocked() (ifelsenode method)": [[7, "python2verilog.ir.graph.IfElseNode.visit_nonclocked"]], "increaseworkperclockcycle (class in python2verilog.optimizer.increase_work)": [[8, "python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle"]], "apply() (increaseworkperclockcycle method)": [[8, "python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.apply"]], "apply_recursive() (increaseworkperclockcycle method)": [[8, "python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.apply_recursive"]], "backwards_replace() (in module python2verilog.optimizer.helpers)": [[8, "python2verilog.optimizer.helpers.backwards_replace"]], "chain_generators() (increaseworkperclockcycle static method)": [[8, "python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.chain_generators"]], "exclusive_vars() (increaseworkperclockcycle static method)": [[8, "python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.exclusive_vars"]], "map_to_ver_name() (increaseworkperclockcycle static method)": [[8, "python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.map_to_ver_name"]], "python2verilog.optimizer": [[8, "module-python2verilog.optimizer"]], "python2verilog.optimizer.helpers": [[8, "module-python2verilog.optimizer.helpers"]], "python2verilog.optimizer.increase_work": [[8, "module-python2verilog.optimizer.increase_work"]], "debug_comments (vars attribute)": [[10, "python2verilog.utils.env.Vars.DEBUG_COMMENTS"]], "debug_mode (vars attribute)": [[10, "python2verilog.utils.env.Vars.DEBUG_MODE"]], "genericrepr (class in python2verilog.utils.generics)": [[10, "python2verilog.utils.generics.GenericRepr"]], "genericreprandstr (class in python2verilog.utils.generics)": [[10, "python2verilog.utils.generics.GenericReprAndStr"]], "is_system_verilog (vars attribute)": [[10, "python2verilog.utils.env.Vars.IS_SYSTEM_VERILOG"]], "iverilog_path (vars attribute)": [[10, "python2verilog.utils.env.Vars.IVERILOG_PATH"]], "implementstolines (class in python2verilog.utils.lines)": [[10, "python2verilog.utils.lines.ImplementsToLines"]], "indent (class in python2verilog.utils.lines)": [[10, "python2verilog.utils.lines.Indent"]], "lines (class in python2verilog.utils.lines)": [[10, "python2verilog.utils.lines.Lines"]], "no_write_to_fs (vars attribute)": [[10, "python2verilog.utils.env.Vars.NO_WRITE_TO_FS"]], "peekcounter (class in python2verilog.utils.peek_counter)": [[10, "python2verilog.utils.peek_counter.PeekCounter"]], "vars (class in python2verilog.utils.env)": [[10, "python2verilog.utils.env.Vars"]], "add() (lines method)": [[10, "python2verilog.utils.lines.Lines.add"]], "assert_no_newline() (lines static method)": [[10, "python2verilog.utils.lines.Lines.assert_no_newline"]], "blank() (lines method)": [[10, "python2verilog.utils.lines.Lines.blank"]], "concat() (lines method)": [[10, "python2verilog.utils.lines.Lines.concat"]], "decorator_with_args() (in module python2verilog.utils.decorator)": [[10, "python2verilog.utils.decorator.decorator_with_args"]], "get_mit_license() (in module python2verilog.utils.mit_license)": [[10, "python2verilog.utils.mit_license.get_mit_license"]], "get_var() (in module python2verilog.utils.env)": [[10, "python2verilog.utils.env.get_var"]], "guard() (in module python2verilog.utils.typed)": [[10, "python2verilog.utils.typed.guard"]], "guard_dict() (in module python2verilog.utils.typed)": [[10, "python2verilog.utils.typed.guard_dict"]], "indent() (lines method)": [[10, "python2verilog.utils.lines.Lines.indent"]], "indentify() (indent method)": [[10, "python2verilog.utils.lines.Indent.indentify"]], "indentor (indent attribute)": [[10, "python2verilog.utils.lines.Indent.indentor"]], "is_debug_mode() (in module python2verilog.utils.env)": [[10, "python2verilog.utils.env.is_debug_mode"]], "nestify() (lines static method)": [[10, "python2verilog.utils.lines.Lines.nestify"]], "next() (peekcounter method)": [[10, "python2verilog.utils.peek_counter.PeekCounter.next"]], "peek() (peekcounter method)": [[10, "python2verilog.utils.peek_counter.PeekCounter.peek"]], "pretty_dict() (in module python2verilog.utils.generics)": [[10, "python2verilog.utils.generics.pretty_dict"]], "python2verilog.utils": [[10, "module-python2verilog.utils"]], "python2verilog.utils.decorator": [[10, "module-python2verilog.utils.decorator"]], "python2verilog.utils.env": [[10, "module-python2verilog.utils.env"]], "python2verilog.utils.fifo": [[10, "module-python2verilog.utils.fifo"]], "python2verilog.utils.generics": [[10, "module-python2verilog.utils.generics"]], "python2verilog.utils.lines": [[10, "module-python2verilog.utils.lines"]], "python2verilog.utils.mit_license": [[10, "module-python2verilog.utils.mit_license"]], "python2verilog.utils.peek_counter": [[10, "module-python2verilog.utils.peek_counter"]], "python2verilog.utils.typed": [[10, "module-python2verilog.utils.typed"]], "set_debug_mode() (in module python2verilog.utils.env)": [[10, "python2verilog.utils.env.set_debug_mode"]], "set_var() (in module python2verilog.utils.env)": [[10, "python2verilog.utils.env.set_var"]], "temp_fifo() (in module python2verilog.utils.fifo)": [[10, "python2verilog.utils.fifo.temp_fifo"]], "to_lines() (implementstolines method)": [[10, "python2verilog.utils.lines.ImplementsToLines.to_lines"]], "to_string() (implementstolines method)": [[10, "python2verilog.utils.lines.ImplementsToLines.to_string"]], "to_string() (lines method)": [[10, "python2verilog.utils.lines.Lines.to_string"]], "typed() (in module python2verilog.utils.typed)": [[10, "python2verilog.utils.typed.typed"]], "typed_list() (in module python2verilog.utils.typed)": [[10, "python2verilog.utils.typed.typed_list"]], "typed_strict() (in module python2verilog.utils.typed)": [[10, "python2verilog.utils.typed.typed_strict"]]}})