module ALU (
    input [3:0] A,  
    input [3:0] B,  
    input [2:0] opcode, 
    output reg [3:0] R  
);
    always @(*) begin
        case (opcode)
            3'b000: R = A + B; 
            3'b001: R = A - B; 
            3'b010: R = A & B; 
            3'b011: R = A | B; 
            3'b100: R = A ^ B; 
            3'b101: R = ~A;    
            3'b110: R = A << 1; 
            3'b111: R = A >> 1; 
            default: R = 4'b0000;
        endcase
    end
endmodule

