// Seed: 3190312675
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  assign id_1 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6[1] = 1;
  module_0(
      id_2, id_1, id_2
  );
  wor  id_7;
  wire id_8;
  wire id_9 = 1'h0;
  assign id_9 = id_3;
  assign id_7 = 1;
endmodule
