-- Quartus II VHDL Template

library ieee;
use ieee.std_logic_1164.all;

entity comparador_xbits_tb is
	-- port ();
end comparador_xbits_tb;

architecture Behavioral of comparador_xbits_tb is
	
	signal ivA_tb, ivB_tb 	   : std_logic_vector(1 downto 0);
	signal AGB_tb, AEB_tb, ALB_tb : std_logic
	
	component comparador_xbits is
		port(
			iA, iB 		  : in std_logic;
			AGB, AEB, ALB : out std_logic
		);
	end component
	
begin

	test: entity work.comparador_xbits
	port map (
		ivA => ivA_tb,
		ivB => ivB_tb,
		AGB => AGB_tb,
		AEB => AEB_tb,
		ALB => ALB_tb
	);

end Behavioral;
