#define BDB_VER                                            0x0040 // bit-0
#define BDB_HEADER_SIZE                                    0x0042 // bit-0
#define BDB_SIZE                                           0x0044 // bit-0
#define BMP_BIOS_SIZE                                      0x0049 // bit-0
#define BIOS_TYPE                                          0x004b // bit-0
#define RELSTAGE                                           0x004c // bit-0
#define CHIPSET                                            0x004d // bit-0
#define INTEGRATED_EFP                                     0x004e // bit-2
#define EDP                                                0x004e // bit-3
#define SIGNON                                             0x0053 // bit-0
#define COPYRIGHT                                          0x00ee // bit-0
#define BMP_BIOS_CS                                        0x012b // bit-0
#define BMP_VBIOS_POST_MODE                                0x012d // bit-0
#define BMP_BW_PERCENT                                     0x012e // bit-0
#define BMP_RESIZE_PCI_BIOS                                0x0130 // bit-0
#define ALLOW_BOOT_DVI                                     0x0132 // bit-0
#define ALLOW_ASPECT_RATIO                                 0x0132 // bit-1
#define KVMR_SESSION_ENABLE                                0x0137 // bit-0
#define BMP_DYNAMIC_CDCLOCK_SUPPORTED                      0x0137 // bit-6
#define HOTPLUG_SUPPORT_ENB                                0x0137 // bit-7
#define _180_DEG_ROTATION_ENABLE                           0x0138 // bit-2
#define BMP_LEGACY_MONITOR_DETECT                          0x0139 // bit-0
#define DP_SSC_ENB                                         0x013a // bit-3
#define DP_SSC_DONGLE_ENB                                  0x013a // bit-5
#define CHILDDEVICE1PRIMARY                                0x013f // bit-0
#define CHILDDEVICE1SECONDARY                              0x0140 // bit-0
#define CHILDDEVICE2PRIMARY                                0x0142 // bit-0
#define CHILDDEVICE2SECONDARY                              0x0143 // bit-0
#define CHILDDEVICE3PRIMARY                                0x0145 // bit-0
#define CHILDDEVICE3SECONDARY                              0x0146 // bit-0
#define CHILDDEVICE4PRIMARY                                0x0148 // bit-0
#define CHILDDEVICE4SECONDARY                              0x0149 // bit-0
#define CHILDDEVICE5PRIMARY                                0x014b // bit-0
#define CHILDDEVICE5SECONDARY                              0x014c // bit-0
#define CHILDDEVICE6PRIMARY                                0x014e // bit-0
#define CHILDDEVICE6SECONDARY                              0x014f // bit-0
#define CHILDDEVICE7PRIMARY                                0x0151 // bit-0
#define CHILDDEVICE7SECONDARY                              0x0152 // bit-0
#define CHILDDEVICE8PRIMARY                                0x0154 // bit-0
#define CHILDDEVICE8SECONDARY                              0x0155 // bit-0
#define CHILDDEVICE9PRIMARY                                0x0157 // bit-0
#define CHILDDEVICE9SECONDARY                              0x0158 // bit-0
#define CHILDDEVICE10PRIMARY                               0x015a // bit-0
#define CHILDDEVICE10SECONDARY                             0x015b // bit-0
#define CHILDDEVICE11PRIMARY                               0x015d // bit-0
#define CHILDDEVICE11SECONDARY                             0x015e // bit-0
#define CHILDDEVICE12PRIMARY                               0x0160 // bit-0
#define CHILDDEVICE12SECONDARY                             0x0161 // bit-0
#define CHILDDEVICE13PRIMARY                               0x0163 // bit-0
#define CHILDDEVICE13SECONDARY                             0x0164 // bit-0
#define CHILDDEVICE14PRIMARY                               0x0166 // bit-0
#define CHILDDEVICE14SECONDARY                             0x0167 // bit-0
#define CHILDDEVICE15PRIMARY                               0x0169 // bit-0
#define CHILDDEVICE15SECONDARY                             0x016a // bit-0
#define CHILDDEVICE16PRIMARY                               0x016c // bit-0
#define CHILDDEVICE16SECONDARY                             0x016d // bit-0
#define SIZE_CHILDSTRUC                                    0x0177 // bit-0
#define LFP_DEVICE_CLASS                                   0x017a // bit-0
#define INT_LFP_COMPRESSION_ENABLE                         0x0182 // bit-1
#define INT_LFP_COMPRESSION_METHOD_SELECT                  0x0182 // bit-2
#define INT_LFP_DUAL_PIPE_GANGED_ENABLE                    0x0182 // bit-3
#define INT_LFP_COMPRESSION_STRUCT_INDEX                   0x0183 // bit-0
#define LFP_PORT                                           0x0188 // bit-0
#define LFP_LANE_REVERSAL                                  0x018f // bit-1
#define LFP_IBOOST_ENABLE                                  0x018f // bit-3
#define HPD1_INVERSION_ENABLE                              0x018f // bit-4
#define INT_LFP_AUX_CHANNEL                                0x0191 // bit-0
#define INT_LFP_DP_BOOST_MAGNITUDE                         0x019d // bit-0
#define INT_EFP1_TYPE                                      0x01a0 // bit-0
#define INT_EFP1_ONBOARD_PRE_EMPHASIS                      0x01a3 // bit-0
#define INT_EFP1_ONBOARD_VOLTAGE_SWING                     0x01a3 // bit-3
#define INT_EFP1_ONBOARD_REDRIVER_PRESENT                  0x01a3 // bit-6
#define INT_EFP1_DOCK_PRE_EMPHASIS                         0x01a4 // bit-0
#define INT_EFP1_DOCK_VOLTAGE_SWING                        0x01a4 // bit-3
#define INT_EFP1_DOCK_REDRIVER_PRESENT                     0x01a4 // bit-6
#define INT_EFP1_HDMI_LS_TYPE                              0x01a5 // bit-0
#define INT_EFP1_HDMI_MAXIMUM_DATA_RATE                    0x01a5 // bit-5
#define EFP1_EDIDLESS_EN                                   0x01a8 // bit-0
#define EFP1_COMPRESSION_ENABLE                            0x01a8 // bit-1
#define EFP1_COMPRESSION_METHOD_SELECT                     0x01a8 // bit-2
#define EFP1_DUAL_PIPE_GANGED_ENABLE                       0x01a8 // bit-3
#define EFP1_COMPRESSION_STRUCT_INDEX                      0x01a9 // bit-0
#define INT_EFP1_PORT                                      0x01ae // bit-0
#define INT_EFP1_DDC_PIN                                   0x01b1 // bit-0
#define INT_EFP1_PORT_DOCKABLE                             0x01b5 // bit-0
#define EFP1_LANE_REVERSAL                                 0x01b5 // bit-1
#define LSPCON1_OPTIONS                                    0x01b5 // bit-2
#define INT_EFP1_IBOOST_ENABLE                             0x01b5 // bit-3
#define HPD2_INVERSION_ENABLE                              0x01b5 // bit-4
#define INT_EFP1_AUX_CHANNEL                               0x01b7 // bit-0
#define EFP1_USB_C_DONGLEFEATURE_ENABLED                   0x01bf // bit-0
#define INT_EFP1_DP_BOOST_MAGNITUDE                        0x01c3 // bit-0
#define INT_EFP1_HDMI_BOOST_MAGNITUDE                      0x01c3 // bit-4
#define INT_EFP2_TYPE                                      0x01c6 // bit-0
#define INT_EFP2_ONBOARD_PRE_EMPHASIS                      0x01c9 // bit-0
#define INT_EFP2_ONBOARD_VOLTAGE_SWING                     0x01c9 // bit-3
#define INT_EFP2_ONBOARD_REDRIVER_PRESENT                  0x01c9 // bit-6
#define INT_EFP2_DOCK_PRE_EMPHASIS                         0x01ca // bit-0
#define INT_EFP2_DOCK_VOLTAGE_SWING                        0x01ca // bit-3
#define INT_EFP2_DOCK_REDRIVER_PRESENT                     0x01ca // bit-6
#define INT_EFP2_HDMI_LS_TYPE                              0x01cb // bit-0
#define INT_EFP2_HDMI_MAXIMUM_DATA_RATE                    0x01cb // bit-5
#define EFP2_EDIDLESS_EN                                   0x01ce // bit-0
#define EFP2_COMPRESSION_ENABLE                            0x01ce // bit-1
#define EFP2_COMPRESSION_METHOD_SELECT                     0x01ce // bit-2
#define EFP2_DUAL_PIPE_GANGED_ENABLE                       0x01ce // bit-3
#define EFP2_COMPRESSION_STRUCT_INDEX                      0x01cf // bit-0
#define INT_EFP2_PORT                                      0x01d4 // bit-0
#define INT_EFP2_DDC_PIN                                   0x01d7 // bit-0
#define INT_EFP2_PORT_DOCKABLE                             0x01db // bit-0
#define EFP2_LANE_REVERSAL                                 0x01db // bit-1
#define LSPCON2_OPTIONS                                    0x01db // bit-2
#define INT_EFP2_IBOOST_ENABLE                             0x01db // bit-3
#define HPD3_INVERSION_ENABLE                              0x01db // bit-4
#define INT_EFP2_AUX_CHANNEL                               0x01dd // bit-0
#define EFP2_USB_C_DONGLEFEATURE_ENABLED                   0x01e5 // bit-0
#define INT_EFP2_DP_BOOST_MAGNITUDE                        0x01e9 // bit-0
#define INT_EFP2_HDMI_BOOST_MAGNITUDE                      0x01e9 // bit-4
#define INT_EFP3_TYPE                                      0x01ec // bit-0
#define INT_EFP3_ONBOARD_PRE_EMPHASIS                      0x01ef // bit-0
#define INT_EFP3_ONBOARD_VOLTAGE_SWING                     0x01ef // bit-3
#define INT_EFP3_ONBOARD_REDRIVER_PRESENT                  0x01ef // bit-6
#define INT_EFP3_DOCK_PRE_EMPHASIS                         0x01f0 // bit-0
#define INT_EFP3_DOCK_VOLTAGE_SWING                        0x01f0 // bit-3
#define INT_EFP3_DOCK_REDRIVER_PRESENT                     0x01f0 // bit-6
#define INT_EFP3_HDMI_LS_TYPE                              0x01f1 // bit-0
#define INT_EFP3_HDMI_MAXIMUM_DATA_RATE                    0x01f1 // bit-5
#define EFP3_EDIDLESS_EN                                   0x01f4 // bit-0
#define EFP3_COMPRESSION_ENABLE                            0x01f4 // bit-1
#define EFP3_COMPRESSION_METHOD_SELECT                     0x01f4 // bit-2
#define EFP3_DUAL_PIPE_GANGED_ENABLE                       0x01f4 // bit-3
#define EFP3_COMPRESSION_STRUCT_INDEX                      0x01f5 // bit-0
#define INT_EFP3_PORT                                      0x01fa // bit-0
#define INT_EFP3_DDC_PIN                                   0x01fd // bit-0
#define INT_EFP3_PORT_DOCKABLE                             0x0201 // bit-0
#define EFP3_LANE_REVERSAL                                 0x0201 // bit-1
#define EFP3_LSPCON_OPTIONS                                0x0201 // bit-2
#define INT_EFP3_IBOOST_ENABLE                             0x0201 // bit-3
#define EFP3_HPD_INVERSION_ENABLE                          0x0201 // bit-4
#define INT_EFP3_AUX_CHANNEL                               0x0203 // bit-0
#define EFP3_USB_C_DONGLEFEATURE_ENABLED                   0x020b // bit-0
#define INT_EFP3_DP_BOOST_MAGNITUDE                        0x020f // bit-0
#define INT_EFP3_HDMI_BOOST_MAGNITUDE                      0x020f // bit-4
#define BMP_DISPLAY_DETECT                                 0x02ab // bit-0
#define DEV_BOOT_TABLE_PTR                                 0x02c1 // bit-0
#define DEV_BOOT_TABLE_SIZE                                0x02c3 // bit-0
#define DEV_REMOVED_TABLE_PTR                              0x02c5 // bit-0
#define DEV_REMOVED_TABLE_SIZE                             0x02c7 // bit-0
#define MMIO_BOOT_TABLE_PTR                                0x02c9 // bit-0
#define MMIO_BOOT_TABLE_SIZE                               0x02cb // bit-0
#define SWF_IO_TABLE_PTR                                   0x02cd // bit-0
#define SWF_IO_TABLE_SIZE                                  0x02cf // bit-0
#define SWF_MMIO_TABLE_PTR                                 0x02d1 // bit-0
#define SWF_MMIO_TABLE_SIZE                                0x02d3 // bit-0
#define MODE_REM_TABLE_PTR                                 0x02d5 // bit-0
#define MODE_REM_TABLE_SIZE                                0x02d7 // bit-0
#define TOGGLE_LIST1_PTR                                   0x02d9 // bit-0
#define TOGGLE_LIST1_SIZE                                  0x02db // bit-0
#define TOGGLE_LIST2_PTR                                   0x02dd // bit-0
#define TOGGLE_LIST2_SIZE                                  0x02df // bit-0
#define TOGGLE_LIST3_PTR                                   0x02e1 // bit-0
#define TOGGLE_LIST3_SIZE                                  0x02e3 // bit-0
#define TOGGLE_LIST4_PTR                                   0x02e5 // bit-0
#define TOGGLE_LIST4_SIZE                                  0x02e7 // bit-0
#define EDP_PWR_SEQ_01_PTR                                 0x02e9 // bit-0
#define EDP_PWR_SEQ_01_SIZE                                0x02eb // bit-0
#define EDP_PWR_SEQ_02_PTR                                 0x02ed // bit-0
#define EDP_PWR_SEQ_02_SIZE                                0x02ef // bit-0
#define EDP_PWR_SEQ_03_PTR                                 0x02f1 // bit-0
#define EDP_PWR_SEQ_03_SIZE                                0x02f3 // bit-0
#define EDP_PWR_SEQ_04_PTR                                 0x02f5 // bit-0
#define EDP_PWR_SEQ_04_SIZE                                0x02f7 // bit-0
#define EDP_PWR_SEQ_05_PTR                                 0x02f9 // bit-0
#define EDP_PWR_SEQ_05_SIZE                                0x02fb // bit-0
#define EDP_PWR_SEQ_06_PTR                                 0x02fd // bit-0
#define EDP_PWR_SEQ_06_SIZE                                0x02ff // bit-0
#define EDP_PWR_SEQ_07_PTR                                 0x0301 // bit-0
#define EDP_PWR_SEQ_07_SIZE                                0x0303 // bit-0
#define EDP_PWR_SEQ_08_PTR                                 0x0305 // bit-0
#define EDP_PWR_SEQ_08_SIZE                                0x0307 // bit-0
#define EDP_PWR_SEQ_09_PTR                                 0x0309 // bit-0
#define EDP_PWR_SEQ_09_SIZE                                0x030b // bit-0
#define EDP_PWR_SEQ_10_PTR                                 0x030d // bit-0
#define EDP_PWR_SEQ_10_SIZE                                0x030f // bit-0
#define EDP_PWR_SEQ_11_PTR                                 0x0311 // bit-0
#define EDP_PWR_SEQ_11_SIZE                                0x0313 // bit-0
#define EDP_PWR_SEQ_12_PTR                                 0x0315 // bit-0
#define EDP_PWR_SEQ_12_SIZE                                0x0317 // bit-0
#define EDP_PWR_SEQ_13_PTR                                 0x0319 // bit-0
#define EDP_PWR_SEQ_13_SIZE                                0x031b // bit-0
#define EDP_PWR_SEQ_14_PTR                                 0x031d // bit-0
#define EDP_PWR_SEQ_14_SIZE                                0x031f // bit-0
#define EDP_PWR_SEQ_15_PTR                                 0x0321 // bit-0
#define EDP_PWR_SEQ_15_SIZE                                0x0323 // bit-0
#define EDP_PWR_SEQ_16_PTR                                 0x0325 // bit-0
#define EDP_PWR_SEQ_16_SIZE                                0x0327 // bit-0
#define PSR_FULLLINK_ENABLE_01                             0x03ee // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_01                          0x03ee // bit-1
#define PSR_IDLEFRAMES2WAIT_01                             0x03ef // bit-0
#define PSR_LINES2WAIT_B4LINKS3_01                         0x03ef // bit-4
#define PSR_TP1_WAITTIME_01                                0x03f0 // bit-0
#define PSR_TP_2_3_WAITTIME_01                             0x03f2 // bit-0
#define PSR_FULLLINK_ENABLE_02                             0x03f4 // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_02                          0x03f4 // bit-1
#define PSR_IDLEFRAMES2WAIT_02                             0x03f5 // bit-0
#define PSR_LINES2WAIT_B4LINKS3_02                         0x03f5 // bit-4
#define PSR_TP1_WAITTIME_02                                0x03f6 // bit-0
#define PSR_TP_2_3_WAITTIME_02                             0x03f8 // bit-0
#define PSR_FULLLINK_ENABLE_03                             0x03fa // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_03                          0x03fa // bit-1
#define PSR_IDLEFRAMES2WAIT_03                             0x03fb // bit-0
#define PSR_LINES2WAIT_B4LINKS3_03                         0x03fb // bit-4
#define PSR_TP1_WAITTIME_03                                0x03fc // bit-0
#define PSR_TP_2_3_WAITTIME_03                             0x03fe // bit-0
#define PSR_FULLLINK_ENABLE_04                             0x0400 // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_04                          0x0400 // bit-1
#define PSR_IDLEFRAMES2WAIT_04                             0x0401 // bit-0
#define PSR_LINES2WAIT_B4LINKS3_04                         0x0401 // bit-4
#define PSR_TP1_WAITTIME_04                                0x0402 // bit-0
#define PSR_TP_2_3_WAITTIME_04                             0x0404 // bit-0
#define PSR_FULLLINK_ENABLE_05                             0x0406 // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_05                          0x0406 // bit-1
#define PSR_IDLEFRAMES2WAIT_05                             0x0407 // bit-0
#define PSR_LINES2WAIT_B4LINKS3_05                         0x0407 // bit-4
#define PSR_TP1_WAITTIME_05                                0x0408 // bit-0
#define PSR_TP_2_3_WAITTIME_05                             0x040a // bit-0
#define PSR_FULLLINK_ENABLE_06                             0x040c // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_06                          0x040c // bit-1
#define PSR_IDLEFRAMES2WAIT_06                             0x040d // bit-0
#define PSR_LINES2WAIT_B4LINKS3_06                         0x040d // bit-4
#define PSR_TP1_WAITTIME_06                                0x040e // bit-0
#define PSR_TP_2_3_WAITTIME_06                             0x0410 // bit-0
#define PSR_FULLLINK_ENABLE_07                             0x0412 // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_07                          0x0412 // bit-1
#define PSR_IDLEFRAMES2WAIT_07                             0x0413 // bit-0
#define PSR_LINES2WAIT_B4LINKS3_07                         0x0413 // bit-4
#define PSR_TP1_WAITTIME_07                                0x0414 // bit-0
#define PSR_TP_2_3_WAITTIME_07                             0x0416 // bit-0
#define PSR_FULLLINK_ENABLE_08                             0x0418 // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_08                          0x0418 // bit-1
#define PSR_IDLEFRAMES2WAIT_08                             0x0419 // bit-0
#define PSR_LINES2WAIT_B4LINKS3_08                         0x0419 // bit-4
#define PSR_TP1_WAITTIME_08                                0x041a // bit-0
#define PSR_TP_2_3_WAITTIME_08                             0x041c // bit-0
#define PSR_FULLLINK_ENABLE_09                             0x041e // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_09                          0x041e // bit-1
#define PSR_IDLEFRAMES2WAIT_09                             0x041f // bit-0
#define PSR_LINES2WAIT_B4LINKS3_09                         0x041f // bit-4
#define PSR_TP1_WAITTIME_09                                0x0420 // bit-0
#define PSR_TP_2_3_WAITTIME_09                             0x0422 // bit-0
#define PSR_FULLLINK_ENABLE_10                             0x0424 // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_10                          0x0424 // bit-1
#define PSR_IDLEFRAMES2WAIT_10                             0x0425 // bit-0
#define PSR_LINES2WAIT_B4LINKS3_10                         0x0425 // bit-4
#define PSR_TP1_WAITTIME_10                                0x0426 // bit-0
#define PSR_TP_2_3_WAITTIME_10                             0x0428 // bit-0
#define PSR_FULLLINK_ENABLE_11                             0x042a // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_11                          0x042a // bit-1
#define PSR_IDLEFRAMES2WAIT_11                             0x042b // bit-0
#define PSR_LINES2WAIT_B4LINKS3_11                         0x042b // bit-4
#define PSR_TP1_WAITTIME_11                                0x042c // bit-0
#define PSR_TP_2_3_WAITTIME_11                             0x042e // bit-0
#define PSR_FULLLINK_ENABLE_12                             0x0430 // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_12                          0x0430 // bit-1
#define PSR_IDLEFRAMES2WAIT_12                             0x0431 // bit-0
#define PSR_LINES2WAIT_B4LINKS3_12                         0x0431 // bit-4
#define PSR_TP1_WAITTIME_12                                0x0432 // bit-0
#define PSR_TP_2_3_WAITTIME_12                             0x0434 // bit-0
#define PSR_FULLLINK_ENABLE_13                             0x0436 // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_13                          0x0436 // bit-1
#define PSR_IDLEFRAMES2WAIT_13                             0x0437 // bit-0
#define PSR_LINES2WAIT_B4LINKS3_13                         0x0437 // bit-4
#define PSR_TP1_WAITTIME_13                                0x0438 // bit-0
#define PSR_TP_2_3_WAITTIME_13                             0x043a // bit-0
#define PSR_FULLLINK_ENABLE_14                             0x043c // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_14                          0x043c // bit-1
#define PSR_IDLEFRAMES2WAIT_14                             0x043d // bit-0
#define PSR_LINES2WAIT_B4LINKS3_14                         0x043d // bit-4
#define PSR_TP1_WAITTIME_14                                0x043e // bit-0
#define PSR_TP_2_3_WAITTIME_14                             0x0440 // bit-0
#define PSR_FULLLINK_ENABLE_15                             0x0442 // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_15                          0x0442 // bit-1
#define PSR_IDLEFRAMES2WAIT_15                             0x0443 // bit-0
#define PSR_LINES2WAIT_B4LINKS3_15                         0x0443 // bit-4
#define PSR_TP1_WAITTIME_15                                0x0444 // bit-0
#define PSR_TP_2_3_WAITTIME_15                             0x0446 // bit-0
#define PSR_FULLLINK_ENABLE_16                             0x0448 // bit-0
#define PSR_REQUIRE_AUX2WAKEUP_16                          0x0448 // bit-1
#define PSR_IDLEFRAMES2WAIT_16                             0x0449 // bit-0
#define PSR_LINES2WAIT_B4LINKS3_16                         0x0449 // bit-4
#define PSR_TP1_WAITTIME_16                                0x044a // bit-0
#define PSR_TP_2_3_WAITTIME_16                             0x044c // bit-0
#define ALLOW_FDOS_DISP_SWITCH                             0x051f // bit-2
#define HOT_PLUG_DVO                                       0x051f // bit-3
#define DRV_INT15_HOOK                                     0x051f // bit-5
#define DVD_SPRITE_CLONE                                   0x051f // bit-6
#define USE_110H_FOR_LFP                                   0x051f // bit-7
#define DRIVER_BOOT_MODE_X                                 0x0520 // bit-0
#define DRIVER_BOOT_MODE_Y                                 0x0522 // bit-0
#define DRIVER_BOOT_MODE_BPP                               0x0524 // bit-0
#define DRIVER_BOOT_MODE_RR                                0x0525 // bit-0
#define ENABLE_LFP_PRIMARY                                 0x0526 // bit-0
#define GTF_MODE_PRUNING                                   0x0526 // bit-1
#define SPRITE_DISPLAY_ASSIGN                              0x0526 // bit-6
#define CUI_MAINTAIN_ASPECT                                0x0526 // bit-7
#define PRESERVE_ASPECT_RATIO                              0x0527 // bit-0
#define SDVO_DEVICE_POWER_DOWN                             0x0527 // bit-1
#define LVDS_CONFIG                                        0x0527 // bit-3
#define CUIHOTK_STATIC_DISPLAY                             0x0528 // bit-0
#define EMBEDDED_PLATFORM                                  0x0528 // bit-1
#define DISABLE_DISPLAYENUM                                0x0528 // bit-2
#define LEGACY_MONITOR_MAX_X                               0x0529 // bit-0
#define LEGACY_MONITOR_MAX_Y                               0x052b // bit-0
#define LEGACY_MONITOR_MAX_RR                              0x052d // bit-0
#define ENABLE_INT_SRC_TERM                                0x052e // bit-0
#define VBT_CUSTOMIZATION_VERSION                          0x052f // bit-0
#define PM_RMPM_ENABLE                                     0x0530 // bit-0
#define PM_S2DDT_ENABLE                                    0x0530 // bit-1
#define PM_DPST_ENABLE                                     0x0530 // bit-2
#define PM_BLC_ENABLE                                      0x0530 // bit-3
#define PM_ADB_ENABLE                                      0x0530 // bit-4
#define PM_DRRS_ENABLE                                     0x0530 // bit-5
#define PM_RS_ENABLE                                       0x0530 // bit-6
#define PM_GPMT_ENABLE                                     0x0530 // bit-7
#define PM_TURBO_ENABLE                                    0x0531 // bit-0
#define PANEL_SELF_REFRESH                                 0x0531 // bit-1
#define INTER_PIXEL_STORAGE                                0x0531 // bit-2
#define DYNAMIC_FPS_ENABLE                                 0x0531 // bit-3
#define DMRRS                                              0x0531 // bit-4
#define ADT                                                0x0531 // bit-5
#define HPD_WAKE                                           0x0531 // bit-6
#define PC_FIELDS_ENABLE                                   0x0531 // bit-7
#define ROT_ENABLE                                         0x0546 // bit-0
#define OEM_MODE_FLAGS1                                    0x0557 // bit-0
#define OEM_DISPLAY_FLAGS1                                 0x0558 // bit-0
#define OEM_MODE_X1                                        0x0559 // bit-0
#define OEM_MODE_Y1                                        0x055b // bit-0
#define OEM_MODE_COLOR1                                    0x055d // bit-0
#define OEM_MODE_RRATE1                                    0x055e // bit-0
#define OEM_MODE_DTD1                                      0x055f // bit-0
#define OEM_MODE_FLAGS2                                    0x0571 // bit-0
#define OEM_DISPLAY_FLAGS2                                 0x0572 // bit-0
#define OEM_MODE_X2                                        0x0573 // bit-0
#define OEM_MODE_Y2                                        0x0575 // bit-0
#define OEM_MODE_COLOR2                                    0x0577 // bit-0
#define OEM_MODE_RRATE2                                    0x0578 // bit-0
#define OEM_MODE_DTD2                                      0x0579 // bit-0
#define OEM_MODE_FLAGS3                                    0x058b // bit-0
#define OEM_DISPLAY_FLAGS3                                 0x058c // bit-0
#define OEM_MODE_X3                                        0x058d // bit-0
#define OEM_MODE_Y3                                        0x058f // bit-0
#define OEM_MODE_COLOR3                                    0x0591 // bit-0
#define OEM_MODE_RRATE3                                    0x0592 // bit-0
#define OEM_MODE_DTD3                                      0x0593 // bit-0
#define OEM_MODE_FLAGS4                                    0x05a5 // bit-0
#define OEM_DISPLAY_FLAGS4                                 0x05a6 // bit-0
#define OEM_MODE_X4                                        0x05a7 // bit-0
#define OEM_MODE_Y4                                        0x05a9 // bit-0
#define OEM_MODE_COLOR4                                    0x05ab // bit-0
#define OEM_MODE_RRATE4                                    0x05ac // bit-0
#define OEM_MODE_DTD4                                      0x05ad // bit-0
#define OEM_MODE_FLAGS5                                    0x05bf // bit-0
#define OEM_DISPLAY_FLAGS5                                 0x05c0 // bit-0
#define OEM_MODE_X5                                        0x05c1 // bit-0
#define OEM_MODE_Y5                                        0x05c3 // bit-0
#define OEM_MODE_COLOR5                                    0x05c5 // bit-0
#define OEM_MODE_RRATE5                                    0x05c6 // bit-0
#define OEM_MODE_DTD5                                      0x05c7 // bit-0
#define OEM_MODE_FLAGS6                                    0x05d9 // bit-0
#define OEM_DISPLAY_FLAGS6                                 0x05da // bit-0
#define OEM_MODE_X6                                        0x05db // bit-0
#define OEM_MODE_Y6                                        0x05dd // bit-0
#define OEM_MODE_COLOR6                                    0x05df // bit-0
#define OEM_MODE_RRATE6                                    0x05e0 // bit-0
#define OEM_MODE_DTD6                                      0x05e1 // bit-0
#define UNDER_OVER_SCAN_VIA_YPRPB                          0x05f6 // bit-0
#define UNDER_OVER_SCAN_VIA_DVI                            0x05f7 // bit-4
#define ADD_OVERSCAN_MODE                                  0x05f7 // bit-6
#define D_CONNECTOR                                        0x05f7 // bit-7
#define EDP_VCC_TO_HPD_DELAY_01                            0x05fb // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_01                  0x05fd // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_01                0x05ff // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_01                   0x0601 // bit-0
#define EDP_POWERCYCLE_DELAY_01                            0x0603 // bit-0
#define EDP_VCC_TO_HPD_DELAY_02                            0x0605 // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_02                  0x0607 // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_02                0x0609 // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_02                   0x060b // bit-0
#define EDP_POWERCYCLE_DELAY_02                            0x060d // bit-0
#define EDP_VCC_TO_HPD_DELAY_03                            0x060f // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_03                  0x0611 // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_03                0x0613 // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_03                   0x0615 // bit-0
#define EDP_POWERCYCLE_DELAY_03                            0x0617 // bit-0
#define EDP_VCC_TO_HPD_DELAY_04                            0x0619 // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_04                  0x061b // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_04                0x061d // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_04                   0x061f // bit-0
#define EDP_POWERCYCLE_DELAY_04                            0x0621 // bit-0
#define EDP_VCC_TO_HPD_DELAY_05                            0x0623 // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_05                  0x0625 // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_05                0x0627 // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_05                   0x0629 // bit-0
#define EDP_POWERCYCLE_DELAY_05                            0x062b // bit-0
#define EDP_VCC_TO_HPD_DELAY_06                            0x062d // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_06                  0x062f // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_06                0x0631 // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_06                   0x0633 // bit-0
#define EDP_POWERCYCLE_DELAY_06                            0x0635 // bit-0
#define EDP_VCC_TO_HPD_DELAY_07                            0x0637 // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_07                  0x0639 // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_07                0x063b // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_07                   0x063d // bit-0
#define EDP_POWERCYCLE_DELAY_07                            0x063f // bit-0
#define EDP_VCC_TO_HPD_DELAY_08                            0x0641 // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_08                  0x0643 // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_08                0x0645 // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_08                   0x0647 // bit-0
#define EDP_POWERCYCLE_DELAY_08                            0x0649 // bit-0
#define EDP_VCC_TO_HPD_DELAY_09                            0x064b // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_09                  0x064d // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_09                0x064f // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_09                   0x0651 // bit-0
#define EDP_POWERCYCLE_DELAY_09                            0x0653 // bit-0
#define EDP_VCC_TO_HPD_DELAY_10                            0x0655 // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_10                  0x0657 // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_10                0x0659 // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_10                   0x065b // bit-0
#define EDP_POWERCYCLE_DELAY_10                            0x065d // bit-0
#define EDP_VCC_TO_HPD_DELAY_11                            0x065f // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_11                  0x0661 // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_11                0x0663 // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_11                   0x0665 // bit-0
#define EDP_POWERCYCLE_DELAY_11                            0x0667 // bit-0
#define EDP_VCC_TO_HPD_DELAY_12                            0x0669 // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_12                  0x066b // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_12                0x066d // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_12                   0x066f // bit-0
#define EDP_POWERCYCLE_DELAY_12                            0x0671 // bit-0
#define EDP_VCC_TO_HPD_DELAY_13                            0x0673 // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_13                  0x0675 // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_13                0x0677 // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_13                   0x0679 // bit-0
#define EDP_POWERCYCLE_DELAY_13                            0x067b // bit-0
#define EDP_VCC_TO_HPD_DELAY_14                            0x067d // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_14                  0x067f // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_14                0x0681 // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_14                   0x0683 // bit-0
#define EDP_POWERCYCLE_DELAY_14                            0x0685 // bit-0
#define EDP_VCC_TO_HPD_DELAY_15                            0x0687 // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_15                  0x0689 // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_15                0x068b // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_15                   0x068d // bit-0
#define EDP_POWERCYCLE_DELAY_15                            0x068f // bit-0
#define EDP_VCC_TO_HPD_DELAY_16                            0x0691 // bit-0
#define EDP_DATAON_TO_BKLTENABLE_DELAY_16                  0x0693 // bit-0
#define EDP_BKLTDISABLE_TO_DATAOFF_DELAY_16                0x0695 // bit-0
#define EDP_DATAOFF_TO_POWEROFF_DELAY_16                   0x0697 // bit-0
#define EDP_POWERCYCLE_DELAY_16                            0x0699 // bit-0
#define EDP_PANEL_COLOR_DEPTH_01                           0x069b // bit-0
#define EDP_PANEL_COLOR_DEPTH_02                           0x069b // bit-2
#define EDP_PANEL_COLOR_DEPTH_03                           0x069b // bit-4
#define EDP_PANEL_COLOR_DEPTH_04                           0x069b // bit-6
#define EDP_PANEL_COLOR_DEPTH_05                           0x069c // bit-0
#define EDP_PANEL_COLOR_DEPTH_06                           0x069c // bit-2
#define EDP_PANEL_COLOR_DEPTH_07                           0x069c // bit-4
#define EDP_PANEL_COLOR_DEPTH_08                           0x069c // bit-6
#define EDP_PANEL_COLOR_DEPTH_09                           0x069d // bit-0
#define EDP_PANEL_COLOR_DEPTH_10                           0x069d // bit-2
#define EDP_PANEL_COLOR_DEPTH_11                           0x069d // bit-4
#define EDP_PANEL_COLOR_DEPTH_12                           0x069d // bit-6
#define EDP_PANEL_COLOR_DEPTH_13                           0x069e // bit-0
#define EDP_PANEL_COLOR_DEPTH_14                           0x069e // bit-2
#define EDP_PANEL_COLOR_DEPTH_15                           0x069e // bit-4
#define EDP_PANEL_COLOR_DEPTH_16                           0x069e // bit-6
#define EDP_LINK_DATARATE_01                               0x069f // bit-0
#define EDP_LINK_LANECOUNT_01                              0x069f // bit-4
#define EDP_LINK_PREEMP_01                                 0x06a0 // bit-0
#define EDP_LINK_VSWING_01                                 0x06a0 // bit-4
#define EDP_LINK_DATARATE_02                               0x06a1 // bit-0
#define EDP_LINK_LANECOUNT_02                              0x06a1 // bit-4
#define EDP_LINK_PREEMP_02                                 0x06a2 // bit-0
#define EDP_LINK_VSWING_02                                 0x06a2 // bit-4
#define EDP_LINK_DATARATE_03                               0x06a3 // bit-0
#define EDP_LINK_LANECOUNT_03                              0x06a3 // bit-4
#define EDP_LINK_PREEMP_03                                 0x06a4 // bit-0
#define EDP_LINK_VSWING_03                                 0x06a4 // bit-4
#define EDP_LINK_DATARATE_04                               0x06a5 // bit-0
#define EDP_LINK_LANECOUNT_04                              0x06a5 // bit-4
#define EDP_LINK_PREEMP_04                                 0x06a6 // bit-0
#define EDP_LINK_VSWING_04                                 0x06a6 // bit-4
#define EDP_LINK_DATARATE_05                               0x06a7 // bit-0
#define EDP_LINK_LANECOUNT_05                              0x06a7 // bit-4
#define EDP_LINK_PREEMP_05                                 0x06a8 // bit-0
#define EDP_LINK_VSWING_05                                 0x06a8 // bit-4
#define EDP_LINK_DATARATE_06                               0x06a9 // bit-0
#define EDP_LINK_LANECOUNT_06                              0x06a9 // bit-4
#define EDP_LINK_PREEMP_06                                 0x06aa // bit-0
#define EDP_LINK_VSWING_06                                 0x06aa // bit-4
#define EDP_LINK_DATARATE_07                               0x06ab // bit-0
#define EDP_LINK_LANECOUNT_07                              0x06ab // bit-4
#define EDP_LINK_PREEMP_07                                 0x06ac // bit-0
#define EDP_LINK_VSWING_07                                 0x06ac // bit-4
#define EDP_LINK_DATARATE_08                               0x06ad // bit-0
#define EDP_LINK_LANECOUNT_08                              0x06ad // bit-4
#define EDP_LINK_PREEMP_08                                 0x06ae // bit-0
#define EDP_LINK_VSWING_08                                 0x06ae // bit-4
#define EDP_LINK_DATARATE_09                               0x06af // bit-0
#define EDP_LINK_LANECOUNT_09                              0x06af // bit-4
#define EDP_LINK_PREEMP_09                                 0x06b0 // bit-0
#define EDP_LINK_VSWING_09                                 0x06b0 // bit-4
#define EDP_LINK_DATARATE_10                               0x06b1 // bit-0
#define EDP_LINK_LANECOUNT_10                              0x06b1 // bit-4
#define EDP_LINK_PREEMP_10                                 0x06b2 // bit-0
#define EDP_LINK_VSWING_10                                 0x06b2 // bit-4
#define EDP_LINK_DATARATE_11                               0x06b3 // bit-0
#define EDP_LINK_LANECOUNT_11                              0x06b3 // bit-4
#define EDP_LINK_PREEMP_11                                 0x06b4 // bit-0
#define EDP_LINK_VSWING_11                                 0x06b4 // bit-4
#define EDP_LINK_DATARATE_12                               0x06b5 // bit-0
#define EDP_LINK_LANECOUNT_12                              0x06b5 // bit-4
#define EDP_LINK_PREEMP_12                                 0x06b6 // bit-0
#define EDP_LINK_VSWING_12                                 0x06b6 // bit-4
#define EDP_LINK_DATARATE_13                               0x06b7 // bit-0
#define EDP_LINK_LANECOUNT_13                              0x06b7 // bit-4
#define EDP_LINK_PREEMP_13                                 0x06b8 // bit-0
#define EDP_LINK_VSWING_13                                 0x06b8 // bit-4
#define EDP_LINK_DATARATE_14                               0x06b9 // bit-0
#define EDP_LINK_LANECOUNT_14                              0x06b9 // bit-4
#define EDP_LINK_PREEMP_14                                 0x06ba // bit-0
#define EDP_LINK_VSWING_14                                 0x06ba // bit-4
#define EDP_LINK_DATARATE_15                               0x06bb // bit-0
#define EDP_LINK_LANECOUNT_15                              0x06bb // bit-4
#define EDP_LINK_PREEMP_15                                 0x06bc // bit-0
#define EDP_LINK_VSWING_15                                 0x06bc // bit-4
#define EDP_LINK_DATARATE_16                               0x06bd // bit-0
#define EDP_LINK_LANECOUNT_16                              0x06bd // bit-4
#define EDP_LINK_PREEMP_16                                 0x06be // bit-0
#define EDP_LINK_VSWING_16                                 0x06be // bit-4
#define EDP_T3_OPTIMIZATION_01                             0x06c5 // bit-0
#define EDP_T3_OPTIMIZATION_02                             0x06c5 // bit-1
#define EDP_T3_OPTIMIZATION_03                             0x06c5 // bit-2
#define EDP_T3_OPTIMIZATION_04                             0x06c5 // bit-3
#define EDP_T3_OPTIMIZATION_05                             0x06c5 // bit-4
#define EDP_T3_OPTIMIZATION_06                             0x06c5 // bit-5
#define EDP_T3_OPTIMIZATION_07                             0x06c5 // bit-6
#define EDP_T3_OPTIMIZATION_08                             0x06c5 // bit-7
#define EDP_T3_OPTIMIZATION_09                             0x06c6 // bit-0
#define EDP_T3_OPTIMIZATION_10                             0x06c6 // bit-1
#define EDP_T3_OPTIMIZATION_11                             0x06c6 // bit-2
#define EDP_T3_OPTIMIZATION_12                             0x06c6 // bit-3
#define EDP_T3_OPTIMIZATION_13                             0x06c6 // bit-4
#define EDP_T3_OPTIMIZATION_14                             0x06c6 // bit-5
#define EDP_T3_OPTIMIZATION_15                             0x06c6 // bit-6
#define EDP_T3_OPTIMIZATION_16                             0x06c6 // bit-7
#define EDP_VSWINGPREEMPH_1                                0x06c7 // bit-0
#define EDP_VSWINGPREEMPH_2                                0x06c7 // bit-4
#define EDP_VSWINGPREEMPH_3                                0x06c8 // bit-0
#define EDP_VSWINGPREEMPH_4                                0x06c8 // bit-4
#define EDP_VSWINGPREEMPH_5                                0x06c9 // bit-0
#define EDP_VSWINGPREEMPH_6                                0x06c9 // bit-4
#define EDP_VSWINGPREEMPH_7                                0x06ca // bit-0
#define EDP_VSWINGPREEMPH_8                                0x06ca // bit-4
#define EDP_VSWINGPREEMPH_9                                0x06cb // bit-0
#define EDP_VSWINGPREEMPH_10                               0x06cb // bit-4
#define EDP_VSWINGPREEMPH_11                               0x06cc // bit-0
#define EDP_VSWINGPREEMPH_12                               0x06cc // bit-4
#define EDP_VSWINGPREEMPH_13                               0x06cd // bit-0
#define EDP_VSWINGPREEMPH_14                               0x06cd // bit-4
#define EDP_VSWINGPREEMPH_15                               0x06ce // bit-0
#define EDP_VSWINGPREEMPH_16                               0x06ce // bit-4
#define EDP_FAST_LINK_TRAINING_SUPPORTED_01                0x06cf // bit-0
#define EDP_FAST_LINK_TRAINING_SUPPORTED_02                0x06cf // bit-1
#define EDP_FAST_LINK_TRAINING_SUPPORTED_03                0x06cf // bit-2
#define EDP_FAST_LINK_TRAINING_SUPPORTED_04                0x06cf // bit-3
#define EDP_FAST_LINK_TRAINING_SUPPORTED_05                0x06cf // bit-4
#define EDP_FAST_LINK_TRAINING_SUPPORTED_06                0x06cf // bit-5
#define EDP_FAST_LINK_TRAINING_SUPPORTED_07                0x06cf // bit-6
#define EDP_FAST_LINK_TRAINING_SUPPORTED_08                0x06cf // bit-7
#define EDP_FAST_LINK_TRAINING_SUPPORTED_09                0x06d0 // bit-0
#define EDP_FAST_LINK_TRAINING_SUPPORTED_10                0x06d0 // bit-1
#define EDP_FAST_LINK_TRAINING_SUPPORTED_11                0x06d0 // bit-2
#define EDP_FAST_LINK_TRAINING_SUPPORTED_12                0x06d0 // bit-3
#define EDP_FAST_LINK_TRAINING_SUPPORTED_13                0x06d0 // bit-4
#define EDP_FAST_LINK_TRAINING_SUPPORTED_14                0x06d0 // bit-5
#define EDP_FAST_LINK_TRAINING_SUPPORTED_15                0x06d0 // bit-6
#define EDP_FAST_LINK_TRAINING_SUPPORTED_16                0x06d0 // bit-7
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_01                  0x06d3 // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_01                0x06d5 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_02                  0x06d7 // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_02                0x06d9 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_03                  0x06db // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_03                0x06dd // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_04                  0x06df // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_04                0x06e1 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_05                  0x06e3 // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_05                0x06e5 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_06                  0x06e7 // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_06                0x06e9 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_07                  0x06eb // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_07                0x06ed // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_08                  0x06ef // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_08                0x06f1 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_09                  0x06f3 // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_09                0x06f5 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_10                  0x06f7 // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_10                0x06f9 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_11                  0x06fb // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_11                0x06fd // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_12                  0x06ff // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_12                0x0701 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_13                  0x0703 // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_13                0x0705 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_14                  0x0707 // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_14                0x0709 // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_15                  0x070b // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_15                0x070d // bit-0
#define EDP_PWMON_TO_BKLT_ENABLE_DELAY_16                  0x070f // bit-0
#define EDP_BKLT_DISABLE_TO_PWMOFF_DELAY_16                0x0711 // bit-0
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_01            0x0713 // bit-0
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_02            0x0713 // bit-1
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_03            0x0713 // bit-2
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_04            0x0713 // bit-3
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_05            0x0713 // bit-4
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_06            0x0713 // bit-5
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_07            0x0713 // bit-6
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_08            0x0713 // bit-7
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_09            0x0714 // bit-0
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_10            0x0714 // bit-1
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_11            0x0714 // bit-2
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_12            0x0714 // bit-3
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_13            0x0714 // bit-4
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_14            0x0714 // bit-5
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_15            0x0714 // bit-6
#define EDP_FULL_LINK_TRAINING_PARAMS_ENABLE_16            0x0714 // bit-7
#define EDP_FULL_LINK_TRAIN_PREEMP_01                      0x0715 // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_01                      0x0715 // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_02                      0x0716 // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_02                      0x0716 // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_03                      0x0717 // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_03                      0x0717 // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_04                      0x0718 // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_04                      0x0718 // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_05                      0x0719 // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_05                      0x0719 // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_06                      0x071a // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_06                      0x071a // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_07                      0x071b // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_07                      0x071b // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_08                      0x071c // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_08                      0x071c // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_09                      0x071d // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_09                      0x071d // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_10                      0x071e // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_10                      0x071e // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_11                      0x071f // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_11                      0x071f // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_12                      0x0720 // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_12                      0x0720 // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_13                      0x0721 // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_13                      0x0721 // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_14                      0x0722 // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_14                      0x0722 // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_15                      0x0723 // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_15                      0x0723 // bit-4
#define EDP_FULL_LINK_TRAIN_PREEMP_16                      0x0724 // bit-0
#define EDP_FULL_LINK_TRAIN_VSWING_16                      0x0724 // bit-4
#define EDP_APICAL_DISPLAY_IP_ENABLE_01                    0x0725 // bit-0
#define EDP_APICAL_DISPLAY_IP_ENABLE_02                    0x0725 // bit-1
#define EDP_APICAL_DISPLAY_IP_ENABLE_03                    0x0725 // bit-2
#define EDP_APICAL_DISPLAY_IP_ENABLE_04                    0x0725 // bit-3
#define EDP_APICAL_DISPLAY_IP_ENABLE_05                    0x0725 // bit-4
#define EDP_APICAL_DISPLAY_IP_ENABLE_06                    0x0725 // bit-5
#define EDP_APICAL_DISPLAY_IP_ENABLE_07                    0x0725 // bit-6
#define EDP_APICAL_DISPLAY_IP_ENABLE_08                    0x0725 // bit-7
#define EDP_APICAL_DISPLAY_IP_ENABLE_09                    0x0726 // bit-0
#define EDP_APICAL_DISPLAY_IP_ENABLE_10                    0x0726 // bit-1
#define EDP_APICAL_DISPLAY_IP_ENABLE_11                    0x0726 // bit-2
#define EDP_APICAL_DISPLAY_IP_ENABLE_12                    0x0726 // bit-3
#define EDP_APICAL_DISPLAY_IP_ENABLE_13                    0x0726 // bit-4
#define EDP_APICAL_DISPLAY_IP_ENABLE_14                    0x0726 // bit-5
#define EDP_APICAL_DISPLAY_IP_ENABLE_15                    0x0726 // bit-6
#define EDP_APICAL_DISPLAY_IP_ENABLE_16                    0x0726 // bit-7
#define EDP_PANEL_OUI_01                                   0x0727 // bit-0
#define EDP_DPCD_BASE_ADDRESS_01                           0x072b // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_01                       0x072f // bit-0
#define EDP_DPCD_OPTION_SELECT_01                          0x0733 // bit-0
#define EDP_DPCD_BACKLIGHT_01                              0x0737 // bit-0
#define EDP_AMBIENT_LIGHT_01                               0x073b // bit-0
#define EDP_BACKLIGHT_SCALE_01                             0x073f // bit-0
#define EDP_PANEL_OUI_02                                   0x0743 // bit-0
#define EDP_DPCD_BASE_ADDRESS_02                           0x0747 // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_02                       0x074b // bit-0
#define EDP_DPCD_OPTION_SELECT_02                          0x074f // bit-0
#define EDP_DPCD_BACKLIGHT_02                              0x0753 // bit-0
#define EDP_AMBIENT_LIGHT_02                               0x0757 // bit-0
#define EDP_BACKLIGHT_SCALE_02                             0x075b // bit-0
#define EDP_PANEL_OUI_03                                   0x075f // bit-0
#define EDP_DPCD_BASE_ADDRESS_03                           0x0763 // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_03                       0x0767 // bit-0
#define EDP_DPCD_OPTION_SELECT_03                          0x076b // bit-0
#define EDP_DPCD_BACKLIGHT_03                              0x076f // bit-0
#define EDP_AMBIENT_LIGHT_03                               0x0773 // bit-0
#define EDP_BACKLIGHT_SCALE_03                             0x0777 // bit-0
#define EDP_PANEL_OUI_04                                   0x077b // bit-0
#define EDP_DPCD_BASE_ADDRESS_04                           0x077f // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_04                       0x0783 // bit-0
#define EDP_DPCD_OPTION_SELECT_04                          0x0787 // bit-0
#define EDP_DPCD_BACKLIGHT_04                              0x078b // bit-0
#define EDP_AMBIENT_LIGHT_04                               0x078f // bit-0
#define EDP_BACKLIGHT_SCALE_04                             0x0793 // bit-0
#define EDP_PANEL_OUI_05                                   0x0797 // bit-0
#define EDP_DPCD_BASE_ADDRESS_05                           0x079b // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_05                       0x079f // bit-0
#define EDP_DPCD_OPTION_SELECT_05                          0x07a3 // bit-0
#define EDP_DPCD_BACKLIGHT_05                              0x07a7 // bit-0
#define EDP_AMBIENT_LIGHT_05                               0x07ab // bit-0
#define EDP_BACKLIGHT_SCALE_05                             0x07af // bit-0
#define EDP_PANEL_OUI_06                                   0x07b3 // bit-0
#define EDP_DPCD_BASE_ADDRESS_06                           0x07b7 // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_06                       0x07bb // bit-0
#define EDP_DPCD_OPTION_SELECT_06                          0x07bf // bit-0
#define EDP_DPCD_BACKLIGHT_06                              0x07c3 // bit-0
#define EDP_AMBIENT_LIGHT_06                               0x07c7 // bit-0
#define EDP_BACKLIGHT_SCALE_06                             0x07cb // bit-0
#define EDP_PANEL_OUI_07                                   0x07cf // bit-0
#define EDP_DPCD_BASE_ADDRESS_07                           0x07d3 // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_07                       0x07d7 // bit-0
#define EDP_DPCD_OPTION_SELECT_07                          0x07db // bit-0
#define EDP_DPCD_BACKLIGHT_07                              0x07df // bit-0
#define EDP_AMBIENT_LIGHT_07                               0x07e3 // bit-0
#define EDP_BACKLIGHT_SCALE_07                             0x07e7 // bit-0
#define EDP_PANEL_OUI_08                                   0x07eb // bit-0
#define EDP_DPCD_BASE_ADDRESS_08                           0x07ef // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_08                       0x07f3 // bit-0
#define EDP_DPCD_OPTION_SELECT_08                          0x07f7 // bit-0
#define EDP_DPCD_BACKLIGHT_08                              0x07fb // bit-0
#define EDP_AMBIENT_LIGHT_08                               0x07ff // bit-0
#define EDP_BACKLIGHT_SCALE_08                             0x0803 // bit-0
#define EDP_PANEL_OUI_09                                   0x0807 // bit-0
#define EDP_DPCD_BASE_ADDRESS_09                           0x080b // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_09                       0x080f // bit-0
#define EDP_DPCD_OPTION_SELECT_09                          0x0813 // bit-0
#define EDP_DPCD_BACKLIGHT_09                              0x0817 // bit-0
#define EDP_AMBIENT_LIGHT_09                               0x081b // bit-0
#define EDP_BACKLIGHT_SCALE_09                             0x081f // bit-0
#define EDP_PANEL_OUI_10                                   0x0823 // bit-0
#define EDP_DPCD_BASE_ADDRESS_10                           0x0827 // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_10                       0x082b // bit-0
#define EDP_DPCD_OPTION_SELECT_10                          0x082f // bit-0
#define EDP_DPCD_BACKLIGHT_10                              0x0833 // bit-0
#define EDP_AMBIENT_LIGHT_10                               0x0837 // bit-0
#define EDP_BACKLIGHT_SCALE_10                             0x083b // bit-0
#define EDP_PANEL_OUI_11                                   0x083f // bit-0
#define EDP_DPCD_BASE_ADDRESS_11                           0x0843 // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_11                       0x0847 // bit-0
#define EDP_DPCD_OPTION_SELECT_11                          0x084b // bit-0
#define EDP_DPCD_BACKLIGHT_11                              0x084f // bit-0
#define EDP_AMBIENT_LIGHT_11                               0x0853 // bit-0
#define EDP_BACKLIGHT_SCALE_11                             0x0857 // bit-0
#define EDP_PANEL_OUI_12                                   0x085b // bit-0
#define EDP_DPCD_BASE_ADDRESS_12                           0x085f // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_12                       0x0863 // bit-0
#define EDP_DPCD_OPTION_SELECT_12                          0x0867 // bit-0
#define EDP_DPCD_BACKLIGHT_12                              0x086b // bit-0
#define EDP_AMBIENT_LIGHT_12                               0x086f // bit-0
#define EDP_BACKLIGHT_SCALE_12                             0x0873 // bit-0
#define EDP_PANEL_OUI_13                                   0x0877 // bit-0
#define EDP_DPCD_BASE_ADDRESS_13                           0x087b // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_13                       0x087f // bit-0
#define EDP_DPCD_OPTION_SELECT_13                          0x0883 // bit-0
#define EDP_DPCD_BACKLIGHT_13                              0x0887 // bit-0
#define EDP_AMBIENT_LIGHT_13                               0x088b // bit-0
#define EDP_BACKLIGHT_SCALE_13                             0x088f // bit-0
#define EDP_PANEL_OUI_14                                   0x0893 // bit-0
#define EDP_DPCD_BASE_ADDRESS_14                           0x0897 // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_14                       0x089b // bit-0
#define EDP_DPCD_OPTION_SELECT_14                          0x089f // bit-0
#define EDP_DPCD_BACKLIGHT_14                              0x08a3 // bit-0
#define EDP_AMBIENT_LIGHT_14                               0x08a7 // bit-0
#define EDP_BACKLIGHT_SCALE_14                             0x08ab // bit-0
#define EDP_PANEL_OUI_15                                   0x08af // bit-0
#define EDP_DPCD_BASE_ADDRESS_15                           0x08b3 // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_15                       0x08b7 // bit-0
#define EDP_DPCD_OPTION_SELECT_15                          0x08bb // bit-0
#define EDP_DPCD_BACKLIGHT_15                              0x08bf // bit-0
#define EDP_AMBIENT_LIGHT_15                               0x08c3 // bit-0
#define EDP_BACKLIGHT_SCALE_15                             0x08c7 // bit-0
#define EDP_PANEL_OUI_16                                   0x08cb // bit-0
#define EDP_DPCD_BASE_ADDRESS_16                           0x08cf // bit-0
#define EDP_DPCD_IRDIDIX_CONTROL0_16                       0x08d3 // bit-0
#define EDP_DPCD_OPTION_SELECT_16                          0x08d7 // bit-0
#define EDP_DPCD_BACKLIGHT_16                              0x08db // bit-0
#define EDP_AMBIENT_LIGHT_16                               0x08df // bit-0
#define EDP_BACKLIGHT_SCALE_16                             0x08e3 // bit-0
#define EFP1_DTD                                           0x08ea // bit-0
#define EFP2_DTD                                           0x08fc // bit-0
#define BMP_PANEL_TYPE                                     0x09b7 // bit-0
#define BMP_PANEL_EDID                                     0x09b9 // bit-6
#define ENABLE_SSC01                                       0x09bf // bit-0
#define ENABLE_SSC02                                       0x09bf // bit-1
#define ENABLE_SSC03                                       0x09bf // bit-2
#define ENABLE_SSC04                                       0x09bf // bit-3
#define ENABLE_SSC05                                       0x09bf // bit-4
#define ENABLE_SSC06                                       0x09bf // bit-5
#define ENABLE_SSC07                                       0x09bf // bit-6
#define ENABLE_SSC08                                       0x09bf // bit-7
#define ENABLE_SSC09                                       0x09c0 // bit-0
#define ENABLE_SSC10                                       0x09c0 // bit-1
#define ENABLE_SSC11                                       0x09c0 // bit-2
#define ENABLE_SSC12                                       0x09c0 // bit-3
#define ENABLE_SSC13                                       0x09c0 // bit-4
#define ENABLE_SSC14                                       0x09c0 // bit-5
#define ENABLE_SSC15                                       0x09c0 // bit-6
#define ENABLE_SSC16                                       0x09c0 // bit-7
#define DPS_PANEL_TYPE_01                                  0x09c7 // bit-0
#define DPS_PANEL_TYPE_02                                  0x09c7 // bit-2
#define DPS_PANEL_TYPE_03                                  0x09c7 // bit-4
#define DPS_PANEL_TYPE_04                                  0x09c7 // bit-6
#define DPS_PANEL_TYPE_05                                  0x09c8 // bit-0
#define DPS_PANEL_TYPE_06                                  0x09c8 // bit-2
#define DPS_PANEL_TYPE_07                                  0x09c8 // bit-4
#define DPS_PANEL_TYPE_08                                  0x09c8 // bit-6
#define DPS_PANEL_TYPE_09                                  0x09c9 // bit-0
#define DPS_PANEL_TYPE_10                                  0x09c9 // bit-2
#define DPS_PANEL_TYPE_11                                  0x09c9 // bit-4
#define DPS_PANEL_TYPE_12                                  0x09c9 // bit-6
#define DPS_PANEL_TYPE_13                                  0x09ca // bit-0
#define DPS_PANEL_TYPE_14                                  0x09ca // bit-2
#define DPS_PANEL_TYPE_15                                  0x09ca // bit-4
#define DPS_PANEL_TYPE_16                                  0x09ca // bit-6
#define BLT_CONTROL_01                                     0x09cb // bit-0
#define BLT_CONTROL_02                                     0x09cb // bit-2
#define BLT_CONTROL_03                                     0x09cb // bit-4
#define BLT_CONTROL_04                                     0x09cb // bit-6
#define BLT_CONTROL_05                                     0x09cc // bit-0
#define BLT_CONTROL_06                                     0x09cc // bit-2
#define BLT_CONTROL_07                                     0x09cc // bit-4
#define BLT_CONTROL_08                                     0x09cc // bit-6
#define BLT_CONTROL_09                                     0x09cd // bit-0
#define BLT_CONTROL_10                                     0x09cd // bit-2
#define BLT_CONTROL_11                                     0x09cd // bit-4
#define BLT_CONTROL_12                                     0x09cd // bit-6
#define BLT_CONTROL_13                                     0x09ce // bit-0
#define BLT_CONTROL_14                                     0x09ce // bit-2
#define BLT_CONTROL_15                                     0x09ce // bit-4
#define BLT_CONTROL_16                                     0x09ce // bit-6
#define LCDVCC_ON_DURING_S0_STATE_01                       0x09cf // bit-0
#define LCDVCC_ON_DURING_S0_STATE_02                       0x09cf // bit-1
#define LCDVCC_ON_DURING_S0_STATE_03                       0x09cf // bit-2
#define LCDVCC_ON_DURING_S0_STATE_04                       0x09cf // bit-3
#define LCDVCC_ON_DURING_S0_STATE_05                       0x09cf // bit-4
#define LCDVCC_ON_DURING_S0_STATE_06                       0x09cf // bit-5
#define LCDVCC_ON_DURING_S0_STATE_07                       0x09cf // bit-6
#define LCDVCC_ON_DURING_S0_STATE_08                       0x09cf // bit-7
#define LCDVCC_ON_DURING_S0_STATE_09                       0x09d0 // bit-0
#define LCDVCC_ON_DURING_S0_STATE_10                       0x09d0 // bit-1
#define LCDVCC_ON_DURING_S0_STATE_11                       0x09d0 // bit-2
#define LCDVCC_ON_DURING_S0_STATE_12                       0x09d0 // bit-3
#define LCDVCC_ON_DURING_S0_STATE_13                       0x09d0 // bit-4
#define LCDVCC_ON_DURING_S0_STATE_14                       0x09d0 // bit-5
#define LCDVCC_ON_DURING_S0_STATE_15                       0x09d0 // bit-6
#define LCDVCC_ON_DURING_S0_STATE_16                       0x09d0 // bit-7
#define LVDS_TBL_PTR_01                                    0x09d5 // bit-0
#define LVDS_TBL_SIZE_01                                   0x09d7 // bit-0
#define DVO_TBL_PTR_01                                     0x09d8 // bit-0
#define DVO_TBL_SIZE_01                                    0x09da // bit-0
#define LVDS_PNP_ID_PTR_01                                 0x09db // bit-0
#define LVDS_PNP_ID_SIZE_01                                0x09dd // bit-0
#define LVDS_TBL_PTR_02                                    0x09de // bit-0
#define LVDS_TBL_SIZE_02                                   0x09e0 // bit-0
#define DVO_TBL_PTR_02                                     0x09e1 // bit-0
#define DVO_TBL_SIZE_02                                    0x09e3 // bit-0
#define LVDS_PNP_ID_PTR_02                                 0x09e4 // bit-0
#define LVDS_PNP_ID_SIZE_02                                0x09e6 // bit-0
#define LVDS_TBL_PTR_03                                    0x09e7 // bit-0
#define LVDS_TBL_SIZE_03                                   0x09e9 // bit-0
#define DVO_TBL_PTR_03                                     0x09ea // bit-0
#define DVO_TBL_SIZE_03                                    0x09ec // bit-0
#define LVDS_PNP_ID_PTR_03                                 0x09ed // bit-0
#define LVDS_PNP_ID_SIZE_03                                0x09ef // bit-0
#define LVDS_TBL_PTR_04                                    0x09f0 // bit-0
#define LVDS_TBL_SIZE_04                                   0x09f2 // bit-0
#define DVO_TBL_PTR_04                                     0x09f3 // bit-0
#define DVO_TBL_SIZE_04                                    0x09f5 // bit-0
#define LVDS_PNP_ID_PTR_04                                 0x09f6 // bit-0
#define LVDS_PNP_ID_SIZE_04                                0x09f8 // bit-0
#define LVDS_TBL_PTR_05                                    0x09f9 // bit-0
#define LVDS_TBL_SIZE_05                                   0x09fb // bit-0
#define DVO_TBL_PTR_05                                     0x09fc // bit-0
#define DVO_TBL_SIZE_05                                    0x09fe // bit-0
#define LVDS_PNP_ID_PTR_05                                 0x09ff // bit-0
#define LVDS_PNP_ID_SIZE_05                                0x0a01 // bit-0
#define LVDS_TBL_PTR_06                                    0x0a02 // bit-0
#define LVDS_TBL_SIZE_06                                   0x0a04 // bit-0
#define DVO_TBL_PTR_06                                     0x0a05 // bit-0
#define DVO_TBL_SIZE_06                                    0x0a07 // bit-0
#define LVDS_PNP_ID_PTR_06                                 0x0a08 // bit-0
#define LVDS_PNP_ID_SIZE_06                                0x0a0a // bit-0
#define LVDS_TBL_PTR_07                                    0x0a0b // bit-0
#define LVDS_TBL_SIZE_07                                   0x0a0d // bit-0
#define DVO_TBL_PTR_07                                     0x0a0e // bit-0
#define DVO_TBL_SIZE_07                                    0x0a10 // bit-0
#define LVDS_PNP_ID_PTR_07                                 0x0a11 // bit-0
#define LVDS_PNP_ID_SIZE_07                                0x0a13 // bit-0
#define LVDS_TBL_PTR_08                                    0x0a14 // bit-0
#define LVDS_TBL_SIZE_08                                   0x0a16 // bit-0
#define DVO_TBL_PTR_08                                     0x0a17 // bit-0
#define DVO_TBL_SIZE_08                                    0x0a19 // bit-0
#define LVDS_PNP_ID_PTR_08                                 0x0a1a // bit-0
#define LVDS_PNP_ID_SIZE_08                                0x0a1c // bit-0
#define LVDS_TBL_PTR_09                                    0x0a1d // bit-0
#define LVDS_TBL_SIZE_09                                   0x0a1f // bit-0
#define DVO_TBL_PTR_09                                     0x0a20 // bit-0
#define DVO_TBL_SIZE_09                                    0x0a22 // bit-0
#define LVDS_PNP_ID_PTR_09                                 0x0a23 // bit-0
#define LVDS_PNP_ID_SIZE_09                                0x0a25 // bit-0
#define LVDS_TBL_PTR_10                                    0x0a26 // bit-0
#define LVDS_TBL_SIZE_10                                   0x0a28 // bit-0
#define DVO_TBL_PTR_10                                     0x0a29 // bit-0
#define DVO_TBL_SIZE_10                                    0x0a2b // bit-0
#define LVDS_PNP_ID_PTR_10                                 0x0a2c // bit-0
#define LVDS_PNP_ID_SIZE_10                                0x0a2e // bit-0
#define LVDS_TBL_PTR_11                                    0x0a2f // bit-0
#define LVDS_TBL_SIZE_11                                   0x0a31 // bit-0
#define DVO_TBL_PTR_11                                     0x0a32 // bit-0
#define DVO_TBL_SIZE_11                                    0x0a34 // bit-0
#define LVDS_PNP_ID_PTR_11                                 0x0a35 // bit-0
#define LVDS_PNP_ID_SIZE_11                                0x0a37 // bit-0
#define LVDS_TBL_PTR_12                                    0x0a38 // bit-0
#define LVDS_TBL_SIZE_12                                   0x0a3a // bit-0
#define DVO_TBL_PTR_12                                     0x0a3b // bit-0
#define DVO_TBL_SIZE_12                                    0x0a3d // bit-0
#define LVDS_PNP_ID_PTR_12                                 0x0a3e // bit-0
#define LVDS_PNP_ID_SIZE_12                                0x0a40 // bit-0
#define LVDS_TBL_PTR_13                                    0x0a41 // bit-0
#define LVDS_TBL_SIZE_13                                   0x0a43 // bit-0
#define DVO_TBL_PTR_13                                     0x0a44 // bit-0
#define DVO_TBL_SIZE_13                                    0x0a46 // bit-0
#define LVDS_PNP_ID_PTR_13                                 0x0a47 // bit-0
#define LVDS_PNP_ID_SIZE_13                                0x0a49 // bit-0
#define LVDS_TBL_PTR_14                                    0x0a4a // bit-0
#define LVDS_TBL_SIZE_14                                   0x0a4c // bit-0
#define DVO_TBL_PTR_14                                     0x0a4d // bit-0
#define DVO_TBL_SIZE_14                                    0x0a4f // bit-0
#define LVDS_PNP_ID_PTR_14                                 0x0a50 // bit-0
#define LVDS_PNP_ID_SIZE_14                                0x0a52 // bit-0
#define LVDS_TBL_PTR_15                                    0x0a53 // bit-0
#define LVDS_TBL_SIZE_15                                   0x0a55 // bit-0
#define DVO_TBL_PTR_15                                     0x0a56 // bit-0
#define DVO_TBL_SIZE_15                                    0x0a58 // bit-0
#define LVDS_PNP_ID_PTR_15                                 0x0a59 // bit-0
#define LVDS_PNP_ID_SIZE_15                                0x0a5b // bit-0
#define LVDS_TBL_PTR_16                                    0x0a5c // bit-0
#define LVDS_TBL_SIZE_16                                   0x0a5e // bit-0
#define DVO_TBL_PTR_16                                     0x0a5f // bit-0
#define DVO_TBL_SIZE_16                                    0x0a61 // bit-0
#define LVDS_PNP_ID_PTR_16                                 0x0a62 // bit-0
#define LVDS_PNP_ID_SIZE_16                                0x0a64 // bit-0
#define LVDS_NAME_PTR                                      0x0a65 // bit-0
#define LVDS_NAME_SZ                                       0x0a67 // bit-0
#define PANEL_WIDTH_01                                     0x0a6b // bit-0
#define PANEL_HEIGHT_01                                    0x0a6d // bit-0
#define PANEL_WIDTH_02                                     0x0aad // bit-0
#define PANEL_HEIGHT_02                                    0x0aaf // bit-0
#define PANEL_WIDTH_03                                     0x0aef // bit-0
#define PANEL_HEIGHT_03                                    0x0af1 // bit-0
#define PANEL_WIDTH_04                                     0x0b31 // bit-0
#define PANEL_HEIGHT_04                                    0x0b33 // bit-0
#define PANEL_WIDTH_05                                     0x0b73 // bit-0
#define PANEL_HEIGHT_05                                    0x0b75 // bit-0
#define PANEL_WIDTH_06                                     0x0bb5 // bit-0
#define PANEL_HEIGHT_06                                    0x0bb7 // bit-0
#define PANEL_WIDTH_07                                     0x0bf7 // bit-0
#define PANEL_HEIGHT_07                                    0x0bf9 // bit-0
#define PANEL_WIDTH_08                                     0x0c39 // bit-0
#define PANEL_HEIGHT_08                                    0x0c3b // bit-0
#define PANEL_WIDTH_09                                     0x0c7b // bit-0
#define PANEL_HEIGHT_09                                    0x0c7d // bit-0
#define PANEL_WIDTH_10                                     0x0cbd // bit-0
#define PANEL_HEIGHT_10                                    0x0cbf // bit-0
#define PANEL_WIDTH_11                                     0x0cff // bit-0
#define PANEL_HEIGHT_11                                    0x0d01 // bit-0
#define PANEL_WIDTH_12                                     0x0d41 // bit-0
#define PANEL_HEIGHT_12                                    0x0d43 // bit-0
#define PANEL_WIDTH_13                                     0x0d83 // bit-0
#define PANEL_HEIGHT_13                                    0x0d85 // bit-0
#define PANEL_WIDTH_14                                     0x0dc5 // bit-0
#define PANEL_HEIGHT_14                                    0x0dc7 // bit-0
#define PANEL_WIDTH_15                                     0x0e07 // bit-0
#define PANEL_HEIGHT_15                                    0x0e09 // bit-0
#define PANEL_WIDTH_16                                     0x0e49 // bit-0
#define PANEL_HEIGHT_16                                    0x0e4b // bit-0
#define PANEL_NAME_01                                      0x0e8b // bit-0
#define PANEL_NAME_02                                      0x0e98 // bit-0
#define PANEL_NAME_03                                      0x0ea5 // bit-0
#define PANEL_NAME_04                                      0x0eb2 // bit-0
#define PANEL_NAME_05                                      0x0ebf // bit-0
#define PANEL_NAME_06                                      0x0ecc // bit-0
#define PANEL_NAME_07                                      0x0ed9 // bit-0
#define PANEL_NAME_08                                      0x0ee6 // bit-0
#define PANEL_NAME_09                                      0x0ef3 // bit-0
#define PANEL_NAME_10                                      0x0f00 // bit-0
#define PANEL_NAME_11                                      0x0f0d // bit-0
#define PANEL_NAME_12                                      0x0f1a // bit-0
#define PANEL_NAME_13                                      0x0f27 // bit-0
#define PANEL_NAME_14                                      0x0f34 // bit-0
#define PANEL_NAME_15                                      0x0f41 // bit-0
#define PANEL_NAME_16                                      0x0f4e // bit-0
#define ENABLE_SCALING_01                                  0x0f5b // bit-0
#define ENABLE_SCALING_02                                  0x0f5b // bit-1
#define ENABLE_SCALING_03                                  0x0f5b // bit-2
#define ENABLE_SCALING_04                                  0x0f5b // bit-3
#define ENABLE_SCALING_05                                  0x0f5b // bit-4
#define ENABLE_SCALING_06                                  0x0f5b // bit-5
#define ENABLE_SCALING_07                                  0x0f5b // bit-6
#define ENABLE_SCALING_08                                  0x0f5b // bit-7
#define ENABLE_SCALING_09                                  0x0f5c // bit-0
#define ENABLE_SCALING_10                                  0x0f5c // bit-1
#define ENABLE_SCALING_11                                  0x0f5c // bit-2
#define ENABLE_SCALING_12                                  0x0f5c // bit-3
#define ENABLE_SCALING_13                                  0x0f5c // bit-4
#define ENABLE_SCALING_14                                  0x0f5c // bit-5
#define ENABLE_SCALING_15                                  0x0f5c // bit-6
#define ENABLE_SCALING_16                                  0x0f5c // bit-7
#define SEAMLESS_DRRS_MIN_RR_01                            0x0f5d // bit-0
#define SEAMLESS_DRRS_MIN_RR_02                            0x0f5e // bit-0
#define SEAMLESS_DRRS_MIN_RR_03                            0x0f5f // bit-0
#define SEAMLESS_DRRS_MIN_RR_04                            0x0f60 // bit-0
#define SEAMLESS_DRRS_MIN_RR_05                            0x0f61 // bit-0
#define SEAMLESS_DRRS_MIN_RR_06                            0x0f62 // bit-0
#define SEAMLESS_DRRS_MIN_RR_07                            0x0f63 // bit-0
#define SEAMLESS_DRRS_MIN_RR_08                            0x0f64 // bit-0
#define SEAMLESS_DRRS_MIN_RR_09                            0x0f65 // bit-0
#define SEAMLESS_DRRS_MIN_RR_10                            0x0f66 // bit-0
#define SEAMLESS_DRRS_MIN_RR_11                            0x0f67 // bit-0
#define SEAMLESS_DRRS_MIN_RR_12                            0x0f68 // bit-0
#define SEAMLESS_DRRS_MIN_RR_13                            0x0f69 // bit-0
#define SEAMLESS_DRRS_MIN_RR_14                            0x0f6a // bit-0
#define SEAMLESS_DRRS_MIN_RR_15                            0x0f6b // bit-0
#define SEAMLESS_DRRS_MIN_RR_16                            0x0f6c // bit-0
#define BLC_INV_TYPE_01                                    0x0f71 // bit-0
#define BLC_INV_POLARITY_01                                0x0f71 // bit-2
#define BLC_GPIO_PINS_01                                   0x0f71 // bit-3
#define BLC_GMBUS_SPEED_01                                 0x0f71 // bit-6
#define PWM_FREQUENCY_01                                   0x0f72 // bit-0
#define BLC_MIN_BRIGHTNESS_01                              0x0f74 // bit-0
#define BLC_I2C_ADDR_01                                    0x0f75 // bit-0
#define BLC_BRIGHTNESS_CMD_01                              0x0f76 // bit-0
#define BLC_INV_TYPE_02                                    0x0f77 // bit-0
#define BLC_INV_POLARITY_02                                0x0f77 // bit-2
#define BLC_GPIO_PINS_02                                   0x0f77 // bit-3
#define BLC_GMBUS_SPEED_02                                 0x0f77 // bit-6
#define PWM_FREQUENCY_02                                   0x0f78 // bit-0
#define BLC_MIN_BRIGHTNESS_02                              0x0f7a // bit-0
#define BLC_I2C_ADDR_02                                    0x0f7b // bit-0
#define BLC_BRIGHTNESS_CMD_02                              0x0f7c // bit-0
#define BLC_INV_TYPE_03                                    0x0f7d // bit-0
#define BLC_INV_POLARITY_03                                0x0f7d // bit-2
#define BLC_GPIO_PINS_03                                   0x0f7d // bit-3
#define BLC_GMBUS_SPEED_03                                 0x0f7d // bit-6
#define PWM_FREQUENCY_03                                   0x0f7e // bit-0
#define BLC_MIN_BRIGHTNESS_03                              0x0f80 // bit-0
#define BLC_I2C_ADDR_03                                    0x0f81 // bit-0
#define BLC_BRIGHTNESS_CMD_03                              0x0f82 // bit-0
#define BLC_INV_TYPE_04                                    0x0f83 // bit-0
#define BLC_INV_POLARITY_04                                0x0f83 // bit-2
#define BLC_GPIO_PINS_04                                   0x0f83 // bit-3
#define BLC_GMBUS_SPEED_04                                 0x0f83 // bit-6
#define PWM_FREQUENCY_04                                   0x0f84 // bit-0
#define BLC_MIN_BRIGHTNESS_04                              0x0f86 // bit-0
#define BLC_I2C_ADDR_04                                    0x0f87 // bit-0
#define BLC_BRIGHTNESS_CMD_04                              0x0f88 // bit-0
#define BLC_INV_TYPE_05                                    0x0f89 // bit-0
#define BLC_INV_POLARITY_05                                0x0f89 // bit-2
#define BLC_GPIO_PINS_05                                   0x0f89 // bit-3
#define BLC_GMBUS_SPEED_05                                 0x0f89 // bit-6
#define PWM_FREQUENCY_05                                   0x0f8a // bit-0
#define BLC_MIN_BRIGHTNESS_05                              0x0f8c // bit-0
#define BLC_I2C_ADDR_05                                    0x0f8d // bit-0
#define BLC_BRIGHTNESS_CMD_05                              0x0f8e // bit-0
#define BLC_INV_TYPE_06                                    0x0f8f // bit-0
#define BLC_INV_POLARITY_06                                0x0f8f // bit-2
#define BLC_GPIO_PINS_06                                   0x0f8f // bit-3
#define BLC_GMBUS_SPEED_06                                 0x0f8f // bit-6
#define PWM_FREQUENCY_06                                   0x0f90 // bit-0
#define BLC_MIN_BRIGHTNESS_06                              0x0f92 // bit-0
#define BLC_I2C_ADDR_06                                    0x0f93 // bit-0
#define BLC_BRIGHTNESS_CMD_06                              0x0f94 // bit-0
#define BLC_INV_TYPE_07                                    0x0f95 // bit-0
#define BLC_INV_POLARITY_07                                0x0f95 // bit-2
#define BLC_GPIO_PINS_07                                   0x0f95 // bit-3
#define BLC_GMBUS_SPEED_07                                 0x0f95 // bit-6
#define PWM_FREQUENCY_07                                   0x0f96 // bit-0
#define BLC_MIN_BRIGHTNESS_07                              0x0f98 // bit-0
#define BLC_I2C_ADDR_07                                    0x0f99 // bit-0
#define BLC_BRIGHTNESS_CMD_07                              0x0f9a // bit-0
#define BLC_INV_TYPE_08                                    0x0f9b // bit-0
#define BLC_INV_POLARITY_08                                0x0f9b // bit-2
#define BLC_GPIO_PINS_08                                   0x0f9b // bit-3
#define BLC_GMBUS_SPEED_08                                 0x0f9b // bit-6
#define PWM_FREQUENCY_08                                   0x0f9c // bit-0
#define BLC_MIN_BRIGHTNESS_08                              0x0f9e // bit-0
#define BLC_I2C_ADDR_08                                    0x0f9f // bit-0
#define BLC_BRIGHTNESS_CMD_08                              0x0fa0 // bit-0
#define BLC_INV_TYPE_09                                    0x0fa1 // bit-0
#define BLC_INV_POLARITY_09                                0x0fa1 // bit-2
#define BLC_GPIO_PINS_09                                   0x0fa1 // bit-3
#define BLC_GMBUS_SPEED_09                                 0x0fa1 // bit-6
#define PWM_FREQUENCY_09                                   0x0fa2 // bit-0
#define BLC_MIN_BRIGHTNESS_09                              0x0fa4 // bit-0
#define BLC_I2C_ADDR_09                                    0x0fa5 // bit-0
#define BLC_BRIGHTNESS_CMD_09                              0x0fa6 // bit-0
#define BLC_INV_TYPE_10                                    0x0fa7 // bit-0
#define BLC_INV_POLARITY_10                                0x0fa7 // bit-2
#define BLC_GPIO_PINS_10                                   0x0fa7 // bit-3
#define BLC_GMBUS_SPEED_10                                 0x0fa7 // bit-6
#define PWM_FREQUENCY_10                                   0x0fa8 // bit-0
#define BLC_MIN_BRIGHTNESS_10                              0x0faa // bit-0
#define BLC_I2C_ADDR_10                                    0x0fab // bit-0
#define BLC_BRIGHTNESS_CMD_10                              0x0fac // bit-0
#define BLC_INV_TYPE_11                                    0x0fad // bit-0
#define BLC_INV_POLARITY_11                                0x0fad // bit-2
#define BLC_GPIO_PINS_11                                   0x0fad // bit-3
#define BLC_GMBUS_SPEED_11                                 0x0fad // bit-6
#define PWM_FREQUENCY_11                                   0x0fae // bit-0
#define BLC_MIN_BRIGHTNESS_11                              0x0fb0 // bit-0
#define BLC_I2C_ADDR_11                                    0x0fb1 // bit-0
#define BLC_BRIGHTNESS_CMD_11                              0x0fb2 // bit-0
#define BLC_INV_TYPE_12                                    0x0fb3 // bit-0
#define BLC_INV_POLARITY_12                                0x0fb3 // bit-2
#define BLC_GPIO_PINS_12                                   0x0fb3 // bit-3
#define BLC_GMBUS_SPEED_12                                 0x0fb3 // bit-6
#define PWM_FREQUENCY_12                                   0x0fb4 // bit-0
#define BLC_MIN_BRIGHTNESS_12                              0x0fb6 // bit-0
#define BLC_I2C_ADDR_12                                    0x0fb7 // bit-0
#define BLC_BRIGHTNESS_CMD_12                              0x0fb8 // bit-0
#define BLC_INV_TYPE_13                                    0x0fb9 // bit-0
#define BLC_INV_POLARITY_13                                0x0fb9 // bit-2
#define BLC_GPIO_PINS_13                                   0x0fb9 // bit-3
#define BLC_GMBUS_SPEED_13                                 0x0fb9 // bit-6
#define PWM_FREQUENCY_13                                   0x0fba // bit-0
#define BLC_MIN_BRIGHTNESS_13                              0x0fbc // bit-0
#define BLC_I2C_ADDR_13                                    0x0fbd // bit-0
#define BLC_BRIGHTNESS_CMD_13                              0x0fbe // bit-0
#define BLC_INV_TYPE_14                                    0x0fbf // bit-0
#define BLC_INV_POLARITY_14                                0x0fbf // bit-2
#define BLC_GPIO_PINS_14                                   0x0fbf // bit-3
#define BLC_GMBUS_SPEED_14                                 0x0fbf // bit-6
#define PWM_FREQUENCY_14                                   0x0fc0 // bit-0
#define BLC_MIN_BRIGHTNESS_14                              0x0fc2 // bit-0
#define BLC_I2C_ADDR_14                                    0x0fc3 // bit-0
#define BLC_BRIGHTNESS_CMD_14                              0x0fc4 // bit-0
#define BLC_INV_TYPE_15                                    0x0fc5 // bit-0
#define BLC_INV_POLARITY_15                                0x0fc5 // bit-2
#define BLC_GPIO_PINS_15                                   0x0fc5 // bit-3
#define BLC_GMBUS_SPEED_15                                 0x0fc5 // bit-6
#define PWM_FREQUENCY_15                                   0x0fc6 // bit-0
#define BLC_MIN_BRIGHTNESS_15                              0x0fc8 // bit-0
#define BLC_I2C_ADDR_15                                    0x0fc9 // bit-0
#define BLC_BRIGHTNESS_CMD_15                              0x0fca // bit-0
#define BLC_INV_TYPE_16                                    0x0fcb // bit-0
#define BLC_INV_POLARITY_16                                0x0fcb // bit-2
#define BLC_GPIO_PINS_16                                   0x0fcb // bit-3
#define BLC_GMBUS_SPEED_16                                 0x0fcb // bit-6
#define PWM_FREQUENCY_16                                   0x0fcc // bit-0
#define BLC_MIN_BRIGHTNESS_16                              0x0fce // bit-0
#define BLC_I2C_ADDR_16                                    0x0fcf // bit-0
#define BLC_BRIGHTNESS_CMD_16                              0x0fd0 // bit-0
#define POST_BL_BRIGHTNESS_01                              0x0fd1 // bit-0
#define POST_BL_BRIGHTNESS_02                              0x0fd2 // bit-0
#define POST_BL_BRIGHTNESS_03                              0x0fd3 // bit-0
#define POST_BL_BRIGHTNESS_04                              0x0fd4 // bit-0
#define POST_BL_BRIGHTNESS_05                              0x0fd5 // bit-0
#define POST_BL_BRIGHTNESS_06                              0x0fd6 // bit-0
#define POST_BL_BRIGHTNESS_07                              0x0fd7 // bit-0
#define POST_BL_BRIGHTNESS_08                              0x0fd8 // bit-0
#define POST_BL_BRIGHTNESS_09                              0x0fd9 // bit-0
#define POST_BL_BRIGHTNESS_10                              0x0fda // bit-0
#define POST_BL_BRIGHTNESS_11                              0x0fdb // bit-0
#define POST_BL_BRIGHTNESS_12                              0x0fdc // bit-0
#define POST_BL_BRIGHTNESS_13                              0x0fdd // bit-0
#define POST_BL_BRIGHTNESS_14                              0x0fde // bit-0
#define POST_BL_BRIGHTNESS_15                              0x0fdf // bit-0
#define POST_BL_BRIGHTNESS_16                              0x0fe0 // bit-0
#define LFP_PWM_SOURCE_SELECTION_01                        0x0fe1 // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_01                    0x0fe1 // bit-4
#define LFP_PWM_SOURCE_SELECTION_02                        0x0fe2 // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_02                    0x0fe2 // bit-4
#define LFP_PWM_SOURCE_SELECTION_03                        0x0fe3 // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_03                    0x0fe3 // bit-4
#define LFP_PWM_SOURCE_SELECTION_04                        0x0fe4 // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_04                    0x0fe4 // bit-4
#define LFP_PWM_SOURCE_SELECTION_05                        0x0fe5 // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_05                    0x0fe5 // bit-4
#define LFP_PWM_SOURCE_SELECTION_06                        0x0fe6 // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_06                    0x0fe6 // bit-4
#define LFP_PWM_SOURCE_SELECTION_07                        0x0fe7 // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_07                    0x0fe7 // bit-4
#define LFP_PWM_SOURCE_SELECTION_08                        0x0fe8 // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_08                    0x0fe8 // bit-4
#define LFP_PWM_SOURCE_SELECTION_09                        0x0fe9 // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_09                    0x0fe9 // bit-4
#define LFP_PWM_SOURCE_SELECTION_10                        0x0fea // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_10                    0x0fea // bit-4
#define LFP_PWM_SOURCE_SELECTION_11                        0x0feb // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_11                    0x0feb // bit-4
#define LFP_PWM_SOURCE_SELECTION_12                        0x0fec // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_12                    0x0fec // bit-4
#define LFP_PWM_SOURCE_SELECTION_13                        0x0fed // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_13                    0x0fed // bit-4
#define LFP_PWM_SOURCE_SELECTION_14                        0x0fee // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_14                    0x0fee // bit-4
#define LFP_PWM_SOURCE_SELECTION_15                        0x0fef // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_15                    0x0fef // bit-4
#define LFP_PWM_SOURCE_SELECTION_16                        0x0ff0 // bit-0
#define LFP_PWM_CONTROLLER_SELECTION_16                    0x0ff0 // bit-4
#define BIA_AGGRESS_LEVEL                                  0x0ff4 // bit-1
#define ALS_RESPONSE_DATA                                  0x0ff5 // bit-0
#define CHROMACITY_ENABLE_01                               0x100c // bit-0
#define OVERRIDE_EDID_DATA_01                              0x100c // bit-1
#define RED_GREEN_01                                       0x100d // bit-0
#define BLUE_WHITE_01                                      0x100e // bit-0
#define RED_X_01                                           0x100f // bit-0
#define RED_Y_01                                           0x1010 // bit-0
#define GREEN_X_01                                         0x1011 // bit-0
#define GREEN_Y_01                                         0x1012 // bit-0
#define BLUE_X_01                                          0x1013 // bit-0
#define BLUE_Y_01                                          0x1014 // bit-0
#define WHITE_X_01                                         0x1015 // bit-0
#define WHITE_Y_01                                         0x1016 // bit-0
#define CHROMACITY_ENABLE_02                               0x1017 // bit-0
#define OVERRIDE_EDID_DATA_02                              0x1017 // bit-1
#define RED_GREEN_02                                       0x1018 // bit-0
#define BLUE_WHITE_02                                      0x1019 // bit-0
#define RED_X_02                                           0x101a // bit-0
#define RED_Y_02                                           0x101b // bit-0
#define GREEN_X_02                                         0x101c // bit-0
#define GREEN_Y_02                                         0x101d // bit-0
#define BLUE_X_02                                          0x101e // bit-0
#define BLUE_Y_02                                          0x101f // bit-0
#define WHITE_X_02                                         0x1020 // bit-0
#define WHITE_Y_02                                         0x1021 // bit-0
#define CHROMACITY_ENABLE_03                               0x1022 // bit-0
#define OVERRIDE_EDID_DATA_03                              0x1022 // bit-1
#define RED_GREEN_03                                       0x1023 // bit-0
#define BLUE_WHITE_03                                      0x1024 // bit-0
#define RED_X_03                                           0x1025 // bit-0
#define RED_Y_03                                           0x1026 // bit-0
#define GREEN_X_03                                         0x1027 // bit-0
#define GREEN_Y_03                                         0x1028 // bit-0
#define BLUE_X_03                                          0x1029 // bit-0
#define BLUE_Y_03                                          0x102a // bit-0
#define WHITE_X_03                                         0x102b // bit-0
#define WHITE_Y_03                                         0x102c // bit-0
#define CHROMACITY_ENABLE_04                               0x102d // bit-0
#define OVERRIDE_EDID_DATA_04                              0x102d // bit-1
#define RED_GREEN_04                                       0x102e // bit-0
#define BLUE_WHITE_04                                      0x102f // bit-0
#define RED_X_04                                           0x1030 // bit-0
#define RED_Y_04                                           0x1031 // bit-0
#define GREEN_X_04                                         0x1032 // bit-0
#define GREEN_Y_04                                         0x1033 // bit-0
#define BLUE_X_04                                          0x1034 // bit-0
#define BLUE_Y_04                                          0x1035 // bit-0
#define WHITE_X_04                                         0x1036 // bit-0
#define WHITE_Y_04                                         0x1037 // bit-0
#define CHROMACITY_ENABLE_05                               0x1038 // bit-0
#define OVERRIDE_EDID_DATA_05                              0x1038 // bit-1
#define RED_GREEN_05                                       0x1039 // bit-0
#define BLUE_WHITE_05                                      0x103a // bit-0
#define RED_X_05                                           0x103b // bit-0
#define RED_Y_05                                           0x103c // bit-0
#define GREEN_X_05                                         0x103d // bit-0
#define GREEN_Y_05                                         0x103e // bit-0
#define BLUE_X_05                                          0x103f // bit-0
#define BLUE_Y_05                                          0x1040 // bit-0
#define WHITE_X_05                                         0x1041 // bit-0
#define WHITE_Y_05                                         0x1042 // bit-0
#define CHROMACITY_ENABLE_06                               0x1043 // bit-0
#define OVERRIDE_EDID_DATA_06                              0x1043 // bit-1
#define RED_GREEN_06                                       0x1044 // bit-0
#define BLUE_WHITE_06                                      0x1045 // bit-0
#define RED_X_06                                           0x1046 // bit-0
#define RED_Y_06                                           0x1047 // bit-0
#define GREEN_X_06                                         0x1048 // bit-0
#define GREEN_Y_06                                         0x1049 // bit-0
#define BLUE_X_06                                          0x104a // bit-0
#define BLUE_Y_06                                          0x104b // bit-0
#define WHITE_X_06                                         0x104c // bit-0
#define WHITE_Y_06                                         0x104d // bit-0
#define CHROMACITY_ENABLE_07                               0x104e // bit-0
#define OVERRIDE_EDID_DATA_07                              0x104e // bit-1
#define RED_GREEN_07                                       0x104f // bit-0
#define BLUE_WHITE_07                                      0x1050 // bit-0
#define RED_X_07                                           0x1051 // bit-0
#define RED_Y_07                                           0x1052 // bit-0
#define GREEN_X_07                                         0x1053 // bit-0
#define GREEN_Y_07                                         0x1054 // bit-0
#define BLUE_X_07                                          0x1055 // bit-0
#define BLUE_Y_07                                          0x1056 // bit-0
#define WHITE_X_07                                         0x1057 // bit-0
#define WHITE_Y_07                                         0x1058 // bit-0
#define CHROMACITY_ENABLE_08                               0x1059 // bit-0
#define OVERRIDE_EDID_DATA_08                              0x1059 // bit-1
#define RED_GREEN_08                                       0x105a // bit-0
#define BLUE_WHITE_08                                      0x105b // bit-0
#define RED_X_08                                           0x105c // bit-0
#define RED_Y_08                                           0x105d // bit-0
#define GREEN_X_08                                         0x105e // bit-0
#define GREEN_Y_08                                         0x105f // bit-0
#define BLUE_X_08                                          0x1060 // bit-0
#define BLUE_Y_08                                          0x1061 // bit-0
#define WHITE_X_08                                         0x1062 // bit-0
#define WHITE_Y_08                                         0x1063 // bit-0
#define CHROMACITY_ENABLE_09                               0x1064 // bit-0
#define OVERRIDE_EDID_DATA_09                              0x1064 // bit-1
#define RED_GREEN_09                                       0x1065 // bit-0
#define BLUE_WHITE_09                                      0x1066 // bit-0
#define RED_X_09                                           0x1067 // bit-0
#define RED_Y_09                                           0x1068 // bit-0
#define GREEN_X_09                                         0x1069 // bit-0
#define GREEN_Y_09                                         0x106a // bit-0
#define BLUE_X_09                                          0x106b // bit-0
#define BLUE_Y_09                                          0x106c // bit-0
#define WHITE_X_09                                         0x106d // bit-0
#define WHITE_Y_09                                         0x106e // bit-0
#define CHROMACITY_ENABLE_10                               0x106f // bit-0
#define OVERRIDE_EDID_DATA_10                              0x106f // bit-1
#define RED_GREEN_10                                       0x1070 // bit-0
#define BLUE_WHITE_10                                      0x1071 // bit-0
#define RED_X_10                                           0x1072 // bit-0
#define RED_Y_10                                           0x1073 // bit-0
#define GREEN_X_10                                         0x1074 // bit-0
#define GREEN_Y_10                                         0x1075 // bit-0
#define BLUE_X_10                                          0x1076 // bit-0
#define BLUE_Y_10                                          0x1077 // bit-0
#define WHITE_X_10                                         0x1078 // bit-0
#define WHITE_Y_10                                         0x1079 // bit-0
#define CHROMACITY_ENABLE_11                               0x107a // bit-0
#define OVERRIDE_EDID_DATA_11                              0x107a // bit-1
#define RED_GREEN_11                                       0x107b // bit-0
#define BLUE_WHITE_11                                      0x107c // bit-0
#define RED_X_11                                           0x107d // bit-0
#define RED_Y_11                                           0x107e // bit-0
#define GREEN_X_11                                         0x107f // bit-0
#define GREEN_Y_11                                         0x1080 // bit-0
#define BLUE_X_11                                          0x1081 // bit-0
#define BLUE_Y_11                                          0x1082 // bit-0
#define WHITE_X_11                                         0x1083 // bit-0
#define WHITE_Y_11                                         0x1084 // bit-0
#define CHROMACITY_ENABLE_12                               0x1085 // bit-0
#define OVERRIDE_EDID_DATA_12                              0x1085 // bit-1
#define RED_GREEN_12                                       0x1086 // bit-0
#define BLUE_WHITE_12                                      0x1087 // bit-0
#define RED_X_12                                           0x1088 // bit-0
#define RED_Y_12                                           0x1089 // bit-0
#define GREEN_X_12                                         0x108a // bit-0
#define GREEN_Y_12                                         0x108b // bit-0
#define BLUE_X_12                                          0x108c // bit-0
#define BLUE_Y_12                                          0x108d // bit-0
#define WHITE_X_12                                         0x108e // bit-0
#define WHITE_Y_12                                         0x108f // bit-0
#define CHROMACITY_ENABLE_13                               0x1090 // bit-0
#define OVERRIDE_EDID_DATA_13                              0x1090 // bit-1
#define RED_GREEN_13                                       0x1091 // bit-0
#define BLUE_WHITE_13                                      0x1092 // bit-0
#define RED_X_13                                           0x1093 // bit-0
#define RED_Y_13                                           0x1094 // bit-0
#define GREEN_X_13                                         0x1095 // bit-0
#define GREEN_Y_13                                         0x1096 // bit-0
#define BLUE_X_13                                          0x1097 // bit-0
#define BLUE_Y_13                                          0x1098 // bit-0
#define WHITE_X_13                                         0x1099 // bit-0
#define WHITE_Y_13                                         0x109a // bit-0
#define CHROMACITY_ENABLE_14                               0x109b // bit-0
#define OVERRIDE_EDID_DATA_14                              0x109b // bit-1
#define RED_GREEN_14                                       0x109c // bit-0
#define BLUE_WHITE_14                                      0x109d // bit-0
#define RED_X_14                                           0x109e // bit-0
#define RED_Y_14                                           0x109f // bit-0
#define GREEN_X_14                                         0x10a0 // bit-0
#define GREEN_Y_14                                         0x10a1 // bit-0
#define BLUE_X_14                                          0x10a2 // bit-0
#define BLUE_Y_14                                          0x10a3 // bit-0
#define WHITE_X_14                                         0x10a4 // bit-0
#define WHITE_Y_14                                         0x10a5 // bit-0
#define CHROMACITY_ENABLE_15                               0x10a6 // bit-0
#define OVERRIDE_EDID_DATA_15                              0x10a6 // bit-1
#define RED_GREEN_15                                       0x10a7 // bit-0
#define BLUE_WHITE_15                                      0x10a8 // bit-0
#define RED_X_15                                           0x10a9 // bit-0
#define RED_Y_15                                           0x10aa // bit-0
#define GREEN_X_15                                         0x10ab // bit-0
#define GREEN_Y_15                                         0x10ac // bit-0
#define BLUE_X_15                                          0x10ad // bit-0
#define BLUE_Y_15                                          0x10ae // bit-0
#define WHITE_X_15                                         0x10af // bit-0
#define WHITE_Y_15                                         0x10b0 // bit-0
#define CHROMACITY_ENABLE_16                               0x10b1 // bit-0
#define OVERRIDE_EDID_DATA_16                              0x10b1 // bit-1
#define RED_GREEN_16                                       0x10b2 // bit-0
#define BLUE_WHITE_16                                      0x10b3 // bit-0
#define RED_X_16                                           0x10b4 // bit-0
#define RED_Y_16                                           0x10b5 // bit-0
#define GREEN_X_16                                         0x10b6 // bit-0
#define GREEN_Y_16                                         0x10b7 // bit-0
#define BLUE_X_16                                          0x10b8 // bit-0
#define BLUE_Y_16                                          0x10b9 // bit-0
#define WHITE_X_16                                         0x10ba // bit-0
#define WHITE_Y_16                                         0x10bb // bit-0
#define FEATURE_ENABLE                                     0x10bf // bit-0
#define X_RES                                              0x10c0 // bit-0
#define Y_RES                                              0x10c4 // bit-0
#define MIPI_DSI_CONF_BLOCKID                              0x10c8 // bit-0
#define MIPI_DSI_CONF_BLOCKSIZE                            0x10c9 // bit-0
#define PANELIDENTIFIER_01                                 0x10cb // bit-0
#define DITHERING_01                                       0x10cd // bit-0
#define PANEL_TYPE_01                                      0x10cd // bit-2
#define MIPI_DSI_PANEL_ARCHITECTURE_TYPE_01                0x10cd // bit-3
#define VIDEO_COMMAND_MODE_01                              0x10cd // bit-5
#define PACKET_SEQUENCE_VIDEO_MODE_01                      0x10cd // bit-6
#define CABC_SUPPORT_01                                    0x10ce // bit-0
#define PMICSOCSELECTION_01                                0x10ce // bit-1
#define COLOUR_FORMAT_VIDEO_MODE_01                        0x10ce // bit-2
#define PANEL_ROTATION_01                                  0x10ce // bit-6
#define BTA_DISABLE_01                                     0x10cf // bit-0
#define DUAL_LINK_01                                       0x10d1 // bit-0
#define NUMBER_OF_LANES_01                                 0x10d1 // bit-2
#define PIXEL_OVERLAP_COUNT_01                             0x10d1 // bit-4
#define RGBFLIP_01                                         0x10d1 // bit-7
#define CABCCMDSPORT_01                                    0x10d2 // bit-0
#define PANELPWMCMDSPORT_01                                0x10d2 // bit-2
#define REQUIREDBURSTMODERATE_01                           0x10d6 // bit-0
#define DSIDDRCLOCK_01                                     0x10da // bit-0
#define ESCAPECLK_01                                       0x10e2 // bit-0
#define DPHYPARAMFLAG_01                                   0x10e3 // bit-0
#define EOTPSUPPORT_01                                     0x10e3 // bit-1
#define CLOCKSTOP_01                                       0x10e3 // bit-2
#define HSTXTIMEOUT_01                                     0x10e5 // bit-0
#define LPRXTIMEOUT_01                                     0x10e9 // bit-0
#define TURNAROUNDTIMEOUT_01                               0x10ed // bit-0
#define DEVICERESETTIMER_01                                0x10f1 // bit-0
#define MASTERINITTIMER_01                                 0x10f5 // bit-0
#define DBIBWTIMER_01                                      0x10f9 // bit-0
#define LPBYTECLKREGVALUE_01                               0x10fd // bit-0
#define DPHYPARAMREGVALUE_01                               0x1101 // bit-0
#define CLKLANESWITCHINGTIMECOUNT_01                       0x1105 // bit-0
#define HIGHLOWSWITCHCOUNT_01                              0x1109 // bit-0
#define TCLKPREPARE_01                                     0x1129 // bit-0
#define TCLKTRAIL_01                                       0x112c // bit-0
#define TCLKPREPARETCLKZERO_01                             0x112d // bit-0
#define THSPREPARE_01                                      0x1133 // bit-0
#define THSPREPARETHSZERO_01                               0x1134 // bit-0
#define THSTRAIL_01                                        0x1139 // bit-0
#define PANELENABLE_01                                     0x113f // bit-0
#define BKLTENABLE_01                                      0x1140 // bit-0
#define PWMENABLE_01                                       0x1141 // bit-0
#define RSTRN_01                                           0x1142 // bit-0
#define PWRDOWNR_01                                        0x1143 // bit-0
#define STBYRN_01                                          0x1144 // bit-0
#define PANELIDENTIFIER_02                                 0x1145 // bit-0
#define DITHERING_02                                       0x1147 // bit-0
#define PANEL_TYPE_02                                      0x1147 // bit-2
#define MIPI_DSI_PANEL_ARCHITECTURE_TYPE_02                0x1147 // bit-3
#define VIDEO_COMMAND_MODE_02                              0x1147 // bit-5
#define PACKET_SEQUENCE_VIDEO_MODE_02                      0x1147 // bit-6
#define CABC_SUPPORT_02                                    0x1148 // bit-0
#define PMICSOCSELECTION_02                                0x1148 // bit-1
#define COLOUR_FORMAT_VIDEO_MODE_02                        0x1148 // bit-2
#define PANEL_ROTATION_02                                  0x1148 // bit-6
#define BTA_DISABLE_02                                     0x1149 // bit-0
#define DUAL_LINK_02                                       0x114b // bit-0
#define NUMBER_OF_LANES_02                                 0x114b // bit-2
#define PIXEL_OVERLAP_COUNT_02                             0x114b // bit-4
#define RGBFLIP_02                                         0x114b // bit-7
#define CABCCMDSPORT_02                                    0x114c // bit-0
#define PANELPWMCMDSPORT_02                                0x114c // bit-2
#define REQUIREDBURSTMODERATE_02                           0x1150 // bit-0
#define DSIDDRCLOCK_02                                     0x1154 // bit-0
#define ESCAPECLK_02                                       0x115c // bit-0
#define DPHYPARAMFLAG_02                                   0x115d // bit-0
#define EOTPSUPPORT_02                                     0x115d // bit-1
#define CLOCKSTOP_02                                       0x115d // bit-2
#define HSTXTIMEOUT_02                                     0x115f // bit-0
#define LPRXTIMEOUT_02                                     0x1163 // bit-0
#define TURNAROUNDTIMEOUT_02                               0x1167 // bit-0
#define DEVICERESETTIMER_02                                0x116b // bit-0
#define MASTERINITTIMER_02                                 0x116f // bit-0
#define DBIBWTIMER_02                                      0x1173 // bit-0
#define LPBYTECLKREGVALUE_02                               0x1177 // bit-0
#define DPHYPARAMREGVALUE_02                               0x117b // bit-0
#define CLKLANESWITCHINGTIMECOUNT_02                       0x117f // bit-0
#define HIGHLOWSWITCHCOUNT_02                              0x1183 // bit-0
#define TCLKPREPARE_02                                     0x11a3 // bit-0
#define TCLKTRAIL_02                                       0x11a6 // bit-0
#define TCLKPREPARETCLKZERO_02                             0x11a7 // bit-0
#define THSPREPARE_02                                      0x11ad // bit-0
#define THSPREPARETHSZERO_02                               0x11ae // bit-0
#define THSTRAIL_02                                        0x11b3 // bit-0
#define PANELENABLE_02                                     0x11b9 // bit-0
#define BKLTENABLE_02                                      0x11ba // bit-0
#define PWMENABLE_02                                       0x11bb // bit-0
#define RSTRN_02                                           0x11bc // bit-0
#define PWRDOWNR_02                                        0x11bd // bit-0
#define STBYRN_02                                          0x11be // bit-0
#define PANELIDENTIFIER_03                                 0x11bf // bit-0
#define DITHERING_03                                       0x11c1 // bit-0
#define PANEL_TYPE_03                                      0x11c1 // bit-2
#define MIPI_DSI_PANEL_ARCHITECTURE_TYPE_03                0x11c1 // bit-3
#define VIDEO_COMMAND_MODE_03                              0x11c1 // bit-5
#define PACKET_SEQUENCE_VIDEO_MODE_03                      0x11c1 // bit-6
#define CABC_SUPPORT_03                                    0x11c2 // bit-0
#define PMICSOCSELECTION_03                                0x11c2 // bit-1
#define COLOUR_FORMAT_VIDEO_MODE_03                        0x11c2 // bit-2
#define PANEL_ROTATION_03                                  0x11c2 // bit-6
#define BTA_DISABLE_03                                     0x11c3 // bit-0
#define DUAL_LINK_03                                       0x11c5 // bit-0
#define NUMBER_OF_LANES_03                                 0x11c5 // bit-2
#define PIXEL_OVERLAP_COUNT_03                             0x11c5 // bit-4
#define RGBFLIP_03                                         0x11c5 // bit-7
#define CABCCMDSPORT_03                                    0x11c6 // bit-0
#define PANELPWMCMDSPORT_03                                0x11c6 // bit-2
#define REQUIREDBURSTMODERATE_03                           0x11ca // bit-0
#define DSIDDRCLOCK_03                                     0x11ce // bit-0
#define ESCAPECLK_03                                       0x11d6 // bit-0
#define DPHYPARAMFLAG_03                                   0x11d7 // bit-0
#define EOTPSUPPORT_03                                     0x11d7 // bit-1
#define CLOCKSTOP_03                                       0x11d7 // bit-2
#define HSTXTIMEOUT_03                                     0x11d9 // bit-0
#define LPRXTIMEOUT_03                                     0x11dd // bit-0
#define TURNAROUNDTIMEOUT_03                               0x11e1 // bit-0
#define DEVICERESETTIMER_03                                0x11e5 // bit-0
#define MASTERINITTIMER_03                                 0x11e9 // bit-0
#define DBIBWTIMER_03                                      0x11ed // bit-0
#define LPBYTECLKREGVALUE_03                               0x11f1 // bit-0
#define DPHYPARAMREGVALUE_03                               0x11f5 // bit-0
#define CLKLANESWITCHINGTIMECOUNT_03                       0x11f9 // bit-0
#define HIGHLOWSWITCHCOUNT_03                              0x11fd // bit-0
#define TCLKPREPARE_03                                     0x121d // bit-0
#define TCLKTRAIL_03                                       0x1220 // bit-0
#define TCLKPREPARETCLKZERO_03                             0x1221 // bit-0
#define THSPREPARE_03                                      0x1227 // bit-0
#define THSPREPARETHSZERO_03                               0x1228 // bit-0
#define THSTRAIL_03                                        0x122d // bit-0
#define PANELENABLE_03                                     0x1233 // bit-0
#define BKLTENABLE_03                                      0x1234 // bit-0
#define PWMENABLE_03                                       0x1235 // bit-0
#define RSTRN_03                                           0x1236 // bit-0
#define PWRDOWNR_03                                        0x1237 // bit-0
#define STBYRN_03                                          0x1238 // bit-0
#define PANELIDENTIFIER_04                                 0x1239 // bit-0
#define DITHERING_04                                       0x123b // bit-0
#define PANEL_TYPE_04                                      0x123b // bit-2
#define MIPI_DSI_PANEL_ARCHITECTURE_TYPE_04                0x123b // bit-3
#define VIDEO_COMMAND_MODE_04                              0x123b // bit-5
#define PACKET_SEQUENCE_VIDEO_MODE_04                      0x123b // bit-6
#define CABC_SUPPORT_04                                    0x123c // bit-0
#define PMICSOCSELECTION_04                                0x123c // bit-1
#define COLOUR_FORMAT_VIDEO_MODE_04                        0x123c // bit-2
#define PANEL_ROTATION_04                                  0x123c // bit-6
#define BTA_DISABLE_04                                     0x123d // bit-0
#define DUAL_LINK_04                                       0x123f // bit-0
#define NUMBER_OF_LANES_04                                 0x123f // bit-2
#define PIXEL_OVERLAP_COUNT_04                             0x123f // bit-4
#define RGBFLIP_04                                         0x123f // bit-7
#define CABCCMDSPORT_04                                    0x1240 // bit-0
#define PANELPWMCMDSPORT_04                                0x1240 // bit-2
#define REQUIREDBURSTMODERATE_04                           0x1244 // bit-0
#define DSIDDRCLOCK_04                                     0x1248 // bit-0
#define ESCAPECLK_04                                       0x1250 // bit-0
#define DPHYPARAMFLAG_04                                   0x1251 // bit-0
#define EOTPSUPPORT_04                                     0x1251 // bit-1
#define CLOCKSTOP_04                                       0x1251 // bit-2
#define HSTXTIMEOUT_04                                     0x1253 // bit-0
#define LPRXTIMEOUT_04                                     0x1257 // bit-0
#define TURNAROUNDTIMEOUT_04                               0x125b // bit-0
#define DEVICERESETTIMER_04                                0x125f // bit-0
#define MASTERINITTIMER_04                                 0x1263 // bit-0
#define DBIBWTIMER_04                                      0x1267 // bit-0
#define LPBYTECLKREGVALUE_04                               0x126b // bit-0
#define DPHYPARAMREGVALUE_04                               0x126f // bit-0
#define CLKLANESWITCHINGTIMECOUNT_04                       0x1273 // bit-0
#define HIGHLOWSWITCHCOUNT_04                              0x1277 // bit-0
#define TCLKPREPARE_04                                     0x1297 // bit-0
#define TCLKTRAIL_04                                       0x129a // bit-0
#define TCLKPREPARETCLKZERO_04                             0x129b // bit-0
#define THSPREPARE_04                                      0x12a1 // bit-0
#define THSPREPARETHSZERO_04                               0x12a2 // bit-0
#define THSTRAIL_04                                        0x12a7 // bit-0
#define PANELENABLE_04                                     0x12ad // bit-0
#define BKLTENABLE_04                                      0x12ae // bit-0
#define PWMENABLE_04                                       0x12af // bit-0
#define RSTRN_04                                           0x12b0 // bit-0
#define PWRDOWNR_04                                        0x12b1 // bit-0
#define STBYRN_04                                          0x12b2 // bit-0
#define PANELIDENTIFIER_05                                 0x12b3 // bit-0
#define DITHERING_05                                       0x12b5 // bit-0
#define PANEL_TYPE_05                                      0x12b5 // bit-2
#define MIPI_DSI_PANEL_ARCHITECTURE_TYPE_05                0x12b5 // bit-3
#define VIDEO_COMMAND_MODE_05                              0x12b5 // bit-5
#define PACKET_SEQUENCE_VIDEO_MODE_05                      0x12b5 // bit-6
#define CABC_SUPPORT_05                                    0x12b6 // bit-0
#define PMICSOCSELECTION_05                                0x12b6 // bit-1
#define COLOUR_FORMAT_VIDEO_MODE_05                        0x12b6 // bit-2
#define PANEL_ROTATION_05                                  0x12b6 // bit-6
#define BTA_DISABLE_05                                     0x12b7 // bit-0
#define DUAL_LINK_05                                       0x12b9 // bit-0
#define NUMBER_OF_LANES_05                                 0x12b9 // bit-2
#define PIXEL_OVERLAP_COUNT_05                             0x12b9 // bit-4
#define RGBFLIP_05                                         0x12b9 // bit-7
#define CABCCMDSPORT_05                                    0x12ba // bit-0
#define PANELPWMCMDSPORT_05                                0x12ba // bit-2
#define REQUIREDBURSTMODERATE_05                           0x12be // bit-0
#define DSIDDRCLOCK_05                                     0x12c2 // bit-0
#define ESCAPECLK_05                                       0x12ca // bit-0
#define DPHYPARAMFLAG_05                                   0x12cb // bit-0
#define EOTPSUPPORT_05                                     0x12cb // bit-1
#define CLOCKSTOP_05                                       0x12cb // bit-2
#define HSTXTIMEOUT_05                                     0x12cd // bit-0
#define LPRXTIMEOUT_05                                     0x12d1 // bit-0
#define TURNAROUNDTIMEOUT_05                               0x12d5 // bit-0
#define DEVICERESETTIMER_05                                0x12d9 // bit-0
#define MASTERINITTIMER_05                                 0x12dd // bit-0
#define DBIBWTIMER_05                                      0x12e1 // bit-0
#define LPBYTECLKREGVALUE_05                               0x12e5 // bit-0
#define DPHYPARAMREGVALUE_05                               0x12e9 // bit-0
#define CLKLANESWITCHINGTIMECOUNT_05                       0x12ed // bit-0
#define HIGHLOWSWITCHCOUNT_05                              0x12f1 // bit-0
#define TCLKPREPARE_05                                     0x1311 // bit-0
#define TCLKTRAIL_05                                       0x1314 // bit-0
#define TCLKPREPARETCLKZERO_05                             0x1315 // bit-0
#define THSPREPARE_05                                      0x131b // bit-0
#define THSPREPARETHSZERO_05                               0x131c // bit-0
#define THSTRAIL_05                                        0x1321 // bit-0
#define PANELENABLE_05                                     0x1327 // bit-0
#define BKLTENABLE_05                                      0x1328 // bit-0
#define PWMENABLE_05                                       0x1329 // bit-0
#define RSTRN_05                                           0x132a // bit-0
#define PWRDOWNR_05                                        0x132b // bit-0
#define STBYRN_05                                          0x132c // bit-0
#define PANELIDENTIFIER_06                                 0x132d // bit-0
#define DITHERING_06                                       0x132f // bit-0
#define PANEL_TYPE_06                                      0x132f // bit-2
#define MIPI_DSI_PANEL_ARCHITECTURE_TYPE_06                0x132f // bit-3
#define VIDEO_COMMAND_MODE_06                              0x132f // bit-5
#define PACKET_SEQUENCE_VIDEO_MODE_06                      0x132f // bit-6
#define CABC_SUPPORT_06                                    0x1330 // bit-0
#define PMICSOCSELECTION_06                                0x1330 // bit-1
#define COLOUR_FORMAT_VIDEO_MODE_06                        0x1330 // bit-2
#define PANEL_ROTATION_06                                  0x1330 // bit-6
#define BTA_DISABLE_06                                     0x1331 // bit-0
#define DUAL_LINK_06                                       0x1333 // bit-0
#define NUMBER_OF_LANES_06                                 0x1333 // bit-2
#define PIXEL_OVERLAP_COUNT_06                             0x1333 // bit-4
#define RGBFLIP_06                                         0x1333 // bit-7
#define CABCCMDSPORT_06                                    0x1334 // bit-0
#define PANELPWMCMDSPORT_06                                0x1334 // bit-2
#define REQUIREDBURSTMODERATE_06                           0x1338 // bit-0
#define DSIDDRCLOCK_06                                     0x133c // bit-0
#define ESCAPECLK_06                                       0x1344 // bit-0
#define DPHYPARAMFLAG_06                                   0x1345 // bit-0
#define EOTPSUPPORT_06                                     0x1345 // bit-1
#define CLOCKSTOP_06                                       0x1345 // bit-2
#define HSTXTIMEOUT_06                                     0x1347 // bit-0
#define LPRXTIMEOUT_06                                     0x134b // bit-0
#define TURNAROUNDTIMEOUT_06                               0x134f // bit-0
#define DEVICERESETTIMER_06                                0x1353 // bit-0
#define MASTERINITTIMER_06                                 0x1357 // bit-0
#define DBIBWTIMER_06                                      0x135b // bit-0
#define LPBYTECLKREGVALUE_06                               0x135f // bit-0
#define DPHYPARAMREGVALUE_06                               0x1363 // bit-0
#define CLKLANESWITCHINGTIMECOUNT_06                       0x1367 // bit-0
#define HIGHLOWSWITCHCOUNT_06                              0x136b // bit-0
#define TCLKPREPARE_06                                     0x138b // bit-0
#define TCLKTRAIL_06                                       0x138e // bit-0
#define TCLKPREPARETCLKZERO_06                             0x138f // bit-0
#define THSPREPARE_06                                      0x1395 // bit-0
#define THSPREPARETHSZERO_06                               0x1396 // bit-0
#define THSTRAIL_06                                        0x139b // bit-0
#define PANELENABLE_06                                     0x13a1 // bit-0
#define BKLTENABLE_06                                      0x13a2 // bit-0
#define PWMENABLE_06                                       0x13a3 // bit-0
#define RSTRN_06                                           0x13a4 // bit-0
#define PWRDOWNR_06                                        0x13a5 // bit-0
#define STBYRN_06                                          0x13a6 // bit-0
#define POWERUPDELAY_01                                    0x13a7 // bit-0
#define DATATURNONTOPANELBACKLIGHTENABLEDELAY_01           0x13a9 // bit-0
#define BACKLIGHTOFFTODATATURNOFFDELAY_01                  0x13ab // bit-0
#define POWERDOWNDELAY_01                                  0x13ad // bit-0
#define POWERCYCLEDELAY_01                                 0x13af // bit-0
#define POWERUPDELAY_02                                    0x13b1 // bit-0
#define DATATURNONTOPANELBACKLIGHTENABLEDELAY_02           0x13b3 // bit-0
#define BACKLIGHTOFFTODATATURNOFFDELAY_02                  0x13b5 // bit-0
#define POWERDOWNDELAY_02                                  0x13b7 // bit-0
#define POWERCYCLEDELAY_02                                 0x13b9 // bit-0
#define POWERUPDELAY_03                                    0x13bb // bit-0
#define DATATURNONTOPANELBACKLIGHTENABLEDELAY_03           0x13bd // bit-0
#define BACKLIGHTOFFTODATATURNOFFDELAY_03                  0x13bf // bit-0
#define POWERDOWNDELAY_03                                  0x13c1 // bit-0
#define POWERCYCLEDELAY_03                                 0x13c3 // bit-0
#define POWERUPDELAY_04                                    0x13c5 // bit-0
#define DATATURNONTOPANELBACKLIGHTENABLEDELAY_04           0x13c7 // bit-0
#define BACKLIGHTOFFTODATATURNOFFDELAY_04                  0x13c9 // bit-0
#define POWERDOWNDELAY_04                                  0x13cb // bit-0
#define POWERCYCLEDELAY_04                                 0x13cd // bit-0
#define POWERUPDELAY_05                                    0x13cf // bit-0
#define DATATURNONTOPANELBACKLIGHTENABLEDELAY_05           0x13d1 // bit-0
#define BACKLIGHTOFFTODATATURNOFFDELAY_05                  0x13d3 // bit-0
#define POWERDOWNDELAY_05                                  0x13d5 // bit-0
#define POWERCYCLEDELAY_05                                 0x13d7 // bit-0
#define POWERUPDELAY_06                                    0x13d9 // bit-0
#define DATATURNONTOPANELBACKLIGHTENABLEDELAY_06           0x13db // bit-0
#define BACKLIGHTOFFTODATATURNOFFDELAY_06                  0x13dd // bit-0
#define POWERDOWNDELAY_06                                  0x13df // bit-0
#define POWERCYCLEDELAY_06                                 0x13e1 // bit-0
#define MIPI_PWMON_TO_BKLT_ENABLE_DELAY_01                 0x13e3 // bit-0
#define MIPI_BKLT_DISABLE_TO_PWMOFF_DELAY_01               0x13e5 // bit-0
#define MIPI_PWMON_TO_BKLT_ENABLE_DELAY_02                 0x13e7 // bit-0
#define MIPI_BKLT_DISABLE_TO_PWMOFF_DELAY_02               0x13e9 // bit-0
#define MIPI_PWMON_TO_BKLT_ENABLE_DELAY_03                 0x13eb // bit-0
#define MIPI_BKLT_DISABLE_TO_PWMOFF_DELAY_03               0x13ed // bit-0
#define MIPI_PWMON_TO_BKLT_ENABLE_DELAY_04                 0x13ef // bit-0
#define MIPI_BKLT_DISABLE_TO_PWMOFF_DELAY_04               0x13f1 // bit-0
#define MIPI_PWMON_TO_BKLT_ENABLE_DELAY_05                 0x13f3 // bit-0
#define MIPI_BKLT_DISABLE_TO_PWMOFF_DELAY_05               0x13f5 // bit-0
#define MIPI_PWMON_TO_BKLT_ENABLE_DELAY_06                 0x13f7 // bit-0
#define MIPI_BKLT_DISABLE_TO_PWMOFF_DELAY_06               0x13f9 // bit-0
#define MIPI_PMICI2CBUSNO_1                                0x13fb // bit-0
#define MIPI_PMICI2CBUSNO_2                                0x13fc // bit-0
#define MIPI_PMICI2CBUSNO_3                                0x13fd // bit-0
#define MIPI_PMICI2CBUSNO_4                                0x13fe // bit-0
#define MIPI_PMICI2CBUSNO_5                                0x13ff // bit-0
#define MIPI_PMICI2CBUSNO_6                                0x1400 // bit-0
#define ENABLE_CORRECTION                                  0x1404 // bit-0
#define RED_TABLE                                          0x1405 // bit-0
#define GREEN_TABLE                                        0x1505 // bit-0
#define BLUE_TABLE                                         0x1605 // bit-0
#define COMPRESSION_BLOCKID                                0x1705 // bit-0
#define COMPRESSION_BLOCKSIZE                              0x1706 // bit-0
#define SIZE_OF_COMPRESSION_STRUCT                         0x1708 // bit-0
#define C1_MINOR_DSC_VERSION                               0x170a // bit-0
#define C1_MAJOR_DSC_VERSION                               0x170a // bit-4
#define C1_PPS_IDENTIFIER                                  0x170b // bit-0
#define C1_LINE_BUFFER_DEPTH                               0x170d // bit-0
#define C1_BITS_PER_COMPONENT                              0x170d // bit-4
#define C1_BITS_PER_PIXEL_LOW                              0x170e // bit-0
#define C1_VBR_ENABLE                                      0x170e // bit-2
#define C1_422_ENABLE                                      0x170e // bit-3
#define C1_CONVERT_RGB                                     0x170e // bit-4
#define C1_BLOCK_PREDICTION_ENABLE                         0x170e // bit-5
#define C1_BITS_PER_PIXEL_HIGH                             0x170f // bit-0
#define C1_PICTURE_HEIGHT                                  0x1710 // bit-0
#define C1_PICTURE_WIDTH                                   0x1712 // bit-0
#define C1_SLICE_HEIGHT                                    0x1714 // bit-0
#define C1_SLICE_WIDTH                                     0x1716 // bit-0
#define C1_CHUNK_SIZE                                      0x1718 // bit-0
#define C1_INITIAL_TRANS_DELAY_LOW                         0x171a // bit-0
#define C1_INITIAL_TRANS_DELAY_HIGH                        0x171b // bit-0
#define C1_INITIAL_DECODER_DELAY                           0x171c // bit-0
#define C1_RC_XFORM_SCALE_VALUE                            0x171f // bit-0
#define C1_SCALE_INCREMENTAL_VALUE                         0x1720 // bit-0
#define C1_SCALE_DECREMENTAL_VALUE_LOW                     0x1722 // bit-0
#define C1_SCALE_DECREMENTAL_VALUE_HIGH                    0x1723 // bit-0
#define C1_FIRST_LINE_BPG_OFFSET                           0x1725 // bit-0
#define C1_NFL_BPG_OFFSET                                  0x1726 // bit-0
#define C1_SLICE_BPG_OFFSET                                0x1728 // bit-0
#define C1_INITIAL_OFFSET                                  0x172a // bit-0
#define C1_FINAL_OFFSET                                    0x172c // bit-0
#define C1_MIN_QP                                          0x172e // bit-0
#define C1_MAX_QP                                          0x172f // bit-0
#define C1_RC_MODEL_SIZE                                   0x1730 // bit-0
#define C1_RC_EDGE_FACTOR                                  0x1732 // bit-0
#define C1_RC_QUANT_LIMIT_0                                0x1733 // bit-0
#define C1_RC_QUANT_LIMIT_1                                0x1734 // bit-0
#define C1_LOWER_RC_TARGET_OFFSET                          0x1735 // bit-0
#define C1_UPPER_RC_TARGET_OFFSET                          0x1735 // bit-4
#define C1_RC_BUFFER_THRESHOLD_00                          0x1736 // bit-0
#define C1_RC_BUFFER_THRESHOLD_01                          0x1737 // bit-0
#define C1_RC_BUFFER_THRESHOLD_02                          0x1738 // bit-0
#define C1_RC_BUFFER_THRESHOLD_03                          0x1739 // bit-0
#define C1_RC_BUFFER_THRESHOLD_04                          0x173a // bit-0
#define C1_RC_BUFFER_THRESHOLD_05                          0x173b // bit-0
#define C1_RC_BUFFER_THRESHOLD_06                          0x173c // bit-0
#define C1_RC_BUFFER_THRESHOLD_07                          0x173d // bit-0
#define C1_RC_BUFFER_THRESHOLD_08                          0x173e // bit-0
#define C1_RC_BUFFER_THRESHOLD_09                          0x173f // bit-0
#define C1_RC_BUFFER_THRESHOLD_10                          0x1740 // bit-0
#define C1_RC_BUFFER_THRESHOLD_11                          0x1741 // bit-0
#define C1_RC_BUFFER_THRESHOLD_12                          0x1742 // bit-0
#define C1_RC_BUFFER_THRESHOLD_13                          0x1743 // bit-0
#define C1_RC_RANGE_PARAMETERS                             0x1744 // bit-0
#define C2_MINOR_DSC_VERSION                               0x178a // bit-0
#define C2_MAJOR_DSC_VERSION                               0x178a // bit-4
#define C2_PPS_IDENTIFIER                                  0x178b // bit-0
#define C2_LINE_BUFFER_DEPTH                               0x178d // bit-0
#define C2_BITS_PER_COMPONENT                              0x178d // bit-4
#define C2_BITS_PER_PIXEL_LOW                              0x178e // bit-0
#define C2_VBR_ENABLE                                      0x178e // bit-2
#define C2_422_ENABLE                                      0x178e // bit-3
#define C2_CONVERT_RGB                                     0x178e // bit-4
#define C2_BLOCK_PREDICTION_ENABLE                         0x178e // bit-5
#define C2_BITS_PER_PIXEL_HIGH                             0x178f // bit-0
#define C2_PICTURE_HEIGHT                                  0x1790 // bit-0
#define C2_PICTURE_WIDTH                                   0x1792 // bit-0
#define C2_SLICE_HEIGHT                                    0x1794 // bit-0
#define C2_SLICE_WIDTH                                     0x1796 // bit-0
#define C2_CHUNK_SIZE                                      0x1798 // bit-0
#define C2_INITIAL_TRANS_DELAY_LOW                         0x179a // bit-0
#define C2_INITIAL_TRANS_DELAY_HIGH                        0x179b // bit-0
#define C2_INITIAL_DECODER_DELAY                           0x179c // bit-0
#define C2_RC_XFORM_SCALE_VALUE                            0x179f // bit-0
#define C2_SCALE_INCREMENTAL_VALUE                         0x17a0 // bit-0
#define C2_SCALE_DECREMENTAL_VALUE_LOW                     0x17a2 // bit-0
#define C2_SCALE_DECREMENTAL_VALUE_HIGH                    0x17a3 // bit-0
#define C2_FIRST_LINE_BPG_OFFSET                           0x17a5 // bit-0
#define C2_NFL_BPG_OFFSET                                  0x17a6 // bit-0
#define C2_SLICE_BPG_OFFSET                                0x17a8 // bit-0
#define C2_INITIAL_OFFSET                                  0x17aa // bit-0
#define C2_FINAL_OFFSET                                    0x17ac // bit-0
#define C2_MIN_QP                                          0x17ae // bit-0
#define C2_MAX_QP                                          0x17af // bit-0
#define C2_RC_MODEL_SIZE                                   0x17b0 // bit-0
#define C2_RC_EDGE_FACTOR                                  0x17b2 // bit-0
#define C2_RC_QUANT_LIMIT_0                                0x17b3 // bit-0
#define C2_RC_QUANT_LIMIT_1                                0x17b4 // bit-0
#define C2_LOWER_RC_TARGET_OFFSET                          0x17b5 // bit-0
#define C2_UPPER_RC_TARGET_OFFSET                          0x17b5 // bit-4
#define C2_RC_BUFFER_THRESHOLD_00                          0x17b6 // bit-0
#define C2_RC_BUFFER_THRESHOLD_01                          0x17b7 // bit-0
#define C2_RC_BUFFER_THRESHOLD_02                          0x17b8 // bit-0
#define C2_RC_BUFFER_THRESHOLD_03                          0x17b9 // bit-0
#define C2_RC_BUFFER_THRESHOLD_04                          0x17ba // bit-0
#define C2_RC_BUFFER_THRESHOLD_05                          0x17bb // bit-0
#define C2_RC_BUFFER_THRESHOLD_06                          0x17bc // bit-0
#define C2_RC_BUFFER_THRESHOLD_07                          0x17bd // bit-0
#define C2_RC_BUFFER_THRESHOLD_08                          0x17be // bit-0
#define C2_RC_BUFFER_THRESHOLD_09                          0x17bf // bit-0
#define C2_RC_BUFFER_THRESHOLD_10                          0x17c0 // bit-0
#define C2_RC_BUFFER_THRESHOLD_11                          0x17c1 // bit-0
#define C2_RC_BUFFER_THRESHOLD_12                          0x17c2 // bit-0
#define C2_RC_BUFFER_THRESHOLD_13                          0x17c3 // bit-0
#define C2_RC_RANGE_PARAMETERS                             0x17c4 // bit-0
