#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 31 18:34:32 2018
# Process ID: 7075
# Current directory: /home/kdich/workspace/zynq/vivado/7020/ip_repo/edit_axis_adc_v1_0.runs/synth_1
# Command line: vivado -log axis_adc_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_adc_v1_0.tcl
# Log file: /home/kdich/workspace/zynq/vivado/7020/ip_repo/edit_axis_adc_v1_0.runs/synth_1/axis_adc_v1_0.vds
# Journal file: /home/kdich/workspace/zynq/vivado/7020/ip_repo/edit_axis_adc_v1_0.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source axis_adc_v1_0.tcl -notrace
Command: synth_design -top axis_adc_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7080 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1263.445 ; gain = 77.773 ; free physical = 5242 ; free virtual = 11214
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axis_adc_v1_0' [/home/kdich/workspace/zynq/vivado/7020/ip_repo/axis_adc_1.0/hdl/axis_adc_v1_0.vhd:36]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axis_adc_v1_0_M00_AXIS' declared at '/home/kdich/workspace/zynq/vivado/7020/ip_repo/axis_adc_1.0/hdl/axis_adc_v1_0_M00_AXIS.vhd:5' bound to instance 'axis_adc_v1_0_M00_AXIS_inst' of component 'axis_adc_v1_0_M00_AXIS' [/home/kdich/workspace/zynq/vivado/7020/ip_repo/axis_adc_1.0/hdl/axis_adc_v1_0.vhd:61]
INFO: [Synth 8-638] synthesizing module 'axis_adc_v1_0_M00_AXIS' [/home/kdich/workspace/zynq/vivado/7020/ip_repo/axis_adc_1.0/hdl/axis_adc_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kdich/workspace/zynq/vivado/7020/ip_repo/axis_adc_1.0/hdl/axis_adc_v1_0_M00_AXIS.vhd:274]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/kdich/workspace/zynq/vivado/7020/ip_repo/axis_adc_1.0/hdl/axis_adc_v1_0_M00_AXIS.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'axis_adc_v1_0_M00_AXIS' (1#1) [/home/kdich/workspace/zynq/vivado/7020/ip_repo/axis_adc_1.0/hdl/axis_adc_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'axis_adc_v1_0' (2#1) [/home/kdich/workspace/zynq/vivado/7020/ip_repo/axis_adc_1.0/hdl/axis_adc_v1_0.vhd:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1308.070 ; gain = 122.398 ; free physical = 5253 ; free virtual = 11225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1308.070 ; gain = 122.398 ; free physical = 5253 ; free virtual = 11225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1316.074 ; gain = 130.402 ; free physical = 5253 ; free virtual = 11225
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "axis_tlast" won't be mapped to RAM because it is too sparse
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5546] ROM "tx_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mst_wr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axis_adc_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               init_send |                               01 |                               01
             send_stream |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'axis_adc_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.090 ; gain = 146.418 ; free physical = 5244 ; free virtual = 11216
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_adc_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "axis_adc_v1_0_M00_AXIS_inst/mst_wr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axis_adc_v1_0_M00_AXIS_inst/tx_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axis_adc_v1_0_M00_AXIS_inst/axis_tlast" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5068 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_adc_v1_0_M00_AXIS: | data_fifo_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance axis_adc_v1_0_M00_AXIS_insti_0/axis_adc_v1_0_M00_AXIS_inst/data_fifo_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5068 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_adc_v1_0_M00_AXIS: | data_fifo_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg_rep[0]' (FDRE) to 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg_rep[1]' (FDRE) to 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg_rep[2]' (FDRE) to 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg_rep[3]' (FDRE) to 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg_rep[4]' (FDRE) to 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg_rep[5]' (FDRE) to 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg[5]'
INFO: [Synth 8-3886] merging instance 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg_rep[6]' (FDRE) to 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg[6]'
INFO: [Synth 8-3886] merging instance 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg_rep[7]' (FDRE) to 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg[7]'
INFO: [Synth 8-3886] merging instance 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg_rep[8]' (FDRE) to 'axis_adc_v1_0_M00_AXIS_inst/read_pointer_reg[8]'
INFO: [Synth 8-4480] The timing for the instance axis_adc_v1_0_M00_AXIS_inst/data_fifo_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5067 ; free virtual = 11049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5067 ; free virtual = 11049
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5067 ; free virtual = 11049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5067 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5067 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5067 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5067 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     3|
|3     |LUT2     |     3|
|4     |LUT3     |     6|
|5     |LUT4     |    11|
|6     |LUT5     |    13|
|7     |LUT6     |     7|
|8     |RAMB18E1 |     1|
|9     |FDRE     |    30|
|10    |IBUF     |    37|
|11    |OBUF     |    35|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |   147|
|2     |  axis_adc_v1_0_M00_AXIS_inst |axis_adc_v1_0_M00_AXIS |    74|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5067 ; free virtual = 11049
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.699 ; gain = 279.027 ; free physical = 5069 ; free virtual = 11050
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.707 ; gain = 279.027 ; free physical = 5069 ; free virtual = 11050
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 1570.711 ; gain = 385.266 ; free physical = 5033 ; free virtual = 11014
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/kdich/workspace/zynq/vivado/7020/ip_repo/edit_axis_adc_v1_0.runs/synth_1/axis_adc_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axis_adc_v1_0_utilization_synth.rpt -pb axis_adc_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1594.723 ; gain = 0.000 ; free physical = 5032 ; free virtual = 11013
INFO: [Common 17-206] Exiting Vivado at Wed Oct 31 18:35:23 2018...
