INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files/_x/reports/krnl_vadd.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1
	Log files: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files/_x/logs/krnl_vadd.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files/krnl_vadd.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xo.compile_summary, at Thu Oct 13 19:56:06 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Oct 13 19:56:06 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files/_x/reports/krnl_vadd.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/v++_compile_krnl_vadd.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1_guidance.html', at Thu Oct 13 19:56:07 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'krnl_vadd'

===>The following messages were generated while  performing high-level synthesis for kernel: krnl_vadd Log file: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files/_x/krnl_vadd.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/krnl_vadd/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'readA'.
WARNING: [v++ 200-885] The II Violation in module 'krnl_vadd' (loop 'readA'): Unable to schedule bus request operation ('gmem_load_1_req', /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files/src/kernel_cpp/krnl_vadd.cpp:85) on port 'gmem' (/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files/src/kernel_cpp/krnl_vadd.cpp:85) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [v++ 204-61] Pipelining loop 'vadd_wrteC'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 74, loop 'readA'
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'vadd_wrteC'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files/_x/reports/krnl_vadd.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/system_estimate_krnl_vadd.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xtxt
INFO: [v++ 60-586] Created krnl_vadd.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files/krnl_vadd.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 35s
INFO: [v++ 60-1653] Closing dispatch client.
