<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680304-A2" country="EP" doc-number="2680304" kind="A2" date="20140101" family-id="48747322" file-reference-id="252988" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549300" ucid="EP-2680304-A2"><document-id><country>EP</country><doc-number>2680304</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13172863-A" is-representative="YES"><document-id mxw-id="PAPP154823223" load-source="docdb" format="epo"><country>EP</country><doc-number>13172863</doc-number><kind>A</kind><date>20130619</date><lang>EN</lang></document-id><document-id mxw-id="PAPP175868096" load-source="docdb" format="original"><country>EP</country><doc-number>13172863.6</doc-number><date>20130619</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140449366" ucid="US-201213535438-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201213535438</doc-number><kind>A</kind><date>20120628</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-2032825357" load-source="docdb">H01L  23/24        20060101AFI20150729BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2032827160" load-source="docdb">H01L  23/495       20060101ALI20150729BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2032829130" load-source="docdb">H01L  23/31        20060101ALI20150729BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1984036963" load-source="docdb" scheme="CPC">H01L  24/73        20130101 LA20160115BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1994220563" load-source="docdb" scheme="CPC">H01L2924/181       20130101 LA20151201BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1994220564" load-source="docdb" scheme="CPC">H01L2924/16195     20130101 LA20151202BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1994220565" load-source="docdb" scheme="CPC">H01L2224/48091     20130101 LA20151201BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2047995648" load-source="docdb" scheme="CPC">H01L2224/85455     20130101 LA20150612BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2047998166" load-source="docdb" scheme="CPC">H01L2224/85444     20130101 LA20150612BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2047998713" load-source="docdb" scheme="CPC">H01L2224/85464     20130101 LA20150612BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2048002035" load-source="docdb" scheme="CPC">H01L2224/48145     20130101 LA20150612BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2048005455" load-source="docdb" scheme="CPC">H01L2224/32145     20130101 LA20150612BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2048009070" load-source="docdb" scheme="CPC">H01L2224/73265     20130101 LA20150612BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090239822" load-source="docdb" scheme="CPC">B60C   3/00        20130101 LI20150224BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090240126" load-source="docdb" scheme="CPC">B60C  23/04        20130101 LI20150224BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090240279" load-source="docdb" scheme="CPC">H01L2924/1461      20130101 LA20150224BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090242995" load-source="docdb" scheme="CPC">H01L  23/49575     20130101 LI20150224BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090244036" load-source="docdb" scheme="CPC">H01L  23/315       20130101 LI20150224BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090244492" load-source="docdb" scheme="CPC">H01L2224/48247     20130101 LA20150224BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090244570" load-source="docdb" scheme="CPC">H01L  23/24        20130101 FI20150224BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090245177" load-source="docdb" scheme="CPC">H01L  23/3107      20130101 LI20150224BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090245477" load-source="docdb" scheme="CPC">H01L2224/48137     20130101 LA20150224BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090246354" load-source="docdb" scheme="CPC">H01L2924/1815      20130101 LA20150224BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2090246542" load-source="docdb" scheme="CPC">H01L2224/48257     20130101 LA20150224BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132180384" lang="DE" load-source="patent-office">Filmgestützt geformte Gelfüll-Hohlraumpackung mit Überlaufbehälter</invention-title><invention-title mxw-id="PT132180385" lang="EN" load-source="patent-office">Film-assist molded gel-fill cavity package with overflow reservoir</invention-title><invention-title mxw-id="PT132180386" lang="FR" load-source="patent-office">Emballage à cavité de remplissage par gel moulé pour assistance de film avec réservoir de trop-plein</invention-title><citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL45130939" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><related-documents><relation type="previously-filed-application"><child-doc ucid="EP-13172863-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>13172863</doc-number><kind>A</kind><date>20130619</date></document-id></child-doc><parent-doc ucid="US-201213535438"><document-id load-source="patent-office" format="epo"><country>US</country><doc-number>201213535438</doc-number><date>20120628</date></document-id></parent-doc></relation></related-documents><parties><applicants><applicant mxw-id="PPAR918146309" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>FREESCALE SEMICONDUCTOR INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918169692" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>FREESCALE SEMICONDUCTOR, INC.</last-name></addressbook></applicant><applicant mxw-id="PPAR918989224" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Freescale Semiconductor, Inc.</last-name><iid>100125500</iid><address><street>6501 William Cannon Drive West</street><city>Austin, TX 78735</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918173607" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>KUO SHUN-MEEN</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918135637" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>KUO, SHUN-MEEN</last-name></addressbook></inventor><inventor mxw-id="PPAR918990487" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>KUO, SHUN-MEEN</last-name><address><street>5943 West Gary Drive</street><city>Chandler, AZ 85226</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918145086" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>LI LI</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918150966" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>LI, LI</last-name></addressbook></inventor><inventor mxw-id="PPAR918979463" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>LI, LI</last-name><address><street>12323 East Cortez Drive</street><city>Scottsdale, AZ 85259</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918984106" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Ferro, Frodo Nunes</last-name><iid>101303193</iid><address><street>Optimus Patent Limited Grove House, Lutyens Close Chineham Court</street><city>Basingstoke, Hampshire RG24 8AG</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548857020" load-source="docdb">AL</country><country mxw-id="DS548881511" load-source="docdb">AT</country><country mxw-id="DS548857026" load-source="docdb">BE</country><country mxw-id="DS548840099" load-source="docdb">BG</country><country mxw-id="DS548854693" load-source="docdb">CH</country><country mxw-id="DS548857911" load-source="docdb">CY</country><country mxw-id="DS548882216" load-source="docdb">CZ</country><country mxw-id="DS548804055" load-source="docdb">DE</country><country mxw-id="DS548857027" load-source="docdb">DK</country><country mxw-id="DS548857912" load-source="docdb">EE</country><country mxw-id="DS548802846" load-source="docdb">ES</country><country mxw-id="DS548840100" load-source="docdb">FI</country><country mxw-id="DS548840101" load-source="docdb">FR</country><country mxw-id="DS548804056" load-source="docdb">GB</country><country mxw-id="DS548857028" load-source="docdb">GR</country><country mxw-id="DS548857029" load-source="docdb">HR</country><country mxw-id="DS548857913" load-source="docdb">HU</country><country mxw-id="DS548854694" load-source="docdb">IE</country><country mxw-id="DS548857034" load-source="docdb">IS</country><country mxw-id="DS548840102" load-source="docdb">IT</country><country mxw-id="DS548857914" load-source="docdb">LI</country><country mxw-id="DS548804057" load-source="docdb">LT</country><country mxw-id="DS548882217" load-source="docdb">LU</country><country mxw-id="DS548804062" load-source="docdb">LV</country><country mxw-id="DS548804063" load-source="docdb">MC</country><country mxw-id="DS548859723" load-source="docdb">MK</country><country mxw-id="DS548859724" load-source="docdb">MT</country><country mxw-id="DS548882218" load-source="docdb">NL</country><country mxw-id="DS548857035" load-source="docdb">NO</country><country mxw-id="DS548882219" load-source="docdb">PL</country><country mxw-id="DS548857036" load-source="docdb">PT</country><country mxw-id="DS548882228" load-source="docdb">RO</country><country mxw-id="DS548857037" load-source="docdb">RS</country><country mxw-id="DS548882229" load-source="docdb">SE</country><country mxw-id="DS548804065" load-source="docdb">SI</country><country mxw-id="DS548857915" load-source="docdb">SK</country><country mxw-id="DS548857916" load-source="docdb">SM</country><country mxw-id="DS548859725" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669970" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A semiconductor device package (400) having a cavity (610, 1240) formed using film-assisted molding techniques is provided. Through the use of such techniques the cavity can be formed in specific locations in the molded package, such as on top of a device die (710) mounted on the package substrate or a lead frame (420, 1215). In order to overcome cavity wall angular limitations introduced by conformability issues associated with film-assisted molding, a gel reservoir feature (620, 1260) is formed so that gel (810) used to protect components (720) in the cavity does not come in contact with a lid (910) covering the cavity or the junction between the lid and the package attachment region. The gel reservoir (620, 1260) is used in conjunction with a formed level setting feature (630, 1250) that controls the height of gel in the cavity. Benefits include decreased volume of the cavity, thereby decreasing an amount of gel-fill needed and thus reducing production cost of the package.
<img id="iaf01" file="imgaf001.tif" wi="140" he="84" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499343" lang="EN" source="EPO" load-source="docdb"><p>A semiconductor device package (400) having a cavity (610, 1240) formed using film-assisted molding techniques is provided. Through the use of such techniques the cavity can be formed in specific locations in the molded package, such as on top of a device die (710) mounted on the package substrate or a lead frame (420, 1215). In order to overcome cavity wall angular limitations introduced by conformability issues associated with film-assisted molding, a gel reservoir feature (620, 1260) is formed so that gel (810) used to protect components (720) in the cavity does not come in contact with a lid (910) covering the cavity or the junction between the lid and the package attachment region. The gel reservoir (620, 1260) is used in conjunction with a formed level setting feature (630, 1250) that controls the height of gel in the cavity. Benefits include decreased volume of the cavity, thereby decreasing an amount of gel-fill needed and thus reducing production cost of the package.</p></abstract><description mxw-id="PDES63955400" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><u>Background</u></heading><heading id="h0002"><u>Field</u></heading><p id="p0001" num="0001">This disclosure relates generally to semiconductor device packaging, and more specifically, to forming a gel-filled cavity package having an overflow reservoir using film-assisted molding.</p><heading id="h0003"><u>Related Art</u></heading><p id="p0002" num="0002">Many of today's automobiles provide constant monitoring of the state of the vehicle for safety and informative purposes. One common monitoring feature found in many automobiles is a tire pressure monitoring system. Typically, pressure sensors coupled to transmitters are mounted in each wheel of the car. If the pressure of the tire drops below a predetermined value, a signal is transmitted from the pressure sensor and provided to a diagnostic information center of the vehicle.</p><p id="p0003" num="0003">A typical pressure sensor semiconductor device package can incorporate a microcontroller unit, a pressure sensing cell and one or more other sensors coupled to the microcontroller unit. The pressure sensing cell can be mounted in a cavity of a pre-molded plastic package having a lid with one or more holes allowing the ambient air pressure to enter the cavity. The pressure sensing cell is protected from contaminants in the ambient air (e.g., water, oil, or dirt), by a protective coating, such as a silicone gel, which is added to the cavity to cover both the pressure sensing cell and any exposed connections in the cavity. In order to stop the gel from creeping up to the lid/package attachment junction, sharp edged features are molded into the cavity wall.</p><p id="p0004" num="0004">The gel used to fill the cavity is relatively expensive. Since the size of the pre-molded package cavities is typically large, this results in significant additional production costs for the packaged pressure sensor devices. Further, the interface between a package lead frame and the pre-molded package material can trap air bubbles which can be released into the gel during ambient air pressure decrease events. These air bubbles can decrease the accuracy of the pressure sensor device and interfere with capacitive signal transmission within the package cavity.</p><p id="p0005" num="0005">It is therefore desirable to provide a cavity semiconductor device package that decreases the gel volume as well as decreases any opportunity for bubble formation. Such<!-- EPO <DP n="2"> --> a cavity semiconductor device package should also provide for measures to stop any gel used to protect devices in the package from contacting the lid of the package or the lid/package attachment junction.</p><heading id="h0004"><u>Brief Description of the Drawings</u></heading><p id="p0006" num="0006">The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.</p><p id="p0007" num="0007"><figref idrefs="f0001">Figure 1</figref> is a cross section view of a pre-molded plastic cavity package used in the prior art for gel protected devices, such as pressure sensors.</p><p id="p0008" num="0008"><figref idrefs="f0001">Figure 2</figref> is a simplified block diagram illustrating a cross-section of one embodiment of forming a semiconductor device package 200 using film-assisted molding techniques to create a cavity.</p><p id="p0009" num="0009"><figref idrefs="f0002">Figure 3</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package illustrated in <figref idrefs="f0001">Figure 2</figref> at a later stage in processing.</p><p id="p0010" num="0010"><figref idrefs="f0002">Figure 4</figref> is a simplified block diagram illustrating a cross-section of one embodiment of forming a semiconductor device package using film-assisted molding techniques to create a cavity, in accord with embodiments of the present invention.</p><p id="p0011" num="0011"><figref idrefs="f0003">Figure 5</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of <figref idrefs="f0002">Figure 4</figref>, in accord with embodiments of the present invention.</p><p id="p0012" num="0012"><figref idrefs="f0003">Figure 6</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of <figref idrefs="f0003">Figure 5</figref>, in accord with embodiments of the present invention.</p><p id="p0013" num="0013"><figref idrefs="f0004">Figure 7</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of <figref idrefs="f0003">Figure 6</figref>, in accord with embodiments of the present invention.</p><p id="p0014" num="0014"><figref idrefs="f0004">Figure 8</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of <figref idrefs="f0004">Figure 7</figref>, in accord with embodiments of the present invention.<!-- EPO <DP n="3"> --></p><p id="p0015" num="0015"><figref idrefs="f0005">Figure 9</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of <figref idrefs="f0004">Figure 8</figref>, in accord with embodiments of the present invention.</p><p id="p0016" num="0016"><figref idrefs="f0005">Figure 10</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of <figref idrefs="f0005">Figure 9</figref>, in accord with embodiments of the present invention.</p><p id="p0017" num="0017"><figref idrefs="f0006">Figure 11</figref> is a simplified block diagram illustrating a cross-section of an embodiment of forming an semiconductor device package, in accord with alternate embodiments of the present invention.</p><p id="p0018" num="0018"><figref idrefs="f0006">Figure 12</figref> is a simplified block diagram illustrating a cross-section of an embodiment of forming a semiconductor device package, in accord with an alternate embodiment of the present invention.</p><p id="p0019" num="0019">The use of the same reference symbols in different drawings indicates identical items unless otherwise noted. The figures are not necessarily drawn to scale.</p><heading id="h0005"><u>Detailed Description</u></heading><p id="p0020" num="0020">Embodiments of the present invention provide a semiconductor device package having a cavity formed using film-assisted molding techniques. Through the use of such techniques the cavity can be formed in specific locations in the molded package, such as on top of a device die mounted on the package substrate or a lead frame. In order to overcome cavity wall angular limitations introduced by film-assisted molding, a gel reservoir feature is formed so that gel used to protect components in the cavity does not come in contact with a lid covering the cavity or the junction between the lid and the package attachment region. The gel reservoir is used in conjunction with a formed level setting feature that controls the height of gel in the cavity. Benefits of such a package include decreased volume of the cavity, thereby decreasing an amount of gel-fill needed and thus reducing production cost of the package. Further, having a cavity with a mold compound/semiconductor interface at the base will decrease chances of bubble formation in a mold compound/lead frame junction region.</p><p id="p0021" num="0021"><figref idrefs="f0001">Figure 1</figref> is a cross section view of a pre-molded plastic cavity package used in the prior art for gel protected devices, such as pressure sensors. Pre-molded plastic cavity<!-- EPO <DP n="4"> --> package 100 includes a mold compound 110 formed on a lead frame 120. It should be realized that a package substrate can be used instead of lead frame 120. The pre-molded plastic cavity package is formed using a thermal plastic and a mold formed in the desired shape to provide cavity 125. Molds of this type can provide sharp edges such as those in wall feature 130.</p><p id="p0022" num="0022">Wall feature 130 is provided to aid in stopping gel used to protect devices in the cavity from creeping above a level 140, thereby preventing the gel from interacting with a lid placed in lid attach shoulder 150. This is desirable so that the gel does not, for example, plug an ambient gas ingress port in the lid, or interfere with adhesion of the lid to the lid attach shoulder.</p><p id="p0023" num="0023">As discussed above, one drawback of the prior art cavity package of <figref idrefs="f0001">Figure 1</figref> is the size of the cavity. Typically, the cavity in such a package provides access to a large portion of the lead frame on which the package is built. This is because the packages tend to be pre-made and the semiconductor die for the packages are subsequently attached to flags in the cavity and wire bonded to the lead frame. This results in a large volume that ultimately needs to be filled with protective gel and a corresponding significant cost.</p><p id="p0024" num="0024">The type of metal that is used for the lead frame contacts has properties that make the contacts well-suited to wire bonding processes. For example, a typical lead frame is made of copper plated with nickel and gold, or nickel, palladium and gold. The use of gold in the plating material forms a relatively smooth surface on the lead frame. In addition, the plating material is not chemically active, and therefore doesn't tarnish like unprotected copper. But these features of smoothness and lack of chemical activity also contribute to poor adhesion of molding material with the surface of the plated lead frame. This poor adhesion leads to micro gaps that can trap high-pressure air during use of a pressure sensor installed in such a package.</p><p id="p0025" num="0025">If such a package is incorporated into a tire pressure monitoring system (TPMS) exposed to high pressure (e.g., during tire inflation), high-pressure air can diffuse through the silicone gel and be stored in the micro gaps. If a rapid decompression event occurs, the air stored in the gaps can escape, resulting in bubbles forming within the silicone gel. The bubbles can interact with wirebond connections and microelectromechanical systems (MEMS) structures (e.g., pressure sensors), which can cause errors in pressure readings or device failure.<!-- EPO <DP n="5"> --></p><p id="p0026" num="0026">An alternative method that solves both of the issues presented by pre-formed cavity packages is to form encapsulant on all portions of the semiconductor device package except where a cavity is necessary (e.g., in an area where the pressure sensor device is mounted). One method for forming the encapsulant such that the smaller cavity is produced is a film-assisted molding techniques known in the art. For example, the film-assisted molding can be performed by pressing a pin onto the top of the die with a flexible film between the pin and the mold compound. The mold compound will not flow to any location in which the pin is pressing. The smaller cavity can be formed directly over a processor die that has contacts on its top surface to be electrically coupled to the pressure sensor. Thus, such a cavity reduces the volume to be filled by silicone gel and eliminates or reduces regions where the molding material and a metallic lead frame interact.</p><p id="p0027" num="0027"><figref idrefs="f0001">Figure 2</figref> is a simplified block diagram illustrating a cross-section of one embodiment of forming a semiconductor device package 200 using film-assisted molding techniques to create a cavity. A control die 210 is mounted to a lead frame 220. Control die 210 can be a multi-processing unit (MPU) and is electrically coupled to portions of the lead frame or other package components using wire bonds 230, 232, and 234. Another semiconductor device die 240 is attached to a flag portion of lead frame 220, and is electrically coupled to control die 210 by wire bond 234. Semiconductor device die 240 is another component of the system-in-a-package, such as, for example, an inertial sensor or a transmitter.</p><p id="p0028" num="0028">A molding material is applied to the lead frame, control die, additional die, and wire bonds, forming an encapsulant 250 that encapsulates the structures within the molding material and forms a panel. The molding material is formed in a manner that produces a shaped cavity over a portion of control die 210. As illustrated in <figref idrefs="f0001">Figure 2</figref>, a shaped form 260 is pushed onto a film 270 to push the molding material away from the top of control die 210. The cavity takes on the shape of shaped form 260 within limits of conformability of film 270. The molding material can be any appropriate encapsulant including, for example, silica-filled epoxy molding compounds, plastic encapsulation resins, and other polymeric materials such as silicones, polyimides, phenolics, and polyurethanes. Once the molding material is applied, the panel can be cured by exposing the materials to certain temperatures for a period of time, or by applying curing agents, or both.</p><p id="p0029" num="0029"><figref idrefs="f0002">Figure 3</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package illustrated in <figref idrefs="f0001">Figure 2</figref> at a later stage in processing. In <figref idrefs="f0002">Figure 3</figref>, shaped form 260 and film 270 have been removed leaving<!-- EPO <DP n="6"> --> a cavity 310 over control die 210. Shaped form 260 defined a lid attach shoulder 320 and a step feature 330. Due to limitations in the ability of the film in forming acute angles (e.g., caused by conformability), step feature 330 cannot be formed at as sharp an angle as wall feature 130 of the pre-molded plastic cavity package of <figref idrefs="f0001">Figure 1</figref>. Thus, while cavity 310 provides the desired reduced silicone gel fill volume, step feature 330 does not provide the gel stop functionality that wall feature 130 provides. Another drawback is that the smaller cavity results in a smaller area defined by lid attach shoulder 320 and therefore a smaller lid for cavity 310. Such a small lid can be difficult to handle and orientate by lid placement devices. Embodiments of the present invention address both of these shortcomings.</p><p id="p0030" num="0030"><figref idrefs="f0002">Figure 4</figref> is a simplified block diagram illustrating a cross-section of one embodiment of forming a semiconductor device package 400 using film-assisted molding techniques to create a cavity, in accord with embodiments of the present invention. A control die 410 is mounted to a lead frame 420. As with <figref idrefs="f0001">Figure 2</figref>, control die 410 can be a multiprocessing unit (MPU) and is electrically coupled to portions of the lead frame or other package components using wire bonds 430, 432, and 434. Another semiconductor device die 440 is attached to a flag portion of lead frame 420. As with <figref idrefs="f0001">Figure 2</figref>, semiconductor device die 440 is another portion of the system in a package, for example, an inertial sensor or a transmitter. In the embodiment of <figref idrefs="f0002">Figure 4</figref>, semiconductor device die 440 is electrically coupled to control die 410 using wire bond 434.</p><p id="p0031" num="0031"><figref idrefs="f0003">Figure 5</figref> is a simplified block diagram illustrating a cross-section of forming semiconductor device package 400 at a subsequent stage in processing to that of <figref idrefs="f0002">Figure 4</figref>, in accord with embodiments of the present invention. A molding material is applied to the lead frame, control die, additional die, and wire bonds, forming an encapsulant 510 that encapsulates the structures within the molding material and forms a panel. The molding material is formed in a manner that produces a shaped cavity over a portion of control die 410. The molding material can be selected from those discussed above with regard to <figref idrefs="f0001">Figure 2</figref>. As with <figref idrefs="f0001">Figure 2</figref>, a shaped form 530 is pushed onto a film 520 to push the molding material away from the top of control die 410 and the cavity region. The cavity takes on the shape of shaped form 530 within limits of conformability of film 520. As will be discussed in greater detail below, the shape of form 530 provides gel stop features within those limits of conformability and available space.</p><p id="p0032" num="0032"><figref idrefs="f0003">Figure 6</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package 400 at a subsequent stage in processing to that of <figref idrefs="f0003">Figure 5</figref>, in accord with embodiments of the present invention. In<!-- EPO <DP n="7"> --> <figref idrefs="f0003">Figure 6</figref>, shaped form 530 and film 520 have been removed subsequent to curing of encapsulant 510, leaving a cavity 610 over control die 410. Cavity 610 provides gel stop features such as overflow reservoir 620, level set region 630, and slope region 640. In addition, due in part to the larger top dimension suggested by overflow reservoir 620 and level set region 630, lid attach shoulder 650 extends over a larger perimeter than lid attach shoulder 320 from <figref idrefs="f0002">Figure 3</figref>. Thus, a larger lid can be utilized, which is easier to handle and orient than the lid for <figref idrefs="f0002">Figure 3</figref>.</p><p id="p0033" num="0033">The cavity provided in <figref idrefs="f0003">Figure 6</figref> has an advantage of smaller volume in the region where gel may be provided, thereby reducing gel production cost. The cavity also provides, through the overflow reservoir and level set region, a means for preventing gel from rising above level 660 and thereby avoiding the lid region, as is illustrated more completely below. The shape and depth of slope region 640 and overflow reservoir 620 are chosen, in part, to accommodate components and electrical coupling that will be encapsulated within encapsulant 510.</p><p id="p0034" num="0034"><figref idrefs="f0004">Figure 7</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package 400 at a subsequent stage in processing to that of <figref idrefs="f0003">Figure 6</figref>, in accord with embodiments of the present invention. A pressure sensor 710 is attached to the exposed surface of control die 410 using an adhesive. In one embodiment, a silicone adhesive is used. Pressure sensor 710 can include one or more bond pads which are electrically coupled to corresponding control die bond pads using, for example, wire bond 720. Pressure sensor 710 can take the form of any type of sensor device appropriate to the application, including a micro-electromechanical system.</p><p id="p0035" num="0035"><figref idrefs="f0004">Figure 8</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package 400 at a subsequent stage in processing to that of <figref idrefs="f0004">Figure 7</figref>, in accord with embodiments of the present invention. In <figref idrefs="f0004">Figure 8</figref>, a gel 810 has been added to cavity 610 to a height covering pressure sensor 710 and wire bond 720. The height of gel 810 is such that a small amount of overflow gel 820 spills over level set region 630 and settles in overflow reservoir 620. As discussed above, gel 810 is selected for the particular application and typically takes the form of a silicone gel.</p><p id="p0036" num="0036"><figref idrefs="f0005">Figure 9</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package 400 at a subsequent stage in processing to that of <figref idrefs="f0004">Figure 8</figref>, in accord with embodiments of the present invention. A lid 910 is placed over the opening of cavity 610 and is attached to lid attach shoulder 650<!-- EPO <DP n="8"> --> through the use of an adhesive 920. Lid 910 can take a variety of forms appropriate to the particular application, and can include, for example, one or more holes 930 to permit ambient gases to enter the cavity. As can be seen from <figref idrefs="f0004">Figures 8</figref> and <figref idrefs="f0005">9</figref>, gel 810 is prevented from rising above level 660 by the combination of the overflow reservoir and level set region, and thus does not interfere with the lid or adhesive in the lid attach region.</p><p id="p0037" num="0037"><figref idrefs="f0005">Figure 10</figref> is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package 400 at a subsequent stage in processing to that of <figref idrefs="f0005">Figure 9</figref>, in accord with embodiments of the present invention. Subsequent to placing lid 910 on cavity 610, the panel of semiconductor device packages is singulated on planes represented by lines 1010 and 1020. Subsequent to singulation, each individual semiconductor device package 400 can be incorporated into a device suitable for the ultimate application (e.g., a tire pressure monitoring system).</p><p id="p0038" num="0038">As illustrated in <figref idrefs="f0003">Figures 6</figref> and <figref idrefs="f0004">8</figref>, the dimensions of cavity 610 can be chosen to accommodate the size of devices to be placed within the cavity, such as pressure sensor 710. In addition, configuration of encapsulant 510 and the cavity can be selected such that wire bonds, such as wire bonds 430, 432, and 434, are fully encapsulated, while bond pads for receiving wire bond 720 remain exposed. Further, an angle of slope 640 can be selected in response to surface tension and viscosity of gel 810 to control an amount of gel that may overflow into overflow reservoir 620.</p><p id="p0039" num="0039">In some applications, it may be desirable to provide a steeper slope or deeper overflow reservoir to contain the gel, <figref idrefs="f0006">Figure 11</figref> is an example of such an alternative embodiment. <figref idrefs="f0006">Figure 11</figref> is a simplified block diagram illustrating a cross-section of an embodiment of forming a semiconductor device package 1100, in accord with embodiments of the present invention. As with <figref idrefs="f0002">Figure 4</figref>, a control die 1110 is mounted to a lead frame 1115, and is electrically coupled to portions of the lead frame or other package components using wire bonds 1120, 1125, and 1130. Another semiconductor device die 1135 is attached to a flag portion of lead frame 1115.</p><p id="p0040" num="0040">A molding material is applied to the lead frame, control die, additional die, and wire bonds, forming an encapsulant 1145 that encapsulates the structures within the molding material and forms a panel. The molding material is formed in a manner that produces a shaped cavity 1140 over a portion of control die 1110. The molding material can be selected from those discussed above with regard to <figref idrefs="f0001">Figure 2</figref>, in accord with the application. As with <figref idrefs="f0001">Figure 2</figref> and <figref idrefs="f0003">Figure 5</figref>, cavity 1140 is produced by a form a pushed onto a film to push the<!-- EPO <DP n="9"> --> molding material away from the top of control die 1110. Cavity 1140 includes gel stop features such as overflow reservoir 1160, level set region 1150, and slope region 1155.</p><p id="p0041" num="0041">As can be seen from <figref idrefs="f0006">Figure 11</figref>, reservoir 1160 is formed using a hemispherical or cylindrical shape, and can provide a deeper reservoir for gel capture. Such a deeper reservoir can be used in applications having a less viscous gel, for example. In addition, since the reservoir is deeper into the encapsulant, encapsulated structures do not rise as high above the surface of the lead frame, so that they can remain entirely within the encapsulant. Slope 1155 may also be different from slope 640 to accommodate the encapsulated structures, or to adjust for physical parameters of the gel or cavity dimensions.</p><p id="p0042" num="0042"><figref idrefs="f0006">Figure 12</figref> is a simplified block diagram illustrating a cross-section of an embodiment of forming a semiconductor device package 1200, in accord with an alternate embodiment of the present invention. As illustrated, <figref idrefs="f0006">Figure 12</figref> provides a cavity 1240 that extends to a lead frame 1215, rather than to the top of a control die as with previously discussed embodiments. In this embodiment, a semiconductor device die 1235 is attached to lead frame 1215 both physically and electronically. A molding material is applied to the lead frame, semiconductor device die 1235, any additional die and wire bonds, forming an encapsulant 1245 that encapsulates the structures within the molding material and forms a panel. As with the above embodiments, the molding material is formed in a manner that produces a shaped cavity 1240 over a portion of lead frame 1215. Again, cavity 1240 is produced by a form pushed onto a film to push the molding material away from the top of the portion of lead frame 1215. Cavity 1240 includes gel stopped features such as overflow reservoir 1260, level set region 1250, and slope region 1255.</p><p id="p0043" num="0043">It should be realized that embodiments of the present invention are not limited to particular devices, device configurations, or cavity configurations, beyond provision of an overflow reservoir region to ensure that gel used to fill the cavity does not interact with a lid or a lid attach region of the cavity. Thus, embodiments will provide for a level set region at a height sufficient to provide a gap between the maximum height of the gel and the lid attach region, while at the same time ensuring that the gel has a sufficient depth above any pressure sensor or electrical couplings within the cavity to protect the pressure sensor or electrical couplings. Typically, such a depth is at least 300 µ. The amount of gel required to attain such a depth, is dependent upon cavity volume determined by, for example, the angle of the slope region.</p><p id="p0044" num="0044">By now it should be appreciated that there has been provided a semiconductor device package that includes a package lead frame, one or more semiconductor device die<!-- EPO <DP n="10"> --> coupled to the package lead frame, and an encapsulant formed over at least a portion of the one or more semiconductor device die and at least a portion of the lead frame. The encapsulant defines a cavity region and a gel stop feature within the cavity region. The gel stop feature includes a gel level set feature and a gel overflow reservoir. The cavity region is formed using film-assisted molding.</p><p id="p0045" num="0045">In one aspect of the above embodiment, the semiconductor device package further includes a first semiconductor device die mounted at a bottom surface of the cavity region and electrically coupled to one or more contacts exposed on the bottom surface of the cavity region. In a further aspect, the bottom surface of the cavity region is a portion of a major surface of the second semiconductor device die of the one or more semiconductor device die. In still a further aspect, the first semiconductor device die is a pressure sensor and the second semiconductor device die is a control die configured to process signals from the pressure sensor. In another aspect, the bottom surface of the cavity region is a portion of the package lead frame.</p><p id="p0046" num="0046">In another aspect of the above embodiment that includes the first semiconductor device die mounted at the bottom surface of the cavity region, a silicone gel is placed in the cavity region and over and surrounding the first semiconductor device die, where the depth of the silicone gel is controlled by the gel stop feature. In a further aspect, the gel stop feature is configured to permit a portion of the silicone gel to crest the gel level set feature and to settle in the gel overflow reservoir if an initial depth of the silicone gel is higher than the gel stop feature. In another further aspect, the encapsulant further defines a lid attach shoulder within the cavity region. A bottom portion of the lid attach shoulder is above a maximum silicone gel depth permitted by the gel stop feature, and a perimeter of the lid attach shoulder is greater than a perimeter of the bottom surface of the cavity. In still a further aspect, the semiconductor device package further includes a pressure permeable cap attached to the lid attach shoulder, where the pressure permeable cap is not in contact with a gel. In yet a further aspect, an automobile tire pressure monitoring system includes the semiconductor device package as described. In another aspect, the semiconductor device package further includes the encapsulant defining a sloped sidewall from an edge of the bottom surface of the cavity to the gel level set feature.</p><p id="p0047" num="0047">Another embodiment provides for a method that includes: providing a surface embodied within a packaged semiconductor device assembly; forming an encapsulated region over the surface using an encapsulant; forming a cavity region in the encapsulant over a first portion of the surface using a film-assisted molding technique; and, affixing a first<!-- EPO <DP n="11"> --> semiconductor device on at least a portion of the first portion of the surface. A mold used for the film-assisted molding technique defines a gel stop feature along a wall of the cavity region. The gel stop feature includes a gel level set feature and a gel overflow reservoir feature. The first portion of the surface is exposed in the cavity region.</p><p id="p0048" num="0048">One aspect of the above embodiment further includes: providing a lead frame including a plurality of leads and a device flag; affixing a second semiconductor device to the device flag; and electrically coupling the second semiconductor device to one or more of the plurality of leads. The second semiconductor device includes a first and second major surface, where the first major surface is affixed to the device flag and the second major surface includes the surface embodied within the packaged semiconductor device assembly. Forming the encapsulated region includes encapsulating the lead frame, electrical contacts of the second semiconductor device coupled to the lead frame, and a portion of the second semiconductor device that excludes the first portion of the surface. In a further aspect, the second semiconductor device is a control die, the first semiconductor devices a pressure sensor, and the control die is configured to process signals from the pressure sensor.</p><p id="p0049" num="0049">Another aspect of the above embodiment further includes providing a lead frame that includes a plurality of leads and a device flag, where a major surface of the device flag includes the surface embodied within the packaged semiconductor device assembly. Still another aspect of the above embodiment further includes placing a silicone gel in the cavity region and over and surrounding the first semiconductor device, and placing a pressure permeable cap over the cavity region of a lid attach shoulder formed in the cavity by the mold. A bottom portion of the lid attach shoulder is above a maximum silicone gel depth permitted by the gel stop feature, and the pressure permeable cap is not in contact with the silicone gel. In a further aspect, the method further includes curing the silicone gel subsequent to placing the silicone gel in the cavity region, where the gel stop feature is configured to permit a portion of the silicone gel to crest the gel level set feature and the settle in the gel overflow reservoir if an initial depth of the silicone gel is higher than the gel stop feature.</p><p id="p0050" num="0050">Another embodiment provides a tire pressure monitoring system that includes a pressure sensor device package that includes: a package lead frame; one or more semiconductor device die coupled to the package lead frame; encapsulant formed over at least a portion of the one or more semiconductor device die and at least a portion of the lead frame, wherein the encapsulant defines a cavity region and a gel stop feature within the cavity region, the gel stop feature includes a gel level set feature and a gel overflow<!-- EPO <DP n="12"> --> reservoir, and the cavity region is formed using film-assisted molding; and, a pressure sensor die mounted on the bottom surface of the cavity region and electrically coupled to a semiconductor device die of the one or more semiconductor device die using one or more contacts exposed on the bottom surface of the cavity region.</p><p id="p0051" num="0051">Because the apparatus implementing the present invention is, for the most part, composed of electronic components and circuits known to those skilled in the art, circuit details will not be explained in any greater extent than that considered necessary as illustrated above, for the understanding and appreciation of the underlying concepts of the present invention and in order not to obfuscate or distract from the teachings of the present invention.</p><p id="p0052" num="0052">Moreover, the terms "front," "back," "top," "bottom," "over," "under" and the like in the description and in the claims, if any, are used for descriptive purposes and not necessarily for describing permanent relative positions. It is understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein.</p><p id="p0053" num="0053">Although the invention is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. For example, a variety of semiconductor devices or MEMS devices may benefit from the use of gel-filled cavities that utilize gel stop regions such as those disclosed and claimed. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.</p><p id="p0054" num="0054">The term "coupled," as used herein, is not intended to be limited to a direct coupling or a mechanical coupling.</p><p id="p0055" num="0055">Furthermore, the terms "a" or "an," as used herein, are defined as one or more than one. Also, the use of introductory phrases such as "at least one" and "one or more" in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles "a" or "an" limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes<!-- EPO <DP n="13"> --> the introductory phrases "one or more" or "at least one" and indefinite articles such as "a" or "an." The same holds true for the use of definite articles.</p><p id="p0056" num="0056">Unless stated otherwise, terms such as "first" and "second" are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements.</p></description><claims mxw-id="PCLM56976317" lang="EN" load-source="patent-office"><!-- EPO <DP n="14"> --><claim id="c-en-0001" num="0001"><claim-text>A semiconductor device package (400) comprising:
<claim-text>a package lead frame (420, 1215);</claim-text>
<claim-text>one or more semiconductor device die (410, 440, 1235) coupled to the package lead frame; and</claim-text>
<claim-text>encapsulant (510, 1245) formed over at least a portion of the one or more semiconductor device die (410, 440, 1235) and at least a portion of the lead frame (420, 1215), wherein<br/>
the encapsulant defines a cavity region (610, 1240),<br/>
the encapsulant defines a gel stop feature within the cavity region,<br/>
the gel stop feature comprises a gel level set feature (630, 1250) and a gel overflow reservoir (620, 1260), and<br/>
the cavity region is formed using film-assisted molding.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The semiconductor device package of Claim 1 further comprising:
<claim-text>a first semiconductor device die (710) mounted at a bottom surface of the cavity region and electrically coupled to one or more contacts exposed on the bottom surface of the cavity region.</claim-text></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The semiconductor device package of Claim 2 wherein the bottom surface of the cavity region is a portion of a major surface of a second semiconductor device die (410) of the one or more semiconductor device die.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The semiconductor device package of Claim 3, wherein<br/>
the first semiconductor device die (710) is a pressure sensor, and<br/>
the second semiconductor device die (410) is a control die configured to process signals from the pressure sensor.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The semiconductor device package of Claim 2 wherein the bottom surface of the cavity region (1240) is a portion of the package lead frame.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The semiconductor device package of Claim 2 further comprising:
<claim-text>a silicone gel (810) placed in the cavity region (610) and over and surrounding the first semiconductor device die (720), wherein<br/>
a depth of the silicone gel is controlled by the gel stop feature.</claim-text></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The semiconductor device package of Claim 6, wherein<br/>
<!-- EPO <DP n="15"> -->the gel stop feature is configured to permit a portion of the silicone gel to crest the gel level set feature and to settle in the gel overflow reservoir (620) if an initial depth of the silicone gel is higher than the gel stop feature.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The semiconductor device package of Claim 6 further comprising:
<claim-text>the encapsulant (510) further defining a lid attach shoulder (650) within the cavity region (610), wherein<br/>
a bottom portion of the lid attach shoulder is above a maximum silicone gel depth permitted by the gel stop feature, and<br/>
a perimeter of the lid attach shoulder is greater than a perimeter of the bottom surface of the cavity.</claim-text></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The semiconductor device package of Claim 8 further comprising:
<claim-text>a pressure permeable cap (910) attached to the lid attach shoulder (650), wherein the pressure permeable cap is not in contact with any gel (810).</claim-text></claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The semiconductor device package of Claim 8 further comprising:
<claim-text>the encapsulant further defining a sloped sidewall (640) from an edge of the bottom surface of the cavity to the gel level set feature (630).</claim-text></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>A method comprising:
<claim-text>providing a surface embodied within a packaged semiconductor device assembly (400);</claim-text>
<claim-text>forming an encapsulated region (510) over the surface using an encapsulant;</claim-text>
<claim-text>forming a cavity region (610) in the encapsulant over a first portion of the surface using a film-assisted molding technique (520, 530), wherein<br/>
a mold (530) used for the film-assisted molding technique defines a gel stop feature along a wall of the cavity region,<br/>
the gel stop feature comprises a gel level set feature (630) and a gel overflow reservoir feature (620), and<br/>
the first portion of the surface is exposed in the cavity region; and</claim-text>
<claim-text>affixing a first semiconductor device (710) on at least a portion of the first portion of the surface.</claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The method of Claim 11 further comprising:
<claim-text>providing a lead frame (420) comprising a plurality of leads and a device flag;</claim-text>
<claim-text>affixing a second semiconductor device (410) to the device flag, wherein<br/>
the second semiconductor device comprises a first and second major surface,<br/>
the first major surface is affixed to the device flag, and<br/>
the second major surface comprises the surface embodied within the packaged semiconductor device assembly; and<!-- EPO <DP n="16"> --></claim-text>
<claim-text>electrically coupling (432) the second semiconductor device to one or more of the plurality of<br/>
leads, wherein said forming the encapsulated region comprises encapsulating the lead frame, electrical contacts of the second semiconductor device coupled to the lead frame, and a portion of the second semiconductor device excluding the first portion of the surface.</claim-text></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The method of Claim 12 wherein<br/>
the second semiconductor device (410) is a control die,<br/>
the first semiconductor device (710) is a pressure sensor, and<br/>
the control die is configured to process signals from the pressure sensor.</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The method of Claim 11 further comprising:
<claim-text>placing a silicone gel (810) in the cavity region (610) and over and surrounding the first semiconductor device (710); and</claim-text>
<claim-text>placing a pressure permeable cap (910) over the cavity region on a lid attach shoulder (650) formed in the cavity by the mold, wherein<br/>
a bottom portion of the lid attach shoulder is above a maximum silicone gel depth permitted by the gel stop feature, and<br/>
the pressure permeable cap is not in contact with the silicone gel.</claim-text></claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>A tire pressure monitoring system comprising:
<claim-text>a pressure sensor device package (400) comprising<br/>
a package lead frame (420),<br/>
one or more semiconductor device die (410, 440) coupled to the package lead frame, encapsulant (510) formed over at least a portion of the one or more semiconductor device<br/>
die (410, 440) and at least a portion of the lead frame (420), wherein<br/>
the encapsulant defines a cavity region (610),<br/>
the encapsulant defines a gel stop feature within the cavity region,<br/>
the gel stop feature comprises a gel level set feature (630) and a gel overflow reservoir (620), and<br/>
the cavity region is formed using film-assisted molding, and<br/>
a pressure sensor die (710) mounted at a bottom surface of the cavity region and<br/>
electrically coupled to a semiconductor device die (410) of the one or more semiconductor device die using one or more contacts exposed on the bottom surface of the cavity region.</claim-text></claim-text></claim></claims><drawings mxw-id="PDW16667098" load-source="patent-office"><!-- EPO <DP n="17"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="165" he="176" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="18"> --><figure id="f0002" num="3,4"><img id="if0002" file="imgf0002.tif" wi="165" he="178" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> --><figure id="f0003" num="5,6"><img id="if0003" file="imgf0003.tif" wi="165" he="203" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0004" num="7,8"><img id="if0004" file="imgf0004.tif" wi="165" he="194" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0005" num="9,10"><img id="if0005" file="imgf0005.tif" wi="165" he="189" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0006" num="11,12"><img id="if0006" file="imgf0006.tif" wi="165" he="197" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
