INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionRegister
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/Instruction_register_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/Instruction_register_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/SignExtender_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/SignExtender_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/SignExtender_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/SignExtender_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sources_1/new/ZeroFiller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZeroFiller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/zero_filler_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZeroFiller_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sources_1/new/ZeroFiller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZeroFiller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/zero_filler_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZeroFiller_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
ERROR: [VRFC 10-91] state is not declared [/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd:70]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd:8]
INFO: [VRFC 10-240] VHDL file /home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mcgregor/Documents/DTU/3_semester/Digitale_systemer/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
