#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2797510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x278ae70 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x2757d80 .functor NOT 1, L_0x27d2c90, C4<0>, C4<0>, C4<0>;
L_0x27d2b10 .functor XOR 8, L_0x27d26b0, L_0x27d2a70, C4<00000000>, C4<00000000>;
L_0x27d2c20 .functor XOR 8, L_0x27d2b10, L_0x27d2b80, C4<00000000>, C4<00000000>;
v0x27ccdd0_0 .net "B3_next_dut", 0 0, L_0x27d0000;  1 drivers
v0x27cce90_0 .net "B3_next_ref", 0 0, L_0x27ce460;  1 drivers
v0x27ccf30_0 .net "Count_next_dut", 0 0, L_0x27d1350;  1 drivers
v0x27ccfd0_0 .net "Count_next_ref", 0 0, L_0x27cf690;  1 drivers
v0x27cd070_0 .net "S1_next_dut", 0 0, L_0x27d13c0;  1 drivers
v0x27cd160_0 .net "S1_next_ref", 0 0, L_0x27cf210;  1 drivers
v0x27cd230_0 .net "S_next_dut", 0 0, L_0x27d0e20;  1 drivers
v0x27cd300_0 .net "S_next_ref", 0 0, L_0x27cefc0;  1 drivers
v0x27cd3d0_0 .net "Wait_next_dut", 0 0, L_0x27d1b40;  1 drivers
v0x27cd4a0_0 .net "Wait_next_ref", 0 0, L_0x27cfc20;  1 drivers
v0x27cd570_0 .net *"_ivl_10", 7 0, L_0x27d2b80;  1 drivers
v0x27cd610_0 .net *"_ivl_12", 7 0, L_0x27d2c20;  1 drivers
v0x27cd6b0_0 .net *"_ivl_2", 7 0, L_0x27d25c0;  1 drivers
v0x27cd750_0 .net *"_ivl_4", 7 0, L_0x27d26b0;  1 drivers
v0x27cd7f0_0 .net *"_ivl_6", 7 0, L_0x27d2a70;  1 drivers
v0x27cd890_0 .net *"_ivl_8", 7 0, L_0x27d2b10;  1 drivers
v0x27cd950_0 .net "ack", 0 0, v0x27c9bb0_0;  1 drivers
v0x27cd9f0_0 .var "clk", 0 0;
v0x27cdac0_0 .net "counting_dut", 0 0, L_0x27d1e90;  1 drivers
v0x27cdb90_0 .net "counting_ref", 0 0, L_0x27cff10;  1 drivers
v0x27cdc60_0 .net "d", 0 0, v0x27c9d10_0;  1 drivers
v0x27cdd00_0 .net "done_counting", 0 0, v0x27c9db0_0;  1 drivers
v0x27cdda0_0 .net "done_dut", 0 0, L_0x27d1d40;  1 drivers
v0x27cde70_0 .net "done_ref", 0 0, L_0x27cfe20;  1 drivers
v0x27cdf40_0 .net "shift_ena_dut", 0 0, L_0x27d2460;  1 drivers
v0x27ce010_0 .net "shift_ena_ref", 0 0, L_0x27d0320;  1 drivers
v0x27ce0e0_0 .net "state", 9 0, v0x27ca010_0;  1 drivers
v0x27ce180_0 .var/2u "stats1", 607 0;
v0x27ce220_0 .var/2u "strobe", 0 0;
v0x27ce2c0_0 .net "tb_match", 0 0, L_0x27d2c90;  1 drivers
v0x27ce390_0 .net "tb_mismatch", 0 0, L_0x2757d80;  1 drivers
LS_0x27d25c0_0_0 .concat [ 1 1 1 1], L_0x27d0320, L_0x27cff10, L_0x27cfe20, L_0x27cfc20;
LS_0x27d25c0_0_4 .concat [ 1 1 1 1], L_0x27cf690, L_0x27cf210, L_0x27cefc0, L_0x27ce460;
L_0x27d25c0 .concat [ 4 4 0 0], LS_0x27d25c0_0_0, LS_0x27d25c0_0_4;
LS_0x27d26b0_0_0 .concat [ 1 1 1 1], L_0x27d0320, L_0x27cff10, L_0x27cfe20, L_0x27cfc20;
LS_0x27d26b0_0_4 .concat [ 1 1 1 1], L_0x27cf690, L_0x27cf210, L_0x27cefc0, L_0x27ce460;
L_0x27d26b0 .concat [ 4 4 0 0], LS_0x27d26b0_0_0, LS_0x27d26b0_0_4;
LS_0x27d2a70_0_0 .concat [ 1 1 1 1], L_0x27d2460, L_0x27d1e90, L_0x27d1d40, L_0x27d1b40;
LS_0x27d2a70_0_4 .concat [ 1 1 1 1], L_0x27d1350, L_0x27d13c0, L_0x27d0e20, L_0x27d0000;
L_0x27d2a70 .concat [ 4 4 0 0], LS_0x27d2a70_0_0, LS_0x27d2a70_0_4;
LS_0x27d2b80_0_0 .concat [ 1 1 1 1], L_0x27d0320, L_0x27cff10, L_0x27cfe20, L_0x27cfc20;
LS_0x27d2b80_0_4 .concat [ 1 1 1 1], L_0x27cf690, L_0x27cf210, L_0x27cefc0, L_0x27ce460;
L_0x27d2b80 .concat [ 4 4 0 0], LS_0x27d2b80_0_0, LS_0x27d2b80_0_4;
L_0x27d2c90 .cmp/eeq 8, L_0x27d25c0, L_0x27d2c20;
S_0x2794c30 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x278ae70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x2768770 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x27687b0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x27687f0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x2768830 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x2768870 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x27688b0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x27688f0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x2768930 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x2768970 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x27689b0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x276f720 .functor NOT 1, v0x27c9d10_0, C4<0>, C4<0>, C4<0>;
L_0x2764da0 .functor AND 1, L_0x27ce550, L_0x276f720, C4<1>, C4<1>;
L_0x2798af0 .functor NOT 1, v0x27c9d10_0, C4<0>, C4<0>, C4<0>;
L_0x2798b60 .functor AND 1, L_0x27ce6b0, L_0x2798af0, C4<1>, C4<1>;
L_0x27ce850 .functor OR 1, L_0x2764da0, L_0x2798b60, C4<0>, C4<0>;
L_0x27cea30 .functor NOT 1, v0x27c9d10_0, C4<0>, C4<0>, C4<0>;
L_0x27ceae0 .functor AND 1, L_0x27ce960, L_0x27cea30, C4<1>, C4<1>;
L_0x27cebf0 .functor OR 1, L_0x27ce850, L_0x27ceae0, C4<0>, C4<0>;
L_0x27cef00 .functor AND 1, L_0x27ced50, v0x27c9bb0_0, C4<1>, C4<1>;
L_0x27cefc0 .functor OR 1, L_0x27cebf0, L_0x27cef00, C4<0>, C4<0>;
L_0x27cf210 .functor AND 1, L_0x27cf130, v0x27c9d10_0, C4<1>, C4<1>;
L_0x27cf460 .functor NOT 1, v0x27c9db0_0, C4<0>, C4<0>, C4<0>;
L_0x27cf5d0 .functor AND 1, L_0x27cf370, L_0x27cf460, C4<1>, C4<1>;
L_0x27cf690 .functor OR 1, L_0x27cf2d0, L_0x27cf5d0, C4<0>, C4<0>;
L_0x27cf560 .functor AND 1, L_0x27cf870, v0x27c9db0_0, C4<1>, C4<1>;
L_0x27cfa60 .functor NOT 1, v0x27c9bb0_0, C4<0>, C4<0>, C4<0>;
L_0x27cfb60 .functor AND 1, L_0x27cf960, L_0x27cfa60, C4<1>, C4<1>;
L_0x27cfc20 .functor OR 1, L_0x27cf560, L_0x27cfb60, C4<0>, C4<0>;
v0x2798c60_0 .net "B3_next", 0 0, L_0x27ce460;  alias, 1 drivers
v0x2756640_0 .net "Count_next", 0 0, L_0x27cf690;  alias, 1 drivers
v0x2756740_0 .net "S1_next", 0 0, L_0x27cf210;  alias, 1 drivers
v0x2757ed0_0 .net "S_next", 0 0, L_0x27cefc0;  alias, 1 drivers
v0x2757f70_0 .net "Wait_next", 0 0, L_0x27cfc20;  alias, 1 drivers
v0x2758260_0 .net *"_ivl_10", 0 0, L_0x2798af0;  1 drivers
v0x2798d00_0 .net *"_ivl_12", 0 0, L_0x2798b60;  1 drivers
v0x27c7d90_0 .net *"_ivl_14", 0 0, L_0x27ce850;  1 drivers
v0x27c7e70_0 .net *"_ivl_17", 0 0, L_0x27ce960;  1 drivers
v0x27c7f50_0 .net *"_ivl_18", 0 0, L_0x27cea30;  1 drivers
v0x27c8030_0 .net *"_ivl_20", 0 0, L_0x27ceae0;  1 drivers
v0x27c8110_0 .net *"_ivl_22", 0 0, L_0x27cebf0;  1 drivers
v0x27c81f0_0 .net *"_ivl_25", 0 0, L_0x27ced50;  1 drivers
v0x27c82d0_0 .net *"_ivl_26", 0 0, L_0x27cef00;  1 drivers
v0x27c83b0_0 .net *"_ivl_3", 0 0, L_0x27ce550;  1 drivers
v0x27c8490_0 .net *"_ivl_31", 0 0, L_0x27cf130;  1 drivers
v0x27c8570_0 .net *"_ivl_35", 0 0, L_0x27cf2d0;  1 drivers
v0x27c8650_0 .net *"_ivl_37", 0 0, L_0x27cf370;  1 drivers
v0x27c8730_0 .net *"_ivl_38", 0 0, L_0x27cf460;  1 drivers
v0x27c8810_0 .net *"_ivl_4", 0 0, L_0x276f720;  1 drivers
v0x27c88f0_0 .net *"_ivl_40", 0 0, L_0x27cf5d0;  1 drivers
v0x27c89d0_0 .net *"_ivl_45", 0 0, L_0x27cf870;  1 drivers
v0x27c8ab0_0 .net *"_ivl_46", 0 0, L_0x27cf560;  1 drivers
v0x27c8b90_0 .net *"_ivl_49", 0 0, L_0x27cf960;  1 drivers
v0x27c8c70_0 .net *"_ivl_50", 0 0, L_0x27cfa60;  1 drivers
v0x27c8d50_0 .net *"_ivl_52", 0 0, L_0x27cfb60;  1 drivers
v0x27c8e30_0 .net *"_ivl_6", 0 0, L_0x2764da0;  1 drivers
v0x27c8f10_0 .net *"_ivl_61", 3 0, L_0x27d0070;  1 drivers
v0x27c8ff0_0 .net *"_ivl_9", 0 0, L_0x27ce6b0;  1 drivers
v0x27c90d0_0 .net "ack", 0 0, v0x27c9bb0_0;  alias, 1 drivers
v0x27c9190_0 .net "counting", 0 0, L_0x27cff10;  alias, 1 drivers
v0x27c9250_0 .net "d", 0 0, v0x27c9d10_0;  alias, 1 drivers
v0x27c9310_0 .net "done", 0 0, L_0x27cfe20;  alias, 1 drivers
v0x27c95e0_0 .net "done_counting", 0 0, v0x27c9db0_0;  alias, 1 drivers
v0x27c96a0_0 .net "shift_ena", 0 0, L_0x27d0320;  alias, 1 drivers
v0x27c9760_0 .net "state", 9 0, v0x27ca010_0;  alias, 1 drivers
L_0x27ce460 .part v0x27ca010_0, 6, 1;
L_0x27ce550 .part v0x27ca010_0, 0, 1;
L_0x27ce6b0 .part v0x27ca010_0, 1, 1;
L_0x27ce960 .part v0x27ca010_0, 3, 1;
L_0x27ced50 .part v0x27ca010_0, 9, 1;
L_0x27cf130 .part v0x27ca010_0, 0, 1;
L_0x27cf2d0 .part v0x27ca010_0, 7, 1;
L_0x27cf370 .part v0x27ca010_0, 8, 1;
L_0x27cf870 .part v0x27ca010_0, 8, 1;
L_0x27cf960 .part v0x27ca010_0, 9, 1;
L_0x27cfe20 .part v0x27ca010_0, 9, 1;
L_0x27cff10 .part v0x27ca010_0, 8, 1;
L_0x27d0070 .part v0x27ca010_0, 4, 4;
L_0x27d0320 .reduce/or L_0x27d0070;
S_0x27c99c0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x278ae70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x27c9bb0_0 .var "ack", 0 0;
v0x27c9c70_0 .net "clk", 0 0, v0x27cd9f0_0;  1 drivers
v0x27c9d10_0 .var "d", 0 0;
v0x27c9db0_0 .var "done_counting", 0 0;
v0x27c9e80_0 .var/2u "fail_onehot", 0 0;
v0x27c9f70_0 .var/2u "failed", 0 0;
v0x27ca010_0 .var "state", 9 0;
v0x27ca0b0_0 .net "tb_match", 0 0, L_0x27d2c90;  alias, 1 drivers
E_0x2764d60 .event posedge, v0x27c9c70_0;
E_0x2763a20/0 .event negedge, v0x27c9c70_0;
E_0x2763a20/1 .event posedge, v0x27c9c70_0;
E_0x2763a20 .event/or E_0x2763a20/0, E_0x2763a20/1;
S_0x27ca210 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x278ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x27d0000 .functor AND 1, L_0x27d04e0, v0x27c9d10_0, C4<1>, C4<1>;
L_0x27d06c0 .functor NOT 1, v0x27c9d10_0, C4<0>, C4<0>, C4<0>;
L_0x27d0730 .functor AND 1, L_0x27d0620, L_0x27d06c0, C4<1>, C4<1>;
L_0x27d08e0 .functor NOT 1, v0x27c9d10_0, C4<0>, C4<0>, C4<0>;
L_0x27d0950 .functor AND 1, L_0x27d0840, L_0x27d08e0, C4<1>, C4<1>;
L_0x27d0a60 .functor OR 1, L_0x27d0730, L_0x27d0950, C4<0>, C4<0>;
L_0x27d0c50 .functor NOT 1, v0x27c9d10_0, C4<0>, C4<0>, C4<0>;
L_0x27d0cc0 .functor AND 1, L_0x27d0bb0, L_0x27d0c50, C4<1>, C4<1>;
L_0x27d0e20 .functor OR 1, L_0x27d0a60, L_0x27d0cc0, C4<0>, C4<0>;
L_0x27d1020 .functor NOT 1, v0x27c9d10_0, C4<0>, C4<0>, C4<0>;
L_0x27d10f0 .functor AND 1, L_0x27d0f80, L_0x27d1020, C4<1>, C4<1>;
L_0x27d1290 .functor AND 1, L_0x27d11b0, v0x27c9d10_0, C4<1>, C4<1>;
L_0x27d13c0 .functor OR 1, L_0x27d10f0, L_0x27d1290, C4<0>, C4<0>;
L_0x27d15c0 .functor NOT 1, v0x27c9db0_0, C4<0>, C4<0>, C4<0>;
L_0x27d1350 .functor AND 1, L_0x27d1520, L_0x27d15c0, C4<1>, C4<1>;
L_0x27d1890 .functor AND 1, L_0x27d17a0, v0x27c9db0_0, C4<1>, C4<1>;
L_0x27d1a80 .functor AND 1, L_0x27d19e0, v0x27c9bb0_0, C4<1>, C4<1>;
L_0x27d1b40 .functor OR 1, L_0x27d1890, L_0x27d1a80, C4<0>, C4<0>;
L_0x27d20e0 .functor OR 1, L_0x27d1f30, L_0x27d2040, C4<0>, C4<0>;
L_0x27d1fd0 .functor OR 1, L_0x27d20e0, L_0x27d21f0, C4<0>, C4<0>;
L_0x27d2460 .functor OR 1, L_0x27d1fd0, L_0x27d1ca0, C4<0>, C4<0>;
v0x27ca5b0_0 .net "B3_next", 0 0, L_0x27d0000;  alias, 1 drivers
v0x27ca670_0 .net "Count_next", 0 0, L_0x27d1350;  alias, 1 drivers
v0x27ca730_0 .net "S1_next", 0 0, L_0x27d13c0;  alias, 1 drivers
v0x27ca800_0 .net "S_next", 0 0, L_0x27d0e20;  alias, 1 drivers
v0x27ca8c0_0 .net "Wait_next", 0 0, L_0x27d1b40;  alias, 1 drivers
v0x27ca9d0_0 .net *"_ivl_1", 0 0, L_0x27d04e0;  1 drivers
v0x27caab0_0 .net *"_ivl_11", 0 0, L_0x27d0840;  1 drivers
v0x27cab90_0 .net *"_ivl_12", 0 0, L_0x27d08e0;  1 drivers
v0x27cac70_0 .net *"_ivl_14", 0 0, L_0x27d0950;  1 drivers
v0x27cad50_0 .net *"_ivl_16", 0 0, L_0x27d0a60;  1 drivers
v0x27cae30_0 .net *"_ivl_19", 0 0, L_0x27d0bb0;  1 drivers
v0x27caf10_0 .net *"_ivl_20", 0 0, L_0x27d0c50;  1 drivers
v0x27caff0_0 .net *"_ivl_22", 0 0, L_0x27d0cc0;  1 drivers
v0x27cb0d0_0 .net *"_ivl_27", 0 0, L_0x27d0f80;  1 drivers
v0x27cb1b0_0 .net *"_ivl_28", 0 0, L_0x27d1020;  1 drivers
v0x27cb290_0 .net *"_ivl_30", 0 0, L_0x27d10f0;  1 drivers
v0x27cb370_0 .net *"_ivl_33", 0 0, L_0x27d11b0;  1 drivers
v0x27cb450_0 .net *"_ivl_34", 0 0, L_0x27d1290;  1 drivers
v0x27cb530_0 .net *"_ivl_39", 0 0, L_0x27d1520;  1 drivers
v0x27cb610_0 .net *"_ivl_40", 0 0, L_0x27d15c0;  1 drivers
v0x27cb6f0_0 .net *"_ivl_45", 0 0, L_0x27d17a0;  1 drivers
v0x27cb7d0_0 .net *"_ivl_46", 0 0, L_0x27d1890;  1 drivers
v0x27cb8b0_0 .net *"_ivl_49", 0 0, L_0x27d19e0;  1 drivers
v0x27cb990_0 .net *"_ivl_5", 0 0, L_0x27d0620;  1 drivers
v0x27cba70_0 .net *"_ivl_50", 0 0, L_0x27d1a80;  1 drivers
v0x27cbb50_0 .net *"_ivl_59", 0 0, L_0x27d1f30;  1 drivers
v0x27cbc30_0 .net *"_ivl_6", 0 0, L_0x27d06c0;  1 drivers
v0x27cbd10_0 .net *"_ivl_61", 0 0, L_0x27d2040;  1 drivers
v0x27cbdf0_0 .net *"_ivl_62", 0 0, L_0x27d20e0;  1 drivers
v0x27cbed0_0 .net *"_ivl_65", 0 0, L_0x27d21f0;  1 drivers
v0x27cbfb0_0 .net *"_ivl_66", 0 0, L_0x27d1fd0;  1 drivers
v0x27cc090_0 .net *"_ivl_69", 0 0, L_0x27d1ca0;  1 drivers
v0x27cc170_0 .net *"_ivl_8", 0 0, L_0x27d0730;  1 drivers
v0x27cc460_0 .net "ack", 0 0, v0x27c9bb0_0;  alias, 1 drivers
v0x27cc500_0 .net "counting", 0 0, L_0x27d1e90;  alias, 1 drivers
v0x27cc5c0_0 .net "d", 0 0, v0x27c9d10_0;  alias, 1 drivers
v0x27cc6b0_0 .net "done", 0 0, L_0x27d1d40;  alias, 1 drivers
v0x27cc770_0 .net "done_counting", 0 0, v0x27c9db0_0;  alias, 1 drivers
v0x27cc860_0 .net "shift_ena", 0 0, L_0x27d2460;  alias, 1 drivers
v0x27cc920_0 .net "state", 9 0, v0x27ca010_0;  alias, 1 drivers
L_0x27d04e0 .part v0x27ca010_0, 8, 1;
L_0x27d0620 .part v0x27ca010_0, 0, 1;
L_0x27d0840 .part v0x27ca010_0, 2, 1;
L_0x27d0bb0 .part v0x27ca010_0, 7, 1;
L_0x27d0f80 .part v0x27ca010_0, 1, 1;
L_0x27d11b0 .part v0x27ca010_0, 2, 1;
L_0x27d1520 .part v0x27ca010_0, 9, 1;
L_0x27d17a0 .part v0x27ca010_0, 9, 1;
L_0x27d19e0 .part v0x27ca010_0, 8, 1;
L_0x27d1d40 .part v0x27ca010_0, 8, 1;
L_0x27d1e90 .part v0x27ca010_0, 9, 1;
L_0x27d1f30 .part v0x27ca010_0, 4, 1;
L_0x27d2040 .part v0x27ca010_0, 5, 1;
L_0x27d21f0 .part v0x27ca010_0, 6, 1;
L_0x27d1ca0 .part v0x27ca010_0, 7, 1;
S_0x27ccbb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x278ae70;
 .timescale -12 -12;
E_0x2763420 .event anyedge, v0x27ce220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27ce220_0;
    %nor/r;
    %assign/vec4 v0x27ce220_0, 0;
    %wait E_0x2763420;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c99c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c9f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c9e80_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x27c99c0;
T_2 ;
    %wait E_0x2763a20;
    %load/vec4 v0x27ca0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9f70_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27c99c0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27c9bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c9db0_0, 0;
    %assign/vec4 v0x27c9d10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x27ca010_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2763a20;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x27c9bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x27c9db0_0, 0, 1;
    %store/vec4 v0x27c9d10_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x27ca010_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2764d60;
    %load/vec4 v0x27c9f70_0;
    %assign/vec4 v0x27c9e80_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2763a20;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x27c9bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x27c9db0_0, 0, 1;
    %store/vec4 v0x27c9d10_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x27ca010_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x2764d60;
    %load/vec4 v0x27c9e80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x27c9f70_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x278ae70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cd9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ce220_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x278ae70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27cd9f0_0;
    %inv;
    %store/vec4 v0x27cd9f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x278ae70;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c9c70_0, v0x27ce390_0, v0x27cdc60_0, v0x27cdd00_0, v0x27cd950_0, v0x27ce0e0_0, v0x27cce90_0, v0x27ccdd0_0, v0x27cd300_0, v0x27cd230_0, v0x27cd160_0, v0x27cd070_0, v0x27ccfd0_0, v0x27ccf30_0, v0x27cd4a0_0, v0x27cd3d0_0, v0x27cde70_0, v0x27cdda0_0, v0x27cdb90_0, v0x27cdac0_0, v0x27ce010_0, v0x27cdf40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x278ae70;
T_7 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x278ae70;
T_8 ;
    %wait E_0x2763a20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ce180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
    %load/vec4 v0x27ce2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ce180_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27cce90_0;
    %load/vec4 v0x27cce90_0;
    %load/vec4 v0x27ccdd0_0;
    %xor;
    %load/vec4 v0x27cce90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x27cd300_0;
    %load/vec4 v0x27cd300_0;
    %load/vec4 v0x27cd230_0;
    %xor;
    %load/vec4 v0x27cd300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x27cd160_0;
    %load/vec4 v0x27cd160_0;
    %load/vec4 v0x27cd070_0;
    %xor;
    %load/vec4 v0x27cd160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x27ccfd0_0;
    %load/vec4 v0x27ccfd0_0;
    %load/vec4 v0x27ccf30_0;
    %xor;
    %load/vec4 v0x27ccfd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x27cd4a0_0;
    %load/vec4 v0x27cd4a0_0;
    %load/vec4 v0x27cd3d0_0;
    %xor;
    %load/vec4 v0x27cd4a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x27cde70_0;
    %load/vec4 v0x27cde70_0;
    %load/vec4 v0x27cdda0_0;
    %xor;
    %load/vec4 v0x27cde70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x27cdb90_0;
    %load/vec4 v0x27cdb90_0;
    %load/vec4 v0x27cdac0_0;
    %xor;
    %load/vec4 v0x27cdb90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x27ce010_0;
    %load/vec4 v0x27ce010_0;
    %load/vec4 v0x27cdf40_0;
    %xor;
    %load/vec4 v0x27ce010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x27ce180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce180_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/review2015_fsmonehot/iter0/response11/top_module.sv";
