NET FPGA_CLK	PERIOD = 10ns;
