0.7
2020.2
May 22 2024
19:03:11
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/myCPU/alu.v,1734139060,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v,,alu,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/myCPU/mycpu_top.v,1691029418,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/myCPU/regfile.v,,mycpu_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/myCPU/regfile.v,1691029418,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v,,regfile,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/myCPU/tools.v,1691029418,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/testbench/mycpu_tb.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v,1691029418,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v,1691029418,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/myCPU/mycpu_top.v,,confreg,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v,1691029418,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/myCPU/tools.v,,soc_lite_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.v,1733970894,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1733970894,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/sim/data_ram.v,1733970908,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1733970919,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/myCPU/alu.v,,inst_ram,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/mycpu_env/soc_verify/soc_dram/testbench/mycpu_tb.v,1733975131,verilog,,,,tb_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
