

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_347_1'
================================================================
* Date:           Tue Jun 18 12:24:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.899 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  0.650 us|  0.650 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_347_1  |      128|      128|         3|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx34 = alloca i32 1"   --->   Operation 8 'alloca' 'idx34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_buf_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_buf"   --->   Operation 9 'read' 'out_buf_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %idx34"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i13"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%idx34_load = load i7 %idx34" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 14 'load' 'idx34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln347 = icmp_eq  i7 %idx34_load, i7 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 15 'icmp' 'icmp_ln347' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln347 = add i7 %idx34_load, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 17 'add' 'add_ln347' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %icmp_ln347, void %for.inc.i16, void %for.cond.i20.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 18 'br' 'br_ln347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %idx34_load, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:346->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 19 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i9 %shl_ln9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:346->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 20 'zext' 'zext_ln346' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.93ns)   --->   "%mptr = add i10 %zext_ln346, i10 %out_buf_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:346->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 21 'add' 'mptr' <Predicate = (!icmp_ln347)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %mptr, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 22 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln348 = zext i8 %lshr_ln5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 23 'zext' 'zext_ln348' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln348" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 24 'getelementptr' 'IDCTBuff_addr' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 25 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 26 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln347)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 27 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln348" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 27 'icmp' 'addr_cmp' <Predicate = (!icmp_ln347)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln348 = store i64 %zext_ln348, i64 %reuse_addr_reg" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 28 'store' 'store_ln348' <Predicate = (!icmp_ln347)> <Delay = 0.46>
ST_2 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln347 = store i7 %add_ln347, i7 %idx34" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 29 'store' 'store_ln347' <Predicate = (!icmp_ln347)> <Delay = 0.46>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln347)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 30 'load' 'reuse_reg_load' <Predicate = (!icmp_ln347 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 31 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln347)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln348)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %IDCTBuff_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 32 'select' 'reuse_select' <Predicate = (!icmp_ln347)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln348 = add i32 %reuse_select, i32 128" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 33 'add' 'add_ln348' <Predicate = (!icmp_ln347)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln348 = store i32 %add_ln348, i32 %reuse_reg" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 34 'store' 'store_ln348' <Predicate = (!icmp_ln347)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln348 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 35 'specpipeline' 'specpipeline_ln348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln347 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 36 'specloopname' 'specloopname_ln347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln348 = store i32 %add_ln348, i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 37 'store' 'store_ln348' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln347 = br void %for.cond.i13" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 38 'br' 'br_ln347' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 7 bit ('idx34') [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'idx34' [7]  (0.460 ns)

 <State 2>: 2.296ns
The critical path consists of the following:
	'load' operation 7 bit ('idx34_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783) on local variable 'idx34' [12]  (0.000 ns)
	'add' operation 10 bit ('mptr', benchmarks/chstone/jpeg/src/jpeg_decode.c:346->benchmarks/chstone/jpeg/src/jpeg_decode.c:783) [20]  (0.933 ns)
	'icmp' operation 1 bit ('addr_cmp', benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783) [29]  (1.362 ns)

 <State 3>: 2.899ns
The critical path consists of the following:
	'load' operation 32 bit ('IDCTBuff_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783) on array 'IDCTBuff' [28]  (1.297 ns)
	'select' operation 32 bit ('reuse_select', benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783) [30]  (0.000 ns)
	'add' operation 32 bit ('add_ln348', benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783) [31]  (1.142 ns)
	'store' operation 0 bit ('store_ln348', benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783) of variable 'add_ln348', benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783 on local variable 'reuse_reg' [33]  (0.460 ns)

 <State 4>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln348', benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783) of variable 'add_ln348', benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783 on array 'IDCTBuff' [32]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
