<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xG HAL User Manual: ADC group regular - Sequencer scan length</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xG HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">ADC group regular - Sequencer scan length</div>  </div>
<div class="ingroups"><a class="el" href="group/group__ADC__LL__Exported__Constants.html">ADC Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga2a7652f545e01619eeb6c6266abad125">LL_ADC_REG_SEQ_SCAN_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gaba9aa6483504ce412fef84e3cf2dd586">LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS</a>&#160;&#160;&#160;(                                             ADC_SQR1_L_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gae7d83439cf87943b96824bf87edd1d85">LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS</a>&#160;&#160;&#160;(                              ADC_SQR1_L_1               )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga73bcb62cdd2acbca096e05256d957fcc">LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS</a>&#160;&#160;&#160;(                              ADC_SQR1_L_1 | ADC_SQR1_L_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga0be51256dbbf26cc7f9bf5cba735f8b4">LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS</a>&#160;&#160;&#160;(               ADC_SQR1_L_2                              )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gae9cfed1e9a3868eaf5d526db60fd2b6d">LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS</a>&#160;&#160;&#160;(               ADC_SQR1_L_2                | ADC_SQR1_L_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga9618f7be22a0f9d5a0d37d10deb0ed8d">LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS</a>&#160;&#160;&#160;(               ADC_SQR1_L_2 | ADC_SQR1_L_1               )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab50dd937cf25333fa2d8d36390cde22f">LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS</a>&#160;&#160;&#160;(               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7952a369ebb0715cccb6f71c7fe1591b">LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3                                             )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga4d84b01feda8dfcb30bacc2d5f07d1a3">LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3                               | ADC_SQR1_L_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab6b111a3b05cbd4e2f75e8e8e07c630c">LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3                | ADC_SQR1_L_1               )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gaa94627326da9dd0af8d799da3b91b086">LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7b8947b8c34fc3d4818051c04e83ba8b">LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3 | ADC_SQR1_L_2                              )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga013964c54fbd3c7cd3c92c72c4037690">LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab9c034633c54f908a8ecc682d46e1081">LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1               )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7185ebf4324a9d1a7e5e0ac194424494">LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga2a7652f545e01619eeb6c6266abad125"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_DISABLE" ref="ga2a7652f545e01619eeb6c6266abad125" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga2a7652f545e01619eeb6c6266abad125">LL_ADC_REG_SEQ_SCAN_DISABLE</a>&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00593">593</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00775">LL_ADC_INJ_Init()</a>, <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00641">LL_ADC_REG_Init()</a>, and <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00729">LL_ADC_REG_StructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d84b01feda8dfcb30bacc2d5f07d1a3"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS" ref="ga4d84b01feda8dfcb30bacc2d5f07d1a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga4d84b01feda8dfcb30bacc2d5f07d1a3">LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3                               | ADC_SQR1_L_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 10 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00602">602</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6b111a3b05cbd4e2f75e8e8e07c630c"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS" ref="gab6b111a3b05cbd4e2f75e8e8e07c630c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab6b111a3b05cbd4e2f75e8e8e07c630c">LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3                | ADC_SQR1_L_1               )</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 11 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00603">603</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa94627326da9dd0af8d799da3b91b086"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS" ref="gaa94627326da9dd0af8d799da3b91b086" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gaa94627326da9dd0af8d799da3b91b086">LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 12 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00604">604</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b8947b8c34fc3d4818051c04e83ba8b"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS" ref="ga7b8947b8c34fc3d4818051c04e83ba8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7b8947b8c34fc3d4818051c04e83ba8b">LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3 | ADC_SQR1_L_2                              )</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 13 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00605">605</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga013964c54fbd3c7cd3c92c72c4037690"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS" ref="ga013964c54fbd3c7cd3c92c72c4037690" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga013964c54fbd3c7cd3c92c72c4037690">LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 14 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00606">606</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9c034633c54f908a8ecc682d46e1081"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS" ref="gab9c034633c54f908a8ecc682d46e1081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab9c034633c54f908a8ecc682d46e1081">LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1               )</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 15 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00607">607</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7185ebf4324a9d1a7e5e0ac194424494"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS" ref="ga7185ebf4324a9d1a7e5e0ac194424494" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7185ebf4324a9d1a7e5e0ac194424494">LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 16 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00608">608</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba9aa6483504ce412fef84e3cf2dd586"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS" ref="gaba9aa6483504ce412fef84e3cf2dd586" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gaba9aa6483504ce412fef84e3cf2dd586">LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS</a>&#160;&#160;&#160;(                                             ADC_SQR1_L_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 2 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00594">594</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7d83439cf87943b96824bf87edd1d85"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS" ref="gae7d83439cf87943b96824bf87edd1d85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gae7d83439cf87943b96824bf87edd1d85">LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS</a>&#160;&#160;&#160;(                              ADC_SQR1_L_1               )</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 3 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00595">595</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73bcb62cdd2acbca096e05256d957fcc"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS" ref="ga73bcb62cdd2acbca096e05256d957fcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga73bcb62cdd2acbca096e05256d957fcc">LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS</a>&#160;&#160;&#160;(                              ADC_SQR1_L_1 | ADC_SQR1_L_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 4 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00596">596</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0be51256dbbf26cc7f9bf5cba735f8b4"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS" ref="ga0be51256dbbf26cc7f9bf5cba735f8b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga0be51256dbbf26cc7f9bf5cba735f8b4">LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS</a>&#160;&#160;&#160;(               ADC_SQR1_L_2                              )</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 5 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00597">597</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9cfed1e9a3868eaf5d526db60fd2b6d"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS" ref="gae9cfed1e9a3868eaf5d526db60fd2b6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gae9cfed1e9a3868eaf5d526db60fd2b6d">LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS</a>&#160;&#160;&#160;(               ADC_SQR1_L_2                | ADC_SQR1_L_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 6 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00598">598</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9618f7be22a0f9d5a0d37d10deb0ed8d"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS" ref="ga9618f7be22a0f9d5a0d37d10deb0ed8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga9618f7be22a0f9d5a0d37d10deb0ed8d">LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS</a>&#160;&#160;&#160;(               ADC_SQR1_L_2 | ADC_SQR1_L_1               )</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 7 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00599">599</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab50dd937cf25333fa2d8d36390cde22f"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS" ref="gab50dd937cf25333fa2d8d36390cde22f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab50dd937cf25333fa2d8d36390cde22f">LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS</a>&#160;&#160;&#160;(               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 8 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00600">600</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7952a369ebb0715cccb6f71c7fe1591b"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS" ref="ga7952a369ebb0715cccb6f71c7fe1591b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7952a369ebb0715cccb6f71c7fe1591b">LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS</a>&#160;&#160;&#160;(ADC_SQR1_L_3                                             )</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer enable with 9 ranks in the sequence </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00601">601</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:57:01 for STM32F103xG HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
