#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* P0_0 */
#define P0_0__0__INTTYPE CYREG_PICU0_INTTYPE0
#define P0_0__0__MASK 0x01u
#define P0_0__0__PC CYREG_PRT0_PC0
#define P0_0__0__PORT 0u
#define P0_0__0__SHIFT 0
#define P0_0__AG CYREG_PRT0_AG
#define P0_0__AMUX CYREG_PRT0_AMUX
#define P0_0__BIE CYREG_PRT0_BIE
#define P0_0__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0_0__BYP CYREG_PRT0_BYP
#define P0_0__CTL CYREG_PRT0_CTL
#define P0_0__DM0 CYREG_PRT0_DM0
#define P0_0__DM1 CYREG_PRT0_DM1
#define P0_0__DM2 CYREG_PRT0_DM2
#define P0_0__DR CYREG_PRT0_DR
#define P0_0__INP_DIS CYREG_PRT0_INP_DIS
#define P0_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P0_0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0_0__LCD_EN CYREG_PRT0_LCD_EN
#define P0_0__MASK 0x01u
#define P0_0__PORT 0u
#define P0_0__PRT CYREG_PRT0_PRT
#define P0_0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0_0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0_0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0_0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0_0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0_0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0_0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0_0__PS CYREG_PRT0_PS
#define P0_0__SHIFT 0
#define P0_0__SLW CYREG_PRT0_SLW

/* P0_1 */
#define P0_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define P0_1__0__MASK 0x02u
#define P0_1__0__PC CYREG_PRT0_PC1
#define P0_1__0__PORT 0u
#define P0_1__0__SHIFT 1
#define P0_1__AG CYREG_PRT0_AG
#define P0_1__AMUX CYREG_PRT0_AMUX
#define P0_1__BIE CYREG_PRT0_BIE
#define P0_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0_1__BYP CYREG_PRT0_BYP
#define P0_1__CTL CYREG_PRT0_CTL
#define P0_1__DM0 CYREG_PRT0_DM0
#define P0_1__DM1 CYREG_PRT0_DM1
#define P0_1__DM2 CYREG_PRT0_DM2
#define P0_1__DR CYREG_PRT0_DR
#define P0_1__INP_DIS CYREG_PRT0_INP_DIS
#define P0_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P0_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0_1__LCD_EN CYREG_PRT0_LCD_EN
#define P0_1__MASK 0x02u
#define P0_1__PORT 0u
#define P0_1__PRT CYREG_PRT0_PRT
#define P0_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0_1__PS CYREG_PRT0_PS
#define P0_1__SHIFT 1
#define P0_1__SLW CYREG_PRT0_SLW

/* P0_2 */
#define P0_2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define P0_2__0__MASK 0x04u
#define P0_2__0__PC CYREG_PRT0_PC2
#define P0_2__0__PORT 0u
#define P0_2__0__SHIFT 2
#define P0_2__AG CYREG_PRT0_AG
#define P0_2__AMUX CYREG_PRT0_AMUX
#define P0_2__BIE CYREG_PRT0_BIE
#define P0_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0_2__BYP CYREG_PRT0_BYP
#define P0_2__CTL CYREG_PRT0_CTL
#define P0_2__DM0 CYREG_PRT0_DM0
#define P0_2__DM1 CYREG_PRT0_DM1
#define P0_2__DM2 CYREG_PRT0_DM2
#define P0_2__DR CYREG_PRT0_DR
#define P0_2__INP_DIS CYREG_PRT0_INP_DIS
#define P0_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P0_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0_2__LCD_EN CYREG_PRT0_LCD_EN
#define P0_2__MASK 0x04u
#define P0_2__PORT 0u
#define P0_2__PRT CYREG_PRT0_PRT
#define P0_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0_2__PS CYREG_PRT0_PS
#define P0_2__SHIFT 2
#define P0_2__SLW CYREG_PRT0_SLW

/* P0_4 */
#define P0_4__0__INTTYPE CYREG_PICU0_INTTYPE4
#define P0_4__0__MASK 0x10u
#define P0_4__0__PC CYREG_PRT0_PC4
#define P0_4__0__PORT 0u
#define P0_4__0__SHIFT 4
#define P0_4__AG CYREG_PRT0_AG
#define P0_4__AMUX CYREG_PRT0_AMUX
#define P0_4__BIE CYREG_PRT0_BIE
#define P0_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0_4__BYP CYREG_PRT0_BYP
#define P0_4__CTL CYREG_PRT0_CTL
#define P0_4__DM0 CYREG_PRT0_DM0
#define P0_4__DM1 CYREG_PRT0_DM1
#define P0_4__DM2 CYREG_PRT0_DM2
#define P0_4__DR CYREG_PRT0_DR
#define P0_4__INP_DIS CYREG_PRT0_INP_DIS
#define P0_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P0_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0_4__LCD_EN CYREG_PRT0_LCD_EN
#define P0_4__MASK 0x10u
#define P0_4__PORT 0u
#define P0_4__PRT CYREG_PRT0_PRT
#define P0_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0_4__PS CYREG_PRT0_PS
#define P0_4__SHIFT 4
#define P0_4__SLW CYREG_PRT0_SLW

/* P3_6 */
#define P3_6__0__INTTYPE CYREG_PICU3_INTTYPE6
#define P3_6__0__MASK 0x40u
#define P3_6__0__PC CYREG_PRT3_PC6
#define P3_6__0__PORT 3u
#define P3_6__0__SHIFT 6
#define P3_6__AG CYREG_PRT3_AG
#define P3_6__AMUX CYREG_PRT3_AMUX
#define P3_6__BIE CYREG_PRT3_BIE
#define P3_6__BIT_MASK CYREG_PRT3_BIT_MASK
#define P3_6__BYP CYREG_PRT3_BYP
#define P3_6__CTL CYREG_PRT3_CTL
#define P3_6__DM0 CYREG_PRT3_DM0
#define P3_6__DM1 CYREG_PRT3_DM1
#define P3_6__DM2 CYREG_PRT3_DM2
#define P3_6__DR CYREG_PRT3_DR
#define P3_6__INP_DIS CYREG_PRT3_INP_DIS
#define P3_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P3_6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P3_6__LCD_EN CYREG_PRT3_LCD_EN
#define P3_6__MASK 0x40u
#define P3_6__PORT 3u
#define P3_6__PRT CYREG_PRT3_PRT
#define P3_6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P3_6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P3_6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P3_6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P3_6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P3_6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P3_6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P3_6__PS CYREG_PRT3_PS
#define P3_6__SHIFT 6
#define P3_6__SLW CYREG_PRT3_SLW

/* P6_6 */
#define P6_6__0__INTTYPE CYREG_PICU6_INTTYPE6
#define P6_6__0__MASK 0x40u
#define P6_6__0__PC CYREG_PRT6_PC6
#define P6_6__0__PORT 6u
#define P6_6__0__SHIFT 6
#define P6_6__AG CYREG_PRT6_AG
#define P6_6__AMUX CYREG_PRT6_AMUX
#define P6_6__BIE CYREG_PRT6_BIE
#define P6_6__BIT_MASK CYREG_PRT6_BIT_MASK
#define P6_6__BYP CYREG_PRT6_BYP
#define P6_6__CTL CYREG_PRT6_CTL
#define P6_6__DM0 CYREG_PRT6_DM0
#define P6_6__DM1 CYREG_PRT6_DM1
#define P6_6__DM2 CYREG_PRT6_DM2
#define P6_6__DR CYREG_PRT6_DR
#define P6_6__INP_DIS CYREG_PRT6_INP_DIS
#define P6_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define P6_6__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define P6_6__LCD_EN CYREG_PRT6_LCD_EN
#define P6_6__MASK 0x40u
#define P6_6__PORT 6u
#define P6_6__PRT CYREG_PRT6_PRT
#define P6_6__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define P6_6__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define P6_6__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define P6_6__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define P6_6__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define P6_6__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define P6_6__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define P6_6__PS CYREG_PRT6_PS
#define P6_6__SHIFT 6
#define P6_6__SLW CYREG_PRT6_SLW

/* OpAmp_ABuf */
#define OpAmp_ABuf__CR CYREG_OPAMP2_CR
#define OpAmp_ABuf__MX CYREG_OPAMP2_MX
#define OpAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define OpAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define OpAmp_ABuf__PM_ACT_MSK 0x04u
#define OpAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define OpAmp_ABuf__PM_STBY_MSK 0x04u
#define OpAmp_ABuf__RSVD CYREG_OPAMP2_RSVD
#define OpAmp_ABuf__SW CYREG_OPAMP2_SW
#define OpAmp_ABuf__TR0 CYREG_OPAMP2_TR0
#define OpAmp_ABuf__TR1 CYREG_OPAMP2_TR1

/* VDAC8_viDAC8 */
#define VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_viDAC8__D CYREG_DAC2_D
#define VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_viDAC8__TST CYREG_DAC2_TST

/* CJTemp */
#define CJTemp__0__INTTYPE CYREG_PICU6_INTTYPE1
#define CJTemp__0__MASK 0x02u
#define CJTemp__0__PC CYREG_PRT6_PC1
#define CJTemp__0__PORT 6u
#define CJTemp__0__SHIFT 1
#define CJTemp__AG CYREG_PRT6_AG
#define CJTemp__AMUX CYREG_PRT6_AMUX
#define CJTemp__BIE CYREG_PRT6_BIE
#define CJTemp__BIT_MASK CYREG_PRT6_BIT_MASK
#define CJTemp__BYP CYREG_PRT6_BYP
#define CJTemp__CTL CYREG_PRT6_CTL
#define CJTemp__DM0 CYREG_PRT6_DM0
#define CJTemp__DM1 CYREG_PRT6_DM1
#define CJTemp__DM2 CYREG_PRT6_DM2
#define CJTemp__DR CYREG_PRT6_DR
#define CJTemp__INP_DIS CYREG_PRT6_INP_DIS
#define CJTemp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CJTemp__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CJTemp__LCD_EN CYREG_PRT6_LCD_EN
#define CJTemp__MASK 0x02u
#define CJTemp__PORT 6u
#define CJTemp__PRT CYREG_PRT6_PRT
#define CJTemp__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CJTemp__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CJTemp__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CJTemp__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CJTemp__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CJTemp__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CJTemp__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CJTemp__PS CYREG_PRT6_PS
#define CJTemp__SHIFT 1
#define CJTemp__SLW CYREG_PRT6_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* isr_ToggleLED */
#define isr_ToggleLED__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_ToggleLED__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_ToggleLED__INTC_MASK 0x01u
#define isr_ToggleLED__INTC_NUMBER 0u
#define isr_ToggleLED__INTC_PRIOR_NUM 7u
#define isr_ToggleLED__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_ToggleLED__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_ToggleLED__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Diode_Follower_ABuf */
#define Diode_Follower_ABuf__CR CYREG_OPAMP1_CR
#define Diode_Follower_ABuf__MX CYREG_OPAMP1_MX
#define Diode_Follower_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Diode_Follower_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Diode_Follower_ABuf__PM_ACT_MSK 0x02u
#define Diode_Follower_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Diode_Follower_ABuf__PM_STBY_MSK 0x02u
#define Diode_Follower_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Diode_Follower_ABuf__SW CYREG_OPAMP1_SW
#define Diode_Follower_ABuf__TR0 CYREG_OPAMP1_TR0
#define Diode_Follower_ABuf__TR1 CYREG_OPAMP1_TR1

/* PhotoDiode_Amp_ABuf */
#define PhotoDiode_Amp_ABuf__CR CYREG_OPAMP0_CR
#define PhotoDiode_Amp_ABuf__MX CYREG_OPAMP0_MX
#define PhotoDiode_Amp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define PhotoDiode_Amp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define PhotoDiode_Amp_ABuf__PM_ACT_MSK 0x01u
#define PhotoDiode_Amp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define PhotoDiode_Amp_ABuf__PM_STBY_MSK 0x01u
#define PhotoDiode_Amp_ABuf__RSVD CYREG_OPAMP0_RSVD
#define PhotoDiode_Amp_ABuf__SW CYREG_OPAMP0_SW
#define PhotoDiode_Amp_ABuf__TR0 CYREG_OPAMP0_TR0
#define PhotoDiode_Amp_ABuf__TR1 CYREG_OPAMP0_TR1

/* Photodiode_Source_viDAC8 */
#define Photodiode_Source_viDAC8__CR0 CYREG_DAC3_CR0
#define Photodiode_Source_viDAC8__CR1 CYREG_DAC3_CR1
#define Photodiode_Source_viDAC8__D CYREG_DAC3_D
#define Photodiode_Source_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Photodiode_Source_viDAC8__PM_ACT_MSK 0x08u
#define Photodiode_Source_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Photodiode_Source_viDAC8__PM_STBY_MSK 0x08u
#define Photodiode_Source_viDAC8__STROBE CYREG_DAC3_STROBE
#define Photodiode_Source_viDAC8__SW0 CYREG_DAC3_SW0
#define Photodiode_Source_viDAC8__SW2 CYREG_DAC3_SW2
#define Photodiode_Source_viDAC8__SW3 CYREG_DAC3_SW3
#define Photodiode_Source_viDAC8__SW4 CYREG_DAC3_SW4
#define Photodiode_Source_viDAC8__TR CYREG_DAC3_TR
#define Photodiode_Source_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define Photodiode_Source_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define Photodiode_Source_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define Photodiode_Source_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define Photodiode_Source_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define Photodiode_Source_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define Photodiode_Source_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define Photodiode_Source_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define Photodiode_Source_viDAC8__TST CYREG_DAC3_TST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Lab3_Optical"
#define CY_VERSION "PSoC Creator  3.3 CP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
