{"sha": "2da47f31e33b13e528006be0ae2287e7f470962f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmRhNDdmMzFlMzNiMTNlNTI4MDA2YmUwYWUyMjg3ZTdmNDcwOTYyZg==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:22:39Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:22:39Z"}, "message": "i386: Emulate MMX ssse3_ph<plusminus_mnemonic>wv4hi3 with SSE\n\nEmulate MMX ssse3_ph<plusminus_mnemonic>wv4hi3 with SSE by moving bits\n64:95 to bits 32:63 in SSE register.  Only SSE register source operand\nis allowed.\n\n\tPR target/89021\n\t* config/i386/sse.md (ssse3_ph<plusminus_mnemonic>wv4hi3):\n\tChanged to define_insn_and_split to support SSE emulation.\n\nFrom-SVN: r271241", "tree": {"sha": "cda58234b8d807d724099d661299ac5067af0bee", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cda58234b8d807d724099d661299ac5067af0bee"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2da47f31e33b13e528006be0ae2287e7f470962f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2da47f31e33b13e528006be0ae2287e7f470962f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2da47f31e33b13e528006be0ae2287e7f470962f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2da47f31e33b13e528006be0ae2287e7f470962f/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "84791fca67654942f39586b56166fcf22ef77553", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/84791fca67654942f39586b56166fcf22ef77553", "html_url": "https://github.com/Rust-GCC/gccrs/commit/84791fca67654942f39586b56166fcf22ef77553"}], "stats": {"total": 40, "additions": 32, "deletions": 8}, "files": [{"sha": "c0861717ca1aa3b04c4574851799e55b05d32302", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2da47f31e33b13e528006be0ae2287e7f470962f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2da47f31e33b13e528006be0ae2287e7f470962f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2da47f31e33b13e528006be0ae2287e7f470962f", "patch": "@@ -1,3 +1,9 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/sse.md (ssse3_ph<plusminus_mnemonic>wv4hi3):\n+\tChanged to define_insn_and_split to support SSE emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "bcdd8f9a6b59b7c29e02a449b82d6b520f5e8842", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 26, "deletions": 8, "changes": 34, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2da47f31e33b13e528006be0ae2287e7f470962f/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2da47f31e33b13e528006be0ae2287e7f470962f/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=2da47f31e33b13e528006be0ae2287e7f470962f", "patch": "@@ -15690,13 +15690,13 @@\n    (set_attr \"prefix\" \"orig,vex\")\n    (set_attr \"mode\" \"TI\")])\n \n-(define_insn \"ssse3_ph<plusminus_mnemonic>wv4hi3\"\n-  [(set (match_operand:V4HI 0 \"register_operand\" \"=y\")\n+(define_insn_and_split \"ssse3_ph<plusminus_mnemonic>wv4hi3\"\n+  [(set (match_operand:V4HI 0 \"register_operand\" \"=y,x,Yv\")\n \t(vec_concat:V4HI\n \t  (vec_concat:V2HI\n \t    (ssse3_plusminus:HI\n \t      (vec_select:HI\n-\t\t(match_operand:V4HI 1 \"register_operand\" \"0\")\n+\t\t(match_operand:V4HI 1 \"register_operand\" \"0,0,Yv\")\n \t\t(parallel [(const_int 0)]))\n \t      (vec_select:HI (match_dup 1) (parallel [(const_int 1)])))\n \t    (ssse3_plusminus:HI\n@@ -15705,19 +15705,37 @@\n \t  (vec_concat:V2HI\n \t    (ssse3_plusminus:HI\n \t      (vec_select:HI\n-\t\t(match_operand:V4HI 2 \"nonimmediate_operand\" \"ym\")\n+\t\t(match_operand:V4HI 2 \"register_mmxmem_operand\" \"ym,x,Yv\")\n \t\t(parallel [(const_int 0)]))\n \t      (vec_select:HI (match_dup 2) (parallel [(const_int 1)])))\n \t    (ssse3_plusminus:HI\n \t      (vec_select:HI (match_dup 2) (parallel [(const_int 2)]))\n \t      (vec_select:HI (match_dup 2) (parallel [(const_int 3)]))))))]\n-  \"TARGET_SSSE3\"\n-  \"ph<plusminus_mnemonic>w\\t{%2, %0|%0, %2}\"\n-  [(set_attr \"type\" \"sseiadd\")\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE) && TARGET_SSSE3\"\n+  \"@\n+   ph<plusminus_mnemonic>w\\t{%2, %0|%0, %2}\n+   #\n+   #\"\n+  \"TARGET_MMX_WITH_SSE && reload_completed\"\n+  [(const_int 0)]\n+{\n+  /* Generate SSE version of the operation.  */\n+  rtx op0 = lowpart_subreg (V8HImode, operands[0],\n+\t\t\t    GET_MODE (operands[0]));\n+  rtx op1 = lowpart_subreg (V8HImode, operands[1],\n+\t\t\t    GET_MODE (operands[1]));\n+  rtx op2 = lowpart_subreg (V8HImode, operands[2],\n+\t\t\t    GET_MODE (operands[2]));\n+  emit_insn (gen_ssse3_ph<plusminus_mnemonic>wv8hi3 (op0, op1, op2));\n+  ix86_move_vector_high_sse_to_mmx (op0);\n+  DONE;\n+}\n+  [(set_attr \"mmx_isa\" \"native,x64_noavx,x64_avx\")\n+   (set_attr \"type\" \"sseiadd\")\n    (set_attr \"atom_unit\" \"complex\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set (attr \"prefix_rex\") (symbol_ref \"x86_extended_reg_mentioned_p (insn)\"))\n-   (set_attr \"mode\" \"DI\")])\n+   (set_attr \"mode\" \"DI,TI,TI\")])\n \n (define_insn \"avx2_ph<plusminus_mnemonic>dv8si3\"\n   [(set (match_operand:V8SI 0 \"register_operand\" \"=x\")"}]}