/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : f0b240f
Date     : Dec 12 2023
Type     : Engineering
Log Time   : Tue Dec 12 10:10:15 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 12

#Path 1
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[22].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.220     2.272
| (intra 'clb' routing)                                                                        0.085     2.358
out[22].in[0] (.names at (53,2))                                                               0.000     2.358
| (primitive '.names' combinational delay)                                                     0.197     2.554
out[22].out[0] (.names at (53,2))                                                              0.000     2.554
| (intra 'clb' routing)                                                                        0.000     2.554
| (inter-block routing)                                                                        0.284     2.838
| (intra 'io' routing)                                                                         0.733     3.571
out:out[22].outpad[0] (.output at (53,1))                                                     -0.000     3.571
data arrival time                                                                                        3.571

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.571
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.571


#Path 2
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[21].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.220     2.272
| (intra 'clb' routing)                                                                        0.085     2.358
out[21].in[0] (.names at (53,2))                                                               0.000     2.358
| (primitive '.names' combinational delay)                                                     0.197     2.554
out[21].out[0] (.names at (53,2))                                                              0.000     2.554
| (intra 'clb' routing)                                                                        0.000     2.554
| (inter-block routing)                                                                        0.284     2.838
| (intra 'io' routing)                                                                         0.733     3.571
out:out[21].outpad[0] (.output at (53,1))                                                     -0.000     3.571
data arrival time                                                                                        3.571

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.571
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.571


#Path 3
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[17].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.220     2.272
| (intra 'clb' routing)                                                                        0.085     2.358
out[17].in[0] (.names at (53,2))                                                               0.000     2.358
| (primitive '.names' combinational delay)                                                     0.197     2.554
out[17].out[0] (.names at (53,2))                                                              0.000     2.554
| (intra 'clb' routing)                                                                        0.000     2.554
| (inter-block routing)                                                                        0.284     2.838
| (intra 'io' routing)                                                                         0.733     3.571
out:out[17].outpad[0] (.output at (53,1))                                                     -0.000     3.571
data arrival time                                                                                        3.571

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.571
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.571


#Path 4
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[18].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.220     2.272
| (intra 'clb' routing)                                                                        0.085     2.358
out[18].in[0] (.names at (53,2))                                                               0.000     2.358
| (primitive '.names' combinational delay)                                                     0.197     2.554
out[18].out[0] (.names at (53,2))                                                              0.000     2.554
| (intra 'clb' routing)                                                                        0.000     2.554
| (inter-block routing)                                                                        0.284     2.838
| (intra 'io' routing)                                                                         0.733     3.571
out:out[18].outpad[0] (.output at (53,1))                                                     -0.000     3.571
data arrival time                                                                                        3.571

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.571
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.571


#Path 5
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[19].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.220     2.272
| (intra 'clb' routing)                                                                        0.085     2.358
out[19].in[0] (.names at (53,2))                                                               0.000     2.358
| (primitive '.names' combinational delay)                                                     0.197     2.554
out[19].out[0] (.names at (53,2))                                                              0.000     2.554
| (intra 'clb' routing)                                                                        0.000     2.554
| (inter-block routing)                                                                        0.284     2.838
| (intra 'io' routing)                                                                         0.733     3.571
out:out[19].outpad[0] (.output at (53,1))                                                     -0.000     3.571
data arrival time                                                                                        3.571

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.571
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.571


#Path 6
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[20].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.220     2.272
| (intra 'clb' routing)                                                                        0.085     2.358
out[20].in[0] (.names at (53,2))                                                               0.000     2.358
| (primitive '.names' combinational delay)                                                     0.197     2.554
out[20].out[0] (.names at (53,2))                                                              0.000     2.554
| (intra 'clb' routing)                                                                        0.000     2.554
| (inter-block routing)                                                                        0.284     2.838
| (intra 'io' routing)                                                                         0.733     3.571
out:out[20].outpad[0] (.output at (53,1))                                                     -0.000     3.571
data arrival time                                                                                        3.571

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.571
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.571


#Path 7
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[23].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.220     2.272
| (intra 'clb' routing)                                                                        0.085     2.358
out[23].in[0] (.names at (53,2))                                                               0.000     2.358
| (primitive '.names' combinational delay)                                                     0.197     2.554
out[23].out[0] (.names at (53,2))                                                              0.000     2.554
| (intra 'clb' routing)                                                                        0.000     2.554
| (inter-block routing)                                                                        0.284     2.838
| (intra 'io' routing)                                                                         0.733     3.571
out:out[23].outpad[0] (.output at (53,1))                                                     -0.000     3.571
data arrival time                                                                                        3.571

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.571
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.571


#Path 8
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[24].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.220     2.272
| (intra 'clb' routing)                                                                        0.085     2.358
out[24].in[0] (.names at (53,2))                                                               0.000     2.358
| (primitive '.names' combinational delay)                                                     0.197     2.554
out[24].out[0] (.names at (53,2))                                                              0.000     2.554
| (intra 'clb' routing)                                                                        0.000     2.554
| (inter-block routing)                                                                        0.284     2.838
| (intra 'io' routing)                                                                         0.733     3.571
out:out[24].outpad[0] (.output at (53,1))                                                     -0.000     3.571
data arrival time                                                                                        3.571

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.571
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.571


#Path 9
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.220     2.272
| (intra 'clb' routing)                                                                        0.085     2.358
out[16].in[0] (.names at (53,2))                                                               0.000     2.358
| (primitive '.names' combinational delay)                                                     0.136     2.493
out[16].out[0] (.names at (53,2))                                                              0.000     2.493
| (intra 'clb' routing)                                                                        0.000     2.493
| (inter-block routing)                                                                        0.284     2.777
| (intra 'io' routing)                                                                         0.733     3.509
out:out[16].outpad[0] (.output at (53,1))                                                      0.000     3.509
data arrival time                                                                                        3.509

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.509
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.509


#Path 10
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[25].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.220     2.272
| (intra 'clb' routing)                                                                        0.085     2.358
out[25].in[0] (.names at (53,2))                                                               0.000     2.358
| (primitive '.names' combinational delay)                                                     0.136     2.493
out[25].out[0] (.names at (53,2))                                                              0.000     2.493
| (intra 'clb' routing)                                                                        0.000     2.493
| (inter-block routing)                                                                        0.284     2.777
| (intra 'io' routing)                                                                         0.733     3.509
out:out[25].outpad[0] (.output at (53,1))                                                      0.000     3.509
data arrival time                                                                                        3.509

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.509
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.509


#Path 11
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[28].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.085     2.138
out[28].in[0] (.names at (52,2))                                                               0.000     2.138
| (primitive '.names' combinational delay)                                                     0.197     2.335
out[28].out[0] (.names at (52,2))                                                              0.000     2.335
| (intra 'clb' routing)                                                                        0.000     2.335
| (inter-block routing)                                                                        0.284     2.618
| (intra 'io' routing)                                                                         0.733     3.351
out:out[28].outpad[0] (.output at (52,1))                                                      0.000     3.351
data arrival time                                                                                        3.351

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.351
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.351


#Path 12
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[27].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.085     2.138
out[27].in[0] (.names at (52,2))                                                               0.000     2.138
| (primitive '.names' combinational delay)                                                     0.197     2.335
out[27].out[0] (.names at (52,2))                                                              0.000     2.335
| (intra 'clb' routing)                                                                        0.000     2.335
| (inter-block routing)                                                                        0.284     2.618
| (intra 'io' routing)                                                                         0.733     3.351
out:out[27].outpad[0] (.output at (52,1))                                                      0.000     3.351
data arrival time                                                                                        3.351

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.351
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.351


#Path 13
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[26].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.085     2.138
out[26].in[0] (.names at (52,2))                                                               0.000     2.138
| (primitive '.names' combinational delay)                                                     0.197     2.335
out[26].out[0] (.names at (52,2))                                                              0.000     2.335
| (intra 'clb' routing)                                                                        0.000     2.335
| (inter-block routing)                                                                        0.284     2.618
| (intra 'io' routing)                                                                         0.733     3.351
out:out[26].outpad[0] (.output at (52,1))                                                      0.000     3.351
data arrival time                                                                                        3.351

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.351
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.351


#Path 14
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[29].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.085     2.138
out[29].in[0] (.names at (52,2))                                                               0.000     2.138
| (primitive '.names' combinational delay)                                                     0.197     2.335
out[29].out[0] (.names at (52,2))                                                              0.000     2.335
| (intra 'clb' routing)                                                                        0.000     2.335
| (inter-block routing)                                                                        0.284     2.618
| (intra 'io' routing)                                                                         0.733     3.351
out:out[29].outpad[0] (.output at (52,1))                                                      0.000     3.351
data arrival time                                                                                        3.351

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.351
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.351


#Path 15
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[30].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.085     2.138
out[30].in[0] (.names at (52,2))                                                               0.000     2.138
| (primitive '.names' combinational delay)                                                     0.197     2.335
out[30].out[0] (.names at (52,2))                                                              0.000     2.335
| (intra 'clb' routing)                                                                        0.000     2.335
| (inter-block routing)                                                                        0.284     2.618
| (intra 'io' routing)                                                                         0.733     3.351
out:out[30].outpad[0] (.output at (52,1))                                                      0.000     3.351
data arrival time                                                                                        3.351

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.351
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.351


#Path 16
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[31].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.701     1.750
| (intra 'clb' routing)                                                                        0.085     1.835
out[31].in[1] (.names at (52,2))                                                               0.000     1.835
| (primitive '.names' combinational delay)                                                     0.218     2.053
out[31].out[0] (.names at (52,2))                                                              0.000     2.053
| (intra 'clb' routing)                                                                        0.000     2.053
| (inter-block routing)                                                                        0.284     2.336
| (intra 'io' routing)                                                                         0.733     3.069
out:out[31].outpad[0] (.output at (52,1))                                                      0.000     3.069
data arrival time                                                                                        3.069

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.069
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.069


#Path 17
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[8].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.085     1.437
out[10].in[1] (.names at (52,2))                                                              0.000     1.437
| (primitive '.names' combinational delay)                                                    0.218     1.655
out[10].out[0] (.names at (52,2))                                                             0.000     1.655
| (intra 'clb' routing)                                                                       0.085     1.740
out[8].in[0] (.names at (52,2))                                                               0.000     1.740
| (primitive '.names' combinational delay)                                                    0.218     1.958
out[8].out[0] (.names at (52,2))                                                              0.000     1.958
| (intra 'clb' routing)                                                                       0.000     1.958
| (inter-block routing)                                                                       0.284     2.242
| (intra 'io' routing)                                                                        0.733     2.974
out:out[8].outpad[0] (.output at (52,1))                                                     -0.000     2.974
data arrival time                                                                                       2.974

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.974
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.974


#Path 18
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.000     1.352
| (inter-block routing)                                                                       0.162     1.513
| (intra 'clb' routing)                                                                       0.085     1.598
out[3].in[0] (.names at (52,2))                                                               0.000     1.598
| (primitive '.names' combinational delay)                                                    0.148     1.746
out[3].out[0] (.names at (52,2))                                                              0.000     1.746
| (intra 'clb' routing)                                                                       0.000     1.746
| (inter-block routing)                                                                       0.284     2.030
| (intra 'io' routing)                                                                        0.733     2.763
out:out[3].outpad[0] (.output at (52,1))                                                     -0.000     2.763
data arrival time                                                                                       2.763

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.763
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.763


#Path 19
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[10].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.085     1.437
out[10].in[1] (.names at (52,2))                                                              0.000     1.437
| (primitive '.names' combinational delay)                                                    0.218     1.655
out[10].out[0] (.names at (52,2))                                                             0.000     1.655
| (intra 'clb' routing)                                                                       0.000     1.655
| (inter-block routing)                                                                       0.284     1.938
| (intra 'io' routing)                                                                        0.733     2.671
out:out[10].outpad[0] (.output at (52,1))                                                     0.000     2.671
data arrival time                                                                                       2.671

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.671
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.671


#Path 20
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[2].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.085     1.437
out[2].in[0] (.names at (52,2))                                                               0.000     1.437
| (primitive '.names' combinational delay)                                                    0.218     1.655
out[2].out[0] (.names at (52,2))                                                              0.000     1.655
| (intra 'clb' routing)                                                                       0.000     1.655
| (inter-block routing)                                                                       0.284     1.938
| (intra 'io' routing)                                                                        0.733     2.671
out:out[2].outpad[0] (.output at (52,1))                                                      0.000     2.671
data arrival time                                                                                       2.671

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.671
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.671


#Path 21
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.085     1.437
out[1].in[0] (.names at (52,2))                                                               0.000     1.437
| (primitive '.names' combinational delay)                                                    0.218     1.655
out[1].out[0] (.names at (52,2))                                                              0.000     1.655
| (intra 'clb' routing)                                                                       0.000     1.655
| (inter-block routing)                                                                       0.284     1.938
| (intra 'io' routing)                                                                        0.733     2.671
out:out[1].outpad[0] (.output at (52,1))                                                      0.000     2.671
data arrival time                                                                                       2.671

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.671
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.671


#Path 22
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.085     1.437
out[0].in[0] (.names at (52,2))                                                               0.000     1.437
| (primitive '.names' combinational delay)                                                    0.218     1.655
out[0].out[0] (.names at (52,2))                                                              0.000     1.655
| (intra 'clb' routing)                                                                       0.000     1.655
| (inter-block routing)                                                                       0.284     1.938
| (intra 'io' routing)                                                                        0.733     2.671
out:out[0].outpad[0] (.output at (52,1))                                                      0.000     2.671
data arrival time                                                                                       2.671

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.671
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.671


#Path 23
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[12].outpad[0] (.output at (51,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.220     1.268
| (intra 'clb' routing)                                          0.085     1.353
out[12].in[0] (.names at (51,2))                                 0.000     1.353
| (primitive '.names' combinational delay)                       0.218     1.571
out[12].out[0] (.names at (51,2))                                0.000     1.571
| (intra 'clb' routing)                                          0.000     1.571
| (inter-block routing)                                          0.284     1.855
| (intra 'io' routing)                                           0.733     2.588
out:out[12].outpad[0] (.output at (51,1))                        0.000     2.588
data arrival time                                                          2.588

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.588
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.588


#Path 24
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[11].outpad[0] (.output at (51,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.220     1.268
| (intra 'clb' routing)                                          0.085     1.353
out[11].in[0] (.names at (51,2))                                 0.000     1.353
| (primitive '.names' combinational delay)                       0.218     1.571
out[11].out[0] (.names at (51,2))                                0.000     1.571
| (intra 'clb' routing)                                          0.000     1.571
| (inter-block routing)                                          0.284     1.855
| (intra 'io' routing)                                           0.733     2.588
out:out[11].outpad[0] (.output at (51,1))                        0.000     2.588
data arrival time                                                          2.588

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.588
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.588


#Path 25
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[13].outpad[0] (.output at (51,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.220     1.268
| (intra 'clb' routing)                                          0.085     1.353
out[13].in[0] (.names at (51,2))                                 0.000     1.353
| (primitive '.names' combinational delay)                       0.218     1.571
out[13].out[0] (.names at (51,2))                                0.000     1.571
| (intra 'clb' routing)                                          0.000     1.571
| (inter-block routing)                                          0.284     1.855
| (intra 'io' routing)                                           0.733     2.588
out:out[13].outpad[0] (.output at (51,1))                        0.000     2.588
data arrival time                                                          2.588

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.588
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.588


#Path 26
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[14].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.220     1.268
| (intra 'clb' routing)                                          0.085     1.353
out[14].in[0] (.names at (53,2))                                 0.000     1.353
| (primitive '.names' combinational delay)                       0.148     1.501
out[14].out[0] (.names at (53,2))                                0.000     1.501
| (intra 'clb' routing)                                          0.000     1.501
| (inter-block routing)                                          0.284     1.784
| (intra 'io' routing)                                           0.733     2.517
out:out[14].outpad[0] (.output at (53,1))                       -0.000     2.517
data arrival time                                                          2.517

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.517
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.517


#Path 27
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[9].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.220     1.268
| (intra 'clb' routing)                                          0.085     1.353
out[9].in[0] (.names at (53,2))                                  0.000     1.353
| (primitive '.names' combinational delay)                       0.148     1.501
out[9].out[0] (.names at (53,2))                                 0.000     1.501
| (intra 'clb' routing)                                          0.000     1.501
| (inter-block routing)                                          0.284     1.784
| (intra 'io' routing)                                           0.733     2.517
out:out[9].outpad[0] (.output at (53,1))                        -0.000     2.517
data arrival time                                                          2.517

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.517
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.517


#Path 28
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance20.data_out[22].D[0] (dffre at (54,17) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
input external delay                                                                           0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.881     1.775
| (intra 'clb' routing)                                                                        0.085     1.861
$abc$30802$new_new_n316__.in[5] (.names at (54,16))                                            0.000     1.861
| (primitive '.names' combinational delay)                                                     0.172     2.033
$abc$30802$new_new_n316__.out[0] (.names at (54,16))                                           0.000     2.033
| (intra 'clb' routing)                                                                        0.000     2.033
| (inter-block routing)                                                                        0.162     2.195
| (intra 'clb' routing)                                                                        0.085     2.280
$abc$30802$new_new_n318__.in[0] (.names at (54,16))                                            0.000     2.280
| (primitive '.names' combinational delay)                                                     0.197     2.477
$abc$30802$new_new_n318__.out[0] (.names at (54,16))                                           0.000     2.477
| (intra 'clb' routing)                                                                        0.085     2.562
$abc$30802$new_new_n319__.in[0] (.names at (54,16))                                            0.000     2.562
| (primitive '.names' combinational delay)                                                     0.197     2.759
$abc$30802$new_new_n319__.out[0] (.names at (54,16))                                           0.000     2.759
| (intra 'clb' routing)                                                                        0.000     2.759
| (inter-block routing)                                                                        0.284     3.042
| (intra 'clb' routing)                                                                        0.085     3.128
$abc$22564$li183_li183.in[0] (.names at (54,17))                                               0.000     3.128
| (primitive '.names' combinational delay)                                                     0.136     3.263
$abc$22564$li183_li183.out[0] (.names at (54,17))                                              0.000     3.263
| (intra 'clb' routing)                                                                        0.000     3.263
design1_5_5_inst.encoder_instance20.data_out[22].D[0] (dffre at (54,17))                       0.000     3.263
data arrival time                                                                                        3.263

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance20.data_out[22].C[0] (dffre at (54,17))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -3.263
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -2.400


#Path 29
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.000     1.352
| (inter-block routing)                                                                       0.284     1.635
| (intra 'io' routing)                                                                        0.733     2.368
out:out[7].outpad[0] (.output at (52,1))                                                      0.000     2.368
data arrival time                                                                                       2.368

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.368
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.368


#Path 30
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance31.data_out[31].D[0] (dffre at (52,13) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
input external delay                                                                           0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.881     1.775
| (intra 'clb' routing)                                                                        0.085     1.861
$abc$30802$new_new_n289__.in[5] (.names at (52,15))                                            0.000     1.861
| (primitive '.names' combinational delay)                                                     0.090     1.951
$abc$30802$new_new_n289__.out[0] (.names at (52,15))                                           0.000     1.951
| (intra 'clb' routing)                                                                        0.000     1.951
| (inter-block routing)                                                                        0.342     2.292
| (intra 'clb' routing)                                                                        0.085     2.377
$abc$30802$new_new_n291__.in[3] (.names at (52,17))                                            0.000     2.377
| (primitive '.names' combinational delay)                                                     0.136     2.513
$abc$30802$new_new_n291__.out[0] (.names at (52,17))                                           0.000     2.513
| (intra 'clb' routing)                                                                        0.000     2.513
| (inter-block routing)                                                                        0.342     2.855
| (intra 'clb' routing)                                                                        0.085     2.940
$abc$22564$li187_li187.in[0] (.names at (52,13))                                               0.000     2.940
| (primitive '.names' combinational delay)                                                     0.148     3.087
$abc$22564$li187_li187.out[0] (.names at (52,13))                                              0.000     3.087
| (intra 'clb' routing)                                                                        0.000     3.087
design1_5_5_inst.encoder_instance31.data_out[31].D[0] (dffre at (52,13))                       0.000     3.087
data arrival time                                                                                        3.087

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre at (52,13))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -3.087
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -2.225


#Path 31
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance20.data_out[2].D[0] (dffre at (54,16) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input at (52,1))                                                               0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.881     1.775
| (intra 'clb' routing)                                                                       0.085     1.861
$abc$30802$new_new_n316__.in[5] (.names at (54,16))                                           0.000     1.861
| (primitive '.names' combinational delay)                                                    0.172     2.033
$abc$30802$new_new_n316__.out[0] (.names at (54,16))                                          0.000     2.033
| (intra 'clb' routing)                                                                       0.000     2.033
| (inter-block routing)                                                                       0.162     2.195
| (intra 'clb' routing)                                                                       0.085     2.280
$abc$30802$new_new_n318__.in[0] (.names at (54,16))                                           0.000     2.280
| (primitive '.names' combinational delay)                                                    0.197     2.477
$abc$30802$new_new_n318__.out[0] (.names at (54,16))                                          0.000     2.477
| (intra 'clb' routing)                                                                       0.085     2.562
$abc$30802$new_new_n319__.in[0] (.names at (54,16))                                           0.000     2.562
| (primitive '.names' combinational delay)                                                    0.197     2.759
$abc$30802$new_new_n319__.out[0] (.names at (54,16))                                          0.000     2.759
| (intra 'clb' routing)                                                                       0.085     2.844
$abc$22564$li177_li177.in[0] (.names at (54,16))                                              0.000     2.844
| (primitive '.names' combinational delay)                                                    0.218     3.062
$abc$22564$li177_li177.out[0] (.names at (54,16))                                             0.000     3.062
| (intra 'clb' routing)                                                                       0.000     3.062
design1_5_5_inst.encoder_instance20.data_out[2].D[0] (dffre at (54,16))                       0.000     3.062
data arrival time                                                                                       3.062

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance20.data_out[2].C[0] (dffre at (54,16))                       0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -3.062
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.199


#Path 32
Startpoint: d_in1[27].Q[0] (dffre at (51,17) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance11.data_out[22].D[0] (dffre at (52,19) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
d_in1[27].C[0] (dffre at (51,17))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
d_in1[27].Q[0] (dffre at (51,17)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.342     1.390
| (intra 'clb' routing)                                                                        0.085     1.475
$abc$30802$new_new_n341__.in[3] (.names at (52,18))                                            0.000     1.475
| (primitive '.names' combinational delay)                                                     0.173     1.647
$abc$30802$new_new_n341__.out[0] (.names at (52,18))                                           0.000     1.647
| (intra 'clb' routing)                                                                        0.000     1.647
| (inter-block routing)                                                                        0.162     1.809
| (intra 'clb' routing)                                                                        0.085     1.894
$abc$30802$new_new_n342__.in[2] (.names at (52,18))                                            0.000     1.894
| (primitive '.names' combinational delay)                                                     0.197     2.091
$abc$30802$new_new_n342__.out[0] (.names at (52,18))                                           0.000     2.091
| (intra 'clb' routing)                                                                        0.000     2.091
| (inter-block routing)                                                                        0.220     2.311
| (intra 'clb' routing)                                                                        0.085     2.396
$abc$30802$new_new_n354__.in[3] (.names at (51,18))                                            0.000     2.396
| (primitive '.names' combinational delay)                                                     0.025     2.421
$abc$30802$new_new_n354__.out[0] (.names at (51,18))                                           0.000     2.421
| (intra 'clb' routing)                                                                        0.000     2.421
| (inter-block routing)                                                                        0.342     2.763
| (intra 'clb' routing)                                                                        0.085     2.848
$abc$22564$li174_li174.in[0] (.names at (52,19))                                               0.000     2.848
| (primitive '.names' combinational delay)                                                     0.197     3.045
$abc$22564$li174_li174.out[0] (.names at (52,19))                                              0.000     3.045
| (intra 'clb' routing)                                                                        0.000     3.045
design1_5_5_inst.encoder_instance11.data_out[22].D[0] (dffre at (52,19))                       0.000     3.045
data arrival time                                                                                        3.045

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance11.data_out[22].C[0] (dffre at (52,19))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -3.045
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -2.182


#Path 33
Startpoint: d_in1[27].Q[0] (dffre at (51,17) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance11.data_out[2].D[0] (dffre at (52,19) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
d_in1[27].C[0] (dffre at (51,17))                                                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
d_in1[27].Q[0] (dffre at (51,17)) [clock-to-output]                                           0.000     1.048
| (intra 'clb' routing)                                                                       0.000     1.048
| (inter-block routing)                                                                       0.342     1.390
| (intra 'clb' routing)                                                                       0.085     1.475
$abc$30802$new_new_n341__.in[3] (.names at (52,18))                                           0.000     1.475
| (primitive '.names' combinational delay)                                                    0.173     1.647
$abc$30802$new_new_n341__.out[0] (.names at (52,18))                                          0.000     1.647
| (intra 'clb' routing)                                                                       0.000     1.647
| (inter-block routing)                                                                       0.162     1.809
| (intra 'clb' routing)                                                                       0.085     1.894
$abc$30802$new_new_n342__.in[2] (.names at (52,18))                                           0.000     1.894
| (primitive '.names' combinational delay)                                                    0.197     2.091
$abc$30802$new_new_n342__.out[0] (.names at (52,18))                                          0.000     2.091
| (intra 'clb' routing)                                                                       0.000     2.091
| (inter-block routing)                                                                       0.220     2.311
| (intra 'clb' routing)                                                                       0.085     2.396
$abc$30802$new_new_n354__.in[3] (.names at (51,18))                                           0.000     2.396
| (primitive '.names' combinational delay)                                                    0.025     2.421
$abc$30802$new_new_n354__.out[0] (.names at (51,18))                                          0.000     2.421
| (intra 'clb' routing)                                                                       0.000     2.421
| (inter-block routing)                                                                       0.342     2.763
| (intra 'clb' routing)                                                                       0.085     2.848
$abc$22564$li168_li168.in[0] (.names at (52,19))                                              0.000     2.848
| (primitive '.names' combinational delay)                                                    0.197     3.045
$abc$22564$li168_li168.out[0] (.names at (52,19))                                             0.000     3.045
| (intra 'clb' routing)                                                                       0.000     3.045
design1_5_5_inst.encoder_instance11.data_out[2].D[0] (dffre at (52,19))                       0.000     3.045
data arrival time                                                                                       3.045

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance11.data_out[2].C[0] (dffre at (52,19))                       0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -3.045
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.182


#Path 34
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[15].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.284     1.332
| (intra 'io' routing)                                           0.733     2.065
out:out[15].outpad[0] (.output at (52,1))                       -0.000     2.065
data arrival time                                                          2.065

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.065


#Path 35
Startpoint: d_in3[9].Q[0] (dffre at (52,16) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance31.data_out[10].D[0] (dffre at (52,14) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
d_in3[9].C[0] (dffre at (52,16))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
d_in3[9].Q[0] (dffre at (52,16)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (inter-block routing)                                                                        0.342     1.390
| (intra 'clb' routing)                                                                        0.085     1.475
$abc$30802$new_new_n290__.in[0] (.names at (52,14))                                            0.000     1.475
| (primitive '.names' combinational delay)                                                     0.197     1.672
$abc$30802$new_new_n290__.out[0] (.names at (52,14))                                           0.000     1.672
| (intra 'clb' routing)                                                                        0.085     1.757
$abc$30802$new_new_n295__.in[0] (.names at (52,14))                                            0.000     1.757
| (primitive '.names' combinational delay)                                                     0.172     1.930
$abc$30802$new_new_n295__.out[0] (.names at (52,14))                                           0.000     1.930
| (intra 'clb' routing)                                                                        0.000     1.930
| (inter-block routing)                                                                        0.162     2.091
| (intra 'clb' routing)                                                                        0.085     2.176
$abc$30802$new_new_n299__.in[0] (.names at (52,14))                                            0.000     2.176
| (primitive '.names' combinational delay)                                                     0.197     2.373
$abc$30802$new_new_n299__.out[0] (.names at (52,14))                                           0.000     2.373
| (intra 'clb' routing)                                                                        0.085     2.458
$abc$22564$li186_li186.in[3] (.names at (52,14))                                               0.000     2.458
| (primitive '.names' combinational delay)                                                     0.152     2.610
$abc$22564$li186_li186.out[0] (.names at (52,14))                                              0.000     2.610
| (intra 'clb' routing)                                                                        0.000     2.610
design1_5_5_inst.encoder_instance31.data_out[10].D[0] (dffre at (52,14))                       0.000     2.610
data arrival time                                                                                        2.610

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing)                                                                        0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -2.610
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -1.747


#Path 36
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[51].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[51].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[51].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 37
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[19].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[19].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[19].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 38
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[22].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[22].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[22].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 39
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[118].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[118].R[0] (dffre at (56,17))                                                                         0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[118].C[0] (dffre at (56,17))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 40
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[115].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[115].R[0] (dffre at (56,17))                                                                         0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[115].C[0] (dffre at (56,17))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 41
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[40].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[40].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[40].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 42
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[108].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[108].R[0] (dffre at (56,17))                                                                         0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[108].C[0] (dffre at (56,17))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 43
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[104].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[104].R[0] (dffre at (56,17))                                                                         0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[104].C[0] (dffre at (56,17))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 44
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[44].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[44].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[44].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 45
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[54].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[54].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[54].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 46
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[76].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[76].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[76].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 47
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[72].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[72].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[72].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 48
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[83].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[83].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[83].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 49
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[86].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[86].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[86].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 50
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[8].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[8].R[0] (dffre at (56,17))                                                                           0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[8].C[0] (dffre at (56,17))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 51
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[12].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.399     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[12].R[0] (dffre at (56,17))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[12].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 52
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[67].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[67].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[67].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 53
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[48].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[48].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[48].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 54
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[49].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[49].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[49].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 55
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[50].R[0] (dffre at (52,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[50].R[0] (dffre at (52,17))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[50].C[0] (dffre at (52,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 56
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[6].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[6].R[0] (dffre at (53,16))                                                                           0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[6].C[0] (dffre at (53,16))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 57
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[5].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[5].R[0] (dffre at (53,16))                                                                           0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[5].C[0] (dffre at (53,16))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 58
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[59].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[59].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[59].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 59
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[60].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[60].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[60].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 60
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[61].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[61].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[61].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 61
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[63].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[63].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[63].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 62
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[64].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[64].R[0] (dffre at (51,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[64].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 63
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[65].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[65].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[65].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 64
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[45].R[0] (dffre at (52,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[45].R[0] (dffre at (52,17))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[45].C[0] (dffre at (52,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 65
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[68].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[68].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[68].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 66
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[69].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[69].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[69].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 67
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[4].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[4].R[0] (dffre at (53,16))                                                                           0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[4].C[0] (dffre at (53,16))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 68
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[70].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[70].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[70].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 69
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[71].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[71].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[71].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 70
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[3].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[3].R[0] (dffre at (53,19))                                                                           0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[3].C[0] (dffre at (53,19))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 71
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[1].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[1].R[0] (dffre at (53,19))                                                                           0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[1].C[0] (dffre at (53,19))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 72
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[73].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[73].R[0] (dffre at (51,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[73].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 73
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[74].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[74].R[0] (dffre at (51,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[74].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 74
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[75].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[75].R[0] (dffre at (51,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[75].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 75
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[0].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[0].R[0] (dffre at (51,16))                                                                           0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[0].C[0] (dffre at (51,16))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 76
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[35].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[35].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[35].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 77
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[17].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[17].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[17].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 78
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[18].R[0] (dffre at (52,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[18].R[0] (dffre at (52,17))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[18].C[0] (dffre at (52,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 79
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[15].R[0] (dffre at (52,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[15].R[0] (dffre at (52,17))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[15].C[0] (dffre at (52,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 80
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[13].R[0] (dffre at (52,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[13].R[0] (dffre at (52,17))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[13].C[0] (dffre at (52,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 81
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[27].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[27].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[27].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 82
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[28].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[28].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[28].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 83
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[29].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[29].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[29].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 84
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[31].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[31].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[31].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 85
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[32].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[32].R[0] (dffre at (51,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[32].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 86
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[33].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[33].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[33].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 87
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[11].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[11].R[0] (dffre at (51,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[11].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 88
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[47].R[0] (dffre at (52,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[47].R[0] (dffre at (52,17))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[47].C[0] (dffre at (52,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 89
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[36].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[36].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[36].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 90
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[37].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[37].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[37].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 91
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[38].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[38].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[38].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 92
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[39].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[39].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[39].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 93
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[10].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[10].R[0] (dffre at (51,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[10].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 94
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[9].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[9].R[0] (dffre at (51,16))                                                                           0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[9].C[0] (dffre at (51,16))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 95
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[41].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[41].R[0] (dffre at (51,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[41].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 96
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[42].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[42].R[0] (dffre at (51,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[42].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 97
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[43].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[43].R[0] (dffre at (51,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[43].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 98
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[7].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[7].R[0] (dffre at (54,14))                                                                           0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[7].C[0] (dffre at (54,14))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 99
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[16].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[16].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[16].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 100
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[111].R[0] (dffre at (52,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.881     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (inter-block routing)                                                                                  0.342     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[111].R[0] (dffre at (52,17))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[111].C[0] (dffre at (52,17))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#End of timing report
