<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de m33_eppb.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2m33__eppb_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_regs/include/hardware/regs/m33_eppb.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : M33_EPPB</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : Cortex-M33 EPPB vendor register block for RP2350</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_M33_EPPB_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_M33_EPPB_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : M33_EPPB_NMI_MASK0</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : NMI mask for IRQs 0 through 31. This register is core-local,</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//               and is reset by a processor warm reset.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#abf70199447eb523bf488506564f2098b">   20</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK0_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#aa0d22f49f800576912e2223ec964ac9f">   21</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#ae94fafb4e32d7595c7995f3b0afd5132">   22</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a3b62eb4f3559bad2815160bbe26805b5">   23</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK0_MSB    _u(31)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#ab64b7dbaa5e53cf47d47d78ba6425cd0">   24</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK0_LSB    _u(0)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a0ff78f5913ba1d7b3dc266d6e699140f">   25</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// Register    : M33_EPPB_NMI_MASK1</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// Description : NMI mask for IRQs 0 though 51. This register is core-local, and</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//               is reset by a processor warm reset.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#ae3d6cbe6f10c3b2f6b414aac9a13e554">   30</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK1_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a3fef6d3444cfed5e906aaafc60bf8ce3">   31</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK1_BITS   _u(0x000fffff)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#ad5edd49f3b242a2f26134b0a57db1fdf">   32</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a11a1692c103ae75f5ba2c3e635819cbf">   33</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK1_MSB    _u(19)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a540164333c0317ece751e96310b26b86">   34</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK1_LSB    _u(0)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a825e61b42c3ccedbbd400de3ea72017d">   35</a></span><span class="preprocessor">#define M33_EPPB_NMI_MASK1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// Register    : M33_EPPB_SLEEPCTRL</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// Description : Nonstandard sleep control register</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a19c5765e193d9381d09f29bb15c0474f">   39</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a88f59c40f3f54d2abfcd86cf4baf628d">   40</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#af6aa2ba696b1f99b12a992c53694ea5d">   41</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_RESET  _u(0x00000002)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// Field       : M33_EPPB_SLEEPCTRL_WICENACK</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">// Description : Status signal from the processor&#39;s interrupt controller.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//               Changes to WICENREQ are eventually reflected in WICENACK.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a847dff3587ba2c52d0dba7f6e9a666ff">   46</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_WICENACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#ae811c4f3f4fc1c94747d76fb69e03970">   47</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_WICENACK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#aff6bb5dbc677ff627740b7b46fe4f5f3">   48</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_WICENACK_MSB    _u(2)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a3dba41ee19f57319c73cae252e3e60dc">   49</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_WICENACK_LSB    _u(2)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#ad964ecab70cba1176c5a766832104894">   50</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_WICENACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">// Field       : M33_EPPB_SLEEPCTRL_WICENREQ</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// Description : Request that the next processor deep sleep is a WIC sleep.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//               After setting this bit, before sleeping, poll WICENACK to</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//               ensure the processor interrupt controller has acknowledged the</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//               change.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#aa372feeaab01e4bddd5498f4d89edd93">   57</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_WICENREQ_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a01ddf872b5b3050378eeda1ec896f8a9">   58</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_WICENREQ_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a52f83bbe498fde743a125160ec573ef0">   59</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_WICENREQ_MSB    _u(1)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a53097f8d4df2ab40f13acfcd93d7bb5a">   60</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_WICENREQ_LSB    _u(1)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a0219bdfdb5e9be76f896a03073d1ac4a">   61</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_WICENREQ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// Field       : M33_EPPB_SLEEPCTRL_LIGHT_SLEEP</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// Description : By default, any processor sleep will deassert the system-level</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//               clock request. Reenabling the clocks incurs 5 cycles of</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">//               additional latency on wakeup.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">//</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//               Setting LIGHT_SLEEP to 1 keeps the clock request asserted</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//               during a normal sleep (Arm SCR.SLEEPDEEP = 0), for faster</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//               wakeup. Processor deep sleep (Arm SCR.SLEEPDEEP = 1) is not</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">//               affected, and will always deassert the system-level clock</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//               request.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a3ef928dac48d0bfe34549629a173a3b0">   73</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_LIGHT_SLEEP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#ae182cbd32324ac512ecff4d27560206f">   74</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_LIGHT_SLEEP_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#ac603dc570cf9867753ce0f327b9cb157">   75</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_LIGHT_SLEEP_MSB    _u(0)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a60bbf1f36cfa69af5b973c147a9efed2">   76</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_LIGHT_SLEEP_LSB    _u(0)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html#a41bfa1e60c019aef699371b4b32e701a">   77</a></span><span class="preprocessor">#define M33_EPPB_SLEEPCTRL_LIGHT_SLEEP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_M33_EPPB_H</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2m33__eppb_8h.html">m33_eppb.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
