\hypertarget{arch_2x86_2tlb_8cc}{
\section{arch/x86/tlb.cc}
\label{arch_2x86_2tlb_8cc}\index{arch/x86/tlb.cc@{arch/x86/tlb.cc}}
}
{\ttfamily \#include $<$cstring$>$}\par
{\ttfamily \#include \char`\"{}arch/generic/mmapped\_\-ipr.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/insts/microldstop.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/regs/misc.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/regs/msr.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/faults.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/pagetable.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/pagetable\_\-walker.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/tlb.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/x86\_\-traits.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/bitfield.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/trace.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/base.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/thread\_\-context.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}debug/TLB.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/packet\_\-access.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/page\_\-table.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/request.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/full\_\-system.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/process.hh\char`\"{}}\par
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceX86ISA}{X86ISA}
\end{DoxyCompactItemize}
