# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Parte2_pr3.srcs/sim_1/new/practica3_testb.vhd" \

# Do not sort compile order
nosort
