library ieee;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity men is								-- anyadir ceros por la izquierad a la senyal
generic(tam: natural:=32);					-- de menor. Hasta 32 bits
	port(menor: in std_logic ;
		S: out std_logic_vector(tam-1 downto 0));
end men;

architecture comportamiento of men is
signal cero: std_logic_vector(tam-2 downto 0);

begin
	cero <= (others => '0');
	S <= cero & menor;
end comportamiento;
