{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 14:46:25 2010 " "Info: Processing started: Tue Nov 30 14:46:25 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off animation -c animation " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final project/ps2lab1/hex_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /final project/ps2lab1/hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Info: Found entity 1: hex_7seg" {  } { { "../../ps2lab1/hex_7seg.v" "" { Text "W:/Final Project/ps2lab1/hex_7seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(47) " "Warning (10268): Verilog HDL information at keyboard.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final project/ps2lab1/keyboard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /final project/ps2lab1/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final project/ps2lab1/oneshot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /final project/ps2lab1/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Info: Found entity 1: oneshot" {  } { { "../../ps2lab1/oneshot.v" "" { Text "W:/Final Project/ps2lab1/oneshot.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final project/ps2lab1/ps2lab1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /final project/ps2lab1/ps2lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2lab1 " "Info: Found entity 1: ps2lab1" {  } { { "../../ps2lab1/ps2lab1.v" "" { Text "W:/Final Project/ps2lab1/ps2lab1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file animation.v" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Info: Found entity 1: animation" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Bin2Hex_7seg " "Info: Found entity 2: Bin2Hex_7seg" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_plotting.v(314) " "Warning (10268): Verilog HDL information at test_plotting.v(314): always construct contains both blocking and non-blocking assignments" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 314 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_plotting.v(408) " "Warning (10268): Verilog HDL information at test_plotting.v(408): always construct contains both blocking and non-blocking assignments" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 408 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_plotting.v(427) " "Warning (10268): Verilog HDL information at test_plotting.v(427): always construct contains both blocking and non-blocking assignments" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 427 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_plotting.v(512) " "Warning (10268): Verilog HDL information at test_plotting.v(512): always construct contains both blocking and non-blocking assignments" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 512 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_plotting.v(524) " "Warning (10268): Verilog HDL information at test_plotting.v(524): always construct contains both blocking and non-blocking assignments" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 524 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_plotting.v(535) " "Warning (10268): Verilog HDL information at test_plotting.v(535): always construct contains both blocking and non-blocking assignments" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 535 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_plotting.v(546) " "Warning (10268): Verilog HDL information at test_plotting.v(546): always construct contains both blocking and non-blocking assignments" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 546 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "collision COLLISION test_plotting.v(41) " "Info (10281): Verilog HDL Declaration information at test_plotting.v(41): object \"collision\" differs only in case from object \"COLLISION\" in the same scope" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X test_plotting.v(37) " "Info (10281): Verilog HDL Declaration information at test_plotting.v(37): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_plotting.v(840) " "Warning (10268): Verilog HDL information at test_plotting.v(840): always construct contains both blocking and non-blocking assignments" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 840 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_plotting.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file test_plotting.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_plotting " "Info: Found entity 1: test_plotting" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fsm " "Info: Found entity 2: fsm" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 780 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 counter " "Info: Found entity 3: counter" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 957 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 my_reg " "Info: Found entity 4: my_reg" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 984 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info: Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_pll.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info: Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_adapter.v" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info: Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_out_lives test_plotting.v(200) " "Warning (10236): Verilog HDL Implicit Net warning at test_plotting.v(200): created implicit net for \"mem_out_lives\"" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "animation " "Info: Elaborating entity \"animation\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST animation.v(67) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(67): object \"RST\" assigned a value but never read" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 animation.v(38) " "Warning (10034): Output port \"HEX0\" at animation.v(38) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 animation.v(38) " "Warning (10034): Output port \"HEX1\" at animation.v(38) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 animation.v(38) " "Warning (10034): Output port \"HEX2\" at animation.v(38) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 animation.v(38) " "Warning (10034): Output port \"HEX3\" at animation.v(38) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 animation.v(39) " "Warning (10034): Output port \"HEX4\" at animation.v(39) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 animation.v(39) " "Warning (10034): Output port \"HEX5\" at animation.v(39) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 animation.v(39) " "Warning (10034): Output port \"HEX6\" at animation.v(39) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 animation.v(39) " "Warning (10034): Output port \"HEX7\" at animation.v(39) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG animation.v(40) " "Warning (10034): Output port \"LEDG\" at animation.v(40) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..2\] animation.v(41) " "Warning (10034): Output port \"LEDR\[17..2\]\" at animation.v(41) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] animation.v(41) " "Warning (10034): Output port \"LEDR\[0\]\" at animation.v(41) has no driver" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:pulser " "Info: Elaborating entity \"oneshot\" for hierarchy \"oneshot:pulser\"" {  } { { "animation.v" "pulser" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:kbd " "Info: Elaborating entity \"keyboard\" for hierarchy \"keyboard:kbd\"" {  } { { "animation.v" "kbd" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info: Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "animation.v" "VGA" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info: Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_adapter.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_adapter.v" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info: Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_adapter.v" 207 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info: Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info: Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info: Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info: Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info: Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info: Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info: Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info: Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE image.colour.mif " "Info: Parameter \"INIT_FILE\" = \"image.colour.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_adapter.v" 207 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_shg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shg1 " "Info: Found entity 1: altsyncram_shg1" {  } { { "db/altsyncram_shg1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_shg1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated " "Info: Elaborating entity \"altsyncram_shg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sbr1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sbr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sbr1 " "Info: Found entity 1: altsyncram_sbr1" {  } { { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sbr1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1 " "Info: Elaborating entity \"altsyncram_sbr1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\"" {  } { { "db/altsyncram_shg1.tdf" "altsyncram1" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_shg1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 37 2 0 } } { "db/altsyncram_shg1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_shg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_adapter.v" 207 0 0 } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 197 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info: Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/decode_6oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|decode_6oa:decode3 " "Info: Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_sbr1.tdf" "decode3" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|decode_6oa:decode_a " "Info: Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_sbr1.tdf" "decode_a" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info: Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/mux_hib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5 " "Info: Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_sbr1.tdf" "mux5" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info: Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_adapter.v" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_pll.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_pll.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info: Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info: Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_pll.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_adapter.v" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_plotting test_plotting:FSM " "Info: Elaborating entity \"test_plotting\" for hierarchy \"test_plotting:FSM\"" {  } { { "animation.v" "FSM" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_color test_plotting.v(58) " "Warning (10036): Verilog HDL or VHDL warning at test_plotting.v(58): object \"red_color\" assigned a value but never read" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_color test_plotting.v(59) " "Warning (10036): Verilog HDL or VHDL warning at test_plotting.v(59): object \"green_color\" assigned a value but never read" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "img_to_show1 test_plotting.v(134) " "Warning (10858): Verilog HDL warning at test_plotting.v(134): object img_to_show1 used but never assigned" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 134 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lives_decrease test_plotting.v(307) " "Warning (10036): Verilog HDL or VHDL warning at test_plotting.v(307): object \"lives_decrease\" assigned a value but never read" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_plotting.v(700) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(700): truncated value with size 32 to match size of target (4)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_plotting.v(704) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(704): truncated value with size 32 to match size of target (8)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_plotting.v(705) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(705): truncated value with size 32 to match size of target (7)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_plotting.v(707) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(707): truncated value with size 32 to match size of target (4)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_plotting.v(711) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(711): truncated value with size 32 to match size of target (8)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_plotting.v(712) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(712): truncated value with size 32 to match size of target (7)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_plotting.v(714) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(714): truncated value with size 32 to match size of target (4)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_plotting.v(718) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(718): truncated value with size 32 to match size of target (8)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_plotting.v(719) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(719): truncated value with size 32 to match size of target (7)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_plotting.v(721) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(721): truncated value with size 32 to match size of target (4)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_plotting.v(725) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(725): truncated value with size 32 to match size of target (8)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_plotting.v(726) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(726): truncated value with size 32 to match size of target (7)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_plotting.v(728) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(728): truncated value with size 32 to match size of target (4)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_plotting.v(732) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(732): truncated value with size 32 to match size of target (8)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_plotting.v(733) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(733): truncated value with size 32 to match size of target (7)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_plotting.v(735) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(735): truncated value with size 32 to match size of target (4)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_plotting.v(739) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(739): truncated value with size 32 to match size of target (8)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_plotting.v(740) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(740): truncated value with size 32 to match size of target (7)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_plotting.v(742) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(742): truncated value with size 32 to match size of target (4)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_plotting.v(746) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(746): truncated value with size 32 to match size of target (8)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_plotting.v(747) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(747): truncated value with size 32 to match size of target (7)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_plotting.v(749) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(749): truncated value with size 32 to match size of target (4)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_plotting.v(753) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(753): truncated value with size 32 to match size of target (8)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_plotting.v(754) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(754): truncated value with size 32 to match size of target (7)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_plotting.v(763) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(763): truncated value with size 32 to match size of target (4)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_plotting.v(767) " "Warning (10230): Verilog HDL assignment warning at test_plotting.v(767): truncated value with size 32 to match size of target (8)" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "img_to_show1 0 test_plotting.v(134) " "Warning (10030): Net \"img_to_show1\" at test_plotting.v(134) has no driver or initial value, using a default initial value '0'" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 134 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test test_plotting.v(44) " "Warning (10034): Output port \"test\" at test_plotting.v(44) has no driver" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq test_plotting:FSM\|lpm_ram_dq:my_ram_frog " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_frog\"" {  } { { "test_plotting.v" "my_ram_frog" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_plotting:FSM\|lpm_ram_dq:my_ram_frog " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_frog\"" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_plotting:FSM\|lpm_ram_dq:my_ram_frog " "Info: Instantiated megafunction \"test_plotting:FSM\|lpm_ram_dq:my_ram_frog\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE frog.mif " "Info: Parameter \"LPM_FILE\" = \"frog.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 10 " "Info: Parameter \"LPM_WIDTHAD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 155 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram test_plotting:FSM\|lpm_ram_dq:my_ram_frog\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_frog\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 155 0 0 } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 206 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_frog\|altram:sram test_plotting:FSM\|lpm_ram_dq:my_ram_frog " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_frog\|altram:sram\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_frog\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test_plotting:FSM\|lpm_ram_dq:my_ram_frog\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_frog\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_frog\|altram:sram\|altsyncram:ram_block test_plotting:FSM\|lpm_ram_dq:my_ram_frog " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_frog\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_frog\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_re91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_re91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_re91 " "Info: Found entity 1: altsyncram_re91" {  } { { "db/altsyncram_re91.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_re91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_re91 test_plotting:FSM\|lpm_ram_dq:my_ram_frog\|altram:sram\|altsyncram:ram_block\|altsyncram_re91:auto_generated " "Info: Elaborating entity \"altsyncram_re91\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_frog\|altram:sram\|altsyncram:ram_block\|altsyncram_re91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq test_plotting:FSM\|lpm_ram_dq:my_ram_car " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\"" {  } { { "test_plotting.v" "my_ram_car" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_plotting:FSM\|lpm_ram_dq:my_ram_car " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\"" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 164 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_plotting:FSM\|lpm_ram_dq:my_ram_car " "Info: Instantiated megafunction \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE car.mif " "Info: Parameter \"LPM_FILE\" = \"car.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 10 " "Info: Parameter \"LPM_WIDTHAD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 164 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 164 0 0 } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 206 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram test_plotting:FSM\|lpm_ram_dq:my_ram_car " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 164 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram\|altsyncram:ram_block test_plotting:FSM\|lpm_ram_dq:my_ram_car " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 164 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3b91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b91 " "Info: Found entity 1: altsyncram_3b91" {  } { { "db/altsyncram_3b91.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_3b91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b91 test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram\|altsyncram:ram_block\|altsyncram_3b91:auto_generated " "Info: Elaborating entity \"altsyncram_3b91\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram\|altsyncram:ram_block\|altsyncram_3b91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq test_plotting:FSM\|lpm_ram_dq:my_ram_score1 " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score1\"" {  } { { "test_plotting.v" "my_ram_score1" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_plotting:FSM\|lpm_ram_dq:my_ram_score1 " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score1\"" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 173 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_plotting:FSM\|lpm_ram_dq:my_ram_score1 " "Info: Instantiated megafunction \"test_plotting:FSM\|lpm_ram_dq:my_ram_score1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE score1.mif " "Info: Parameter \"LPM_FILE\" = \"score1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 10 " "Info: Parameter \"LPM_WIDTHAD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 173 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram test_plotting:FSM\|lpm_ram_dq:my_ram_score1\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score1\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 173 0 0 } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 206 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_score1\|altram:sram test_plotting:FSM\|lpm_ram_dq:my_ram_score1 " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score1\|altram:sram\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score1\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 173 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test_plotting:FSM\|lpm_ram_dq:my_ram_score1\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_score1\|altram:sram\|altsyncram:ram_block test_plotting:FSM\|lpm_ram_dq:my_ram_score1 " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score1\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 173 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj91 " "Info: Found entity 1: altsyncram_qj91" {  } { { "db/altsyncram_qj91.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_qj91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qj91 test_plotting:FSM\|lpm_ram_dq:my_ram_score1\|altram:sram\|altsyncram:ram_block\|altsyncram_qj91:auto_generated " "Info: Elaborating entity \"altsyncram_qj91\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score1\|altram:sram\|altsyncram:ram_block\|altsyncram_qj91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq test_plotting:FSM\|lpm_ram_dq:my_ram_score2 " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score2\"" {  } { { "test_plotting.v" "my_ram_score2" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_plotting:FSM\|lpm_ram_dq:my_ram_score2 " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score2\"" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 182 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_plotting:FSM\|lpm_ram_dq:my_ram_score2 " "Info: Instantiated megafunction \"test_plotting:FSM\|lpm_ram_dq:my_ram_score2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE score2.mif " "Info: Parameter \"LPM_FILE\" = \"score2.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 10 " "Info: Parameter \"LPM_WIDTHAD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 182 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram test_plotting:FSM\|lpm_ram_dq:my_ram_score2\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score2\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 182 0 0 } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 206 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_score2\|altram:sram test_plotting:FSM\|lpm_ram_dq:my_ram_score2 " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score2\|altram:sram\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score2\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 182 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test_plotting:FSM\|lpm_ram_dq:my_ram_score2\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_score2\|altram:sram\|altsyncram:ram_block test_plotting:FSM\|lpm_ram_dq:my_ram_score2 " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score2\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 182 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj91 " "Info: Found entity 1: altsyncram_rj91" {  } { { "db/altsyncram_rj91.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_rj91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj91 test_plotting:FSM\|lpm_ram_dq:my_ram_score2\|altram:sram\|altsyncram:ram_block\|altsyncram_rj91:auto_generated " "Info: Elaborating entity \"altsyncram_rj91\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score2\|altram:sram\|altsyncram:ram_block\|altsyncram_rj91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq test_plotting:FSM\|lpm_ram_dq:my_ram_score3 " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score3\"" {  } { { "test_plotting.v" "my_ram_score3" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_plotting:FSM\|lpm_ram_dq:my_ram_score3 " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score3\"" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 191 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_plotting:FSM\|lpm_ram_dq:my_ram_score3 " "Info: Instantiated megafunction \"test_plotting:FSM\|lpm_ram_dq:my_ram_score3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE score3.mif " "Info: Parameter \"LPM_FILE\" = \"score3.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 10 " "Info: Parameter \"LPM_WIDTHAD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 191 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram test_plotting:FSM\|lpm_ram_dq:my_ram_score3\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score3\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 191 0 0 } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 206 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_score3\|altram:sram test_plotting:FSM\|lpm_ram_dq:my_ram_score3 " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score3\|altram:sram\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score3\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 191 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test_plotting:FSM\|lpm_ram_dq:my_ram_score3\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score3\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_score3\|altram:sram\|altsyncram:ram_block test_plotting:FSM\|lpm_ram_dq:my_ram_score3 " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score3\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_score3\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 191 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj91 " "Info: Found entity 1: altsyncram_sj91" {  } { { "db/altsyncram_sj91.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sj91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj91 test_plotting:FSM\|lpm_ram_dq:my_ram_score3\|altram:sram\|altsyncram:ram_block\|altsyncram_sj91:auto_generated " "Info: Elaborating entity \"altsyncram_sj91\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_score3\|altram:sram\|altsyncram:ram_block\|altsyncram_sj91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq test_plotting:FSM\|lpm_ram_dq:my_ram_lives " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\"" {  } { { "test_plotting.v" "my_ram_lives" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_plotting:FSM\|lpm_ram_dq:my_ram_lives " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\"" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 200 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_plotting:FSM\|lpm_ram_dq:my_ram_lives " "Info: Instantiated megafunction \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE lives.mif " "Info: Parameter \"LPM_FILE\" = \"lives.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 10 " "Info: Parameter \"LPM_WIDTHAD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 200 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 200 0 0 } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 206 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram test_plotting:FSM\|lpm_ram_dq:my_ram_lives " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 200 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\|altsyncram:ram_block test_plotting:FSM\|lpm_ram_dq:my_ram_lives " "Info: Elaborated megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 200 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gi91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gi91 " "Info: Found entity 1: altsyncram_gi91" {  } { { "db/altsyncram_gi91.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_gi91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gi91 test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\|altsyncram:ram_block\|altsyncram_gi91:auto_generated " "Info: Elaborating entity \"altsyncram_gi91\" for hierarchy \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\|altsyncram:ram_block\|altsyncram_gi91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter test_plotting:FSM\|counter:counter_x " "Info: Elaborating entity \"counter\" for hierarchy \"test_plotting:FSM\|counter:counter_x\"" {  } { { "test_plotting.v" "counter_x" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg test_plotting:FSM\|my_reg:current_x " "Info: Elaborating entity \"my_reg\" for hierarchy \"test_plotting:FSM\|my_reg:current_x\"" {  } { { "test_plotting.v" "current_x" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 272 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg test_plotting:FSM\|my_reg:current_y " "Info: Elaborating entity \"my_reg\" for hierarchy \"test_plotting:FSM\|my_reg:current_y\"" {  } { { "test_plotting.v" "current_y" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 274 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg test_plotting:FSM\|my_reg:current_x4 " "Info: Elaborating entity \"my_reg\" for hierarchy \"test_plotting:FSM\|my_reg:current_x4\"" {  } { { "test_plotting.v" "current_x4" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg test_plotting:FSM\|my_reg:direction_x_t_FF " "Info: Elaborating entity \"my_reg\" for hierarchy \"test_plotting:FSM\|my_reg:direction_x_t_FF\"" {  } { { "test_plotting.v" "direction_x_t_FF" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 596 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm test_plotting:FSM\|fsm:my_fsm " "Info: Elaborating entity \"fsm\" for hierarchy \"test_plotting:FSM\|fsm:my_fsm\"" {  } { { "test_plotting.v" "my_fsm" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 629 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter test_plotting:FSM\|fsm:my_fsm\|counter:delay " "Info: Elaborating entity \"counter\" for hierarchy \"test_plotting:FSM\|fsm:my_fsm\|counter:delay\"" {  } { { "test_plotting.v" "delay" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 833 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q my_ram_lives 1 3 " "Warning (12030): Port \"q\" on the entity instantiation of \"my_ram_lives\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "test_plotting.v" "my_ram_lives" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 200 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "test_plotting:FSM\|x_current4\[7\] " "Warning (12110): Net \"test_plotting:FSM\|x_current4\[7\]\" is missing source, defaulting to GND" {  } { { "test_plotting.v" "x_current4\[7\]" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "test_plotting:FSM\|x_current4\[6\] " "Warning (12110): Net \"test_plotting:FSM\|x_current4\[6\]\" is missing source, defaulting to GND" {  } { { "test_plotting.v" "x_current4\[6\]" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "test_plotting:FSM\|x_current4\[5\] " "Warning (12110): Net \"test_plotting:FSM\|x_current4\[5\]\" is missing source, defaulting to GND" {  } { { "test_plotting.v" "x_current4\[5\]" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "test_plotting:FSM\|x_current4\[4\] " "Warning (12110): Net \"test_plotting:FSM\|x_current4\[4\]\" is missing source, defaulting to GND" {  } { { "test_plotting.v" "x_current4\[4\]" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\|altsyncram:ram_block\|altsyncram_gi91:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\|altsyncram:ram_block\|altsyncram_gi91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gi91.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_gi91.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 200 0 0 } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\|altsyncram:ram_block\|altsyncram_gi91:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"test_plotting:FSM\|lpm_ram_dq:my_ram_lives\|altram:sram\|altsyncram:ram_block\|altsyncram_gi91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gi91.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_gi91.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 200 0 0 } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 903 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] GND " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] GND " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] GND " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] GND " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] GND " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] GND " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] GND " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] GND " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] GND " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] GND " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] GND " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] GND " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] GND " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] GND " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] GND " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] GND " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] GND " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] GND " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 23 " "Info: 23 registers lost all their fanouts during netlist optimizations. The first 23 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|CS~2 " "Info: Register \"test_plotting:FSM\|CS~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|CS~3 " "Info: Register \"test_plotting:FSM\|CS~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|CS~4 " "Info: Register \"test_plotting:FSM\|CS~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm4\|current_state~4 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm4\|current_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm4\|current_state~5 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm4\|current_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm4\|current_state~6 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm4\|current_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm4\|current_state~7 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm4\|current_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm3\|current_state~4 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm3\|current_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm3\|current_state~5 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm3\|current_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm3\|current_state~6 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm3\|current_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm3\|current_state~7 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm3\|current_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm2\|current_state~4 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm2\|current_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm2\|current_state~5 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm2\|current_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm2\|current_state~6 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm2\|current_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm2\|current_state~7 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm2\|current_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm1\|current_state~4 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm1\|current_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm1\|current_state~5 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm1\|current_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm1\|current_state~6 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm1\|current_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm1\|current_state~7 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm1\|current_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm\|current_state~4 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm\|current_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm\|current_state~5 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm\|current_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm\|current_state~6 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm\|current_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_plotting:FSM\|fsm:my_fsm\|current_state~7 " "Info: Register \"test_plotting:FSM\|fsm:my_fsm\|current_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram\|altsyncram:ram_block\|altsyncram_3b91:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"test_plotting:FSM\|lpm_ram_dq:my_ram_car\|altram:sram\|altsyncram:ram_block\|altsyncram_3b91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_3b91.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_3b91.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 164 0 0 } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 206 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/Final Project/Lab7_solution/part3/animation.map.smsg " "Info: Generated suppressed messages file W:/Final Project/Lab7_solution/part3/animation.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1348 " "Info: Implemented 1348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Info: Implemented 118 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Info: Implemented 72 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1118 " "Info: Implemented 1118 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Info: Implemented 31 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 14:46:41 2010 " "Info: Processing ended: Tue Nov 30 14:46:41 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
