 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 30 21:11:53 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_VLD_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_VLD_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_VLD_reg/Q (SDFFRQX2M)                    0.43       0.43 f
  U0_ALU/ALU_OUT_reg[0]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.85


  Startpoint: U0_RegFile/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U1_ClkDiv/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[2][6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[2][6]/Q (SDFFRQX2M)             0.57       0.57 f
  U0_RegFile/REG2[6] (Register_File_8_x_16_test_1)        0.00       0.57 f
  U0_CLKDIV_MUX/in[4] (CLKDIV_MUX)                        0.00       0.57 f
  U0_CLKDIV_MUX/U11/Y (NAND4BX2M)                         0.30       0.87 f
  U0_CLKDIV_MUX/U20/Y (NAND2XLM)                          0.15       1.02 r
  U0_CLKDIV_MUX/U16/Y (OAI211X2M)                         0.17       1.19 f
  U0_CLKDIV_MUX/out[0] (CLKDIV_MUX)                       0.00       1.19 f
  U1_ClkDiv/i_div_ratio[0] (CLK_DIV_test_1)               0.00       1.19 f
  U1_ClkDiv/U43/Y (OR2X2M)                                0.21       1.40 f
  U1_ClkDiv/U41/CO (ADDFX2M)                              0.30       1.70 f
  U1_ClkDiv/U6/CO (ADDFHX1M)                              0.28       1.98 f
  U1_ClkDiv/U35/CO (ADDFHX2M)                             0.23       2.21 f
  U1_ClkDiv/U49/CO (ADDFX2M)                              0.32       2.53 f
  U1_ClkDiv/U34/CO (ADDFXLM)                              0.31       2.84 f
  U1_ClkDiv/U27/CO (ADDFHX1M)                             0.29       3.12 f
  U1_ClkDiv/U36/Y (OR2X2M)                                0.19       3.32 f
  U1_ClkDiv/U28/Y (CLKNAND2X2M)                           0.07       3.39 r
  U1_ClkDiv/U26/Y (NOR2X2M)                               0.05       3.44 f
  U1_ClkDiv/U8/Y (AOI21XLM)                               0.17       3.60 r
  U1_ClkDiv/U52/Y (XNOR2X2M)                              0.14       3.75 r
  U1_ClkDiv/U109/Y (NOR4X1M)                              0.10       3.84 f
  U1_ClkDiv/U7/Y (AO22XLM)                                0.36       4.20 f
  U1_ClkDiv/U9/Y (NAND2X2M)                               0.08       4.28 r
  U1_ClkDiv/U32/Y (AND3X4M)                               0.17       4.46 r
  U1_ClkDiv/U59/Y (OAI32X1M)                              0.12       4.58 f
  U1_ClkDiv/div_clk_reg_reg/D (SDFFRQX2M)                 0.00       4.58 f
  data arrival time                                                  4.58

  clock scan_clk (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  U1_ClkDiv/div_clk_reg_reg/CK (SDFFRQX2M)                0.00       5.00 r
  library setup time                                     -0.42       4.58
  data required time                                                 4.58
  --------------------------------------------------------------------------
  data required time                                                 4.58
  data arrival time                                                 -4.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
