{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Migrating assignments from quartus_tan" {  } {  } 0 0 "Migrating assignments from quartus_tan" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qtan_qsf2sdc_script.tcl version: #1" {  } {  } 0 0 "qtan_qsf2sdc_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARM_System EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"ARM_System\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 1 90 9259 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (9259 ps) for ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: This translation should be used as a guide. Results should be checked carefully" {  } {  } 0 0 "This translation should be used as a guide. Results should be checked carefully" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Global Settings" {  } {  } 0 0 "** Translating Global Settings" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: QSF: Expected ENABLE_CLOCK_LATENCY to be set to 'ON', but it is set to 'OFF'" {  } {  } 1 0 "QSF: Expected ENABLE_CLOCK_LATENCY to be set to 'ON', but it is set to 'OFF'" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning:      In SDC, create_generated_clock auto-generates clock latency" {  } {  } 1 0 "     In SDC, create_generated_clock auto-generates clock latency" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: derive_pll_clocks -use_tan_name" {  } {  } 1 0 "derive_pll_clocks -use_tan_name" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clocks" {  } {  } 0 0 "** Translating Clocks" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found 3 clock(s) in Timing Netlist" {  } {  } 0 0 "Found 3 clock(s) in Timing Netlist" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: create_clock -period \"37.037 ns\" \\" {  } {  } 1 0 "create_clock -period \"37.037 ns\" \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:              -name \{CLOCK_27\} \{CLOCK_27\}" {  } {  } 1 0 "             -name \{CLOCK_27\} \{CLOCK_27\}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clock Latency assignments" {  } {  } 0 0 "** Translating Clock Latency assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clock Uncertainty assignments" {  } {  } 0 0 "** Translating Clock Uncertainty assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating MultiCycle assignments" {  } {  } 0 0 "** Translating MultiCycle assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Cut assignments" {  } {  } 0 0 "** Translating Cut assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Input/Output Delay assignments" {  } {  } 0 0 "** Translating Input/Output Delay assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Tpd assignments" {  } {  } 0 0 "** Translating Tpd assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Setup/Hold Relationship assignments" {  } {  } 0 0 "** Translating Setup/Hold Relationship assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Tsu/Th/Tco/Min Tco assignments" {  } {  } 0 0 "** Translating Tsu/Th/Tco/Min Tco assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: #** Translating HDL based assignments" {  } {  } 0 0 "#** Translating HDL based assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Generating set_clock_group to match TAN behavior" {  } {  } 0 0 "** Generating set_clock_group to match TAN behavior" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found 1 clock groups" {  } {  } 0 0 "Found 1 clock groups" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: #** Checking for unsupported assignments" {  } {  } 0 0 "#** Checking for unsupported assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated ARM_System.sdc" {  } {  } 0 0 "Generated ARM_System.sdc" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
