INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Saroj/Vivado/Master Project/Mast_Projt_6_RTL/Mast_Projt_6_RTL.srcs/sources_1/imports/vhdl/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Saroj/Vivado/Master Project/Mast_Projt_6_RTL/Mast_Projt_6_RTL.srcs/sim_1/new/Mast_Projt_6_RTL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
