// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_cnn_xcel_HH_
#define _dut_cnn_xcel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_perform_conv.h"
#include "dut_perform_conv_1.h"
#include "dut_sitofp_32ns_32_6.h"
#include "dut_mux_4to1_sel2_32_1.h"
#include "dut_cnn_xcel_mem_conv1_0_V.h"
#include "dut_cnn_xcel_mem_conv2_V.h"

namespace ap_rtl {

struct dut_cnn_xcel : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<49> > input_V;
    sc_out< sc_lv<10> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<32> > output_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    dut_cnn_xcel(sc_module_name name);
    SC_HAS_PROCESS(dut_cnn_xcel);

    ~dut_cnn_xcel();

    sc_trace_file* mVcdFile;

    dut_cnn_xcel_mem_conv1_0_V* mem_conv1_0_V_U;
    dut_cnn_xcel_mem_conv1_0_V* mem_conv1_1_V_U;
    dut_cnn_xcel_mem_conv1_0_V* mem_conv1_2_V_U;
    dut_cnn_xcel_mem_conv1_0_V* mem_conv1_3_V_U;
    dut_cnn_xcel_mem_conv2_V* mem_conv2_V_U;
    dut_perform_conv* grp_dut_perform_conv_fu_221;
    dut_perform_conv_1* grp_dut_perform_conv_1_fu_246;
    dut_sitofp_32ns_32_6<1,6,32,32>* dut_sitofp_32ns_32_6_U60;
    dut_mux_4to1_sel2_32_1<1,1,32,32,32,32,2,32>* dut_mux_4to1_sel2_32_1_U61;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_31;
    sc_signal< sc_lv<6> > i_fu_272_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_56;
    sc_signal< sc_lv<10> > i_2_fu_329_p2;
    sc_signal< sc_lv<10> > i_2_reg_440;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_65;
    sc_signal< sc_lv<1> > exitcond_fu_323_p2;
    sc_signal< sc_lv<32> > tmp_fu_357_p6;
    sc_signal< sc_lv<32> > tmp_reg_465;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_86;
    sc_signal< sc_lv<1> > tmp_6_fu_371_p2;
    sc_signal< sc_lv<1> > tmp_6_reg_470;
    sc_signal< sc_lv<32> > p_Result_s_fu_397_p5;
    sc_signal< sc_lv<32> > p_Result_s_reg_475;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_97;
    sc_signal< sc_lv<8> > mem_conv1_0_V_address0;
    sc_signal< sc_logic > mem_conv1_0_V_ce0;
    sc_signal< sc_logic > mem_conv1_0_V_we0;
    sc_signal< sc_lv<32> > mem_conv1_0_V_d0;
    sc_signal< sc_lv<32> > mem_conv1_0_V_q0;
    sc_signal< sc_logic > mem_conv1_0_V_ce1;
    sc_signal< sc_lv<32> > mem_conv1_0_V_q1;
    sc_signal< sc_lv<8> > mem_conv1_1_V_address0;
    sc_signal< sc_logic > mem_conv1_1_V_ce0;
    sc_signal< sc_logic > mem_conv1_1_V_we0;
    sc_signal< sc_lv<32> > mem_conv1_1_V_d0;
    sc_signal< sc_lv<32> > mem_conv1_1_V_q0;
    sc_signal< sc_logic > mem_conv1_1_V_ce1;
    sc_signal< sc_lv<32> > mem_conv1_1_V_q1;
    sc_signal< sc_lv<8> > mem_conv1_2_V_address0;
    sc_signal< sc_logic > mem_conv1_2_V_ce0;
    sc_signal< sc_logic > mem_conv1_2_V_we0;
    sc_signal< sc_lv<32> > mem_conv1_2_V_d0;
    sc_signal< sc_lv<32> > mem_conv1_2_V_q0;
    sc_signal< sc_logic > mem_conv1_2_V_ce1;
    sc_signal< sc_lv<32> > mem_conv1_2_V_q1;
    sc_signal< sc_lv<8> > mem_conv1_3_V_address0;
    sc_signal< sc_logic > mem_conv1_3_V_ce0;
    sc_signal< sc_logic > mem_conv1_3_V_we0;
    sc_signal< sc_lv<32> > mem_conv1_3_V_d0;
    sc_signal< sc_lv<32> > mem_conv1_3_V_q0;
    sc_signal< sc_logic > mem_conv1_3_V_ce1;
    sc_signal< sc_lv<32> > mem_conv1_3_V_q1;
    sc_signal< sc_lv<10> > mem_conv2_V_address0;
    sc_signal< sc_logic > mem_conv2_V_ce0;
    sc_signal< sc_lv<32> > mem_conv2_V_q0;
    sc_signal< sc_logic > mem_conv2_V_ce1;
    sc_signal< sc_lv<32> > mem_conv2_V_q1;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_ap_start;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_ap_done;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_ap_idle;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_ap_ready;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_221_input_0_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_input_0_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_221_input_0_V_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_input_0_V_ce1;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_221_input_1_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_input_1_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_221_input_1_V_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_input_1_V_ce1;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_221_input_2_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_input_2_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_221_input_2_V_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_input_2_V_ce1;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_221_input_3_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_input_3_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_221_input_3_V_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_input_3_V_ce1;
    sc_signal< sc_lv<10> > grp_dut_perform_conv_fu_221_output_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_output_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_221_output_V_we0;
    sc_signal< sc_lv<32> > grp_dut_perform_conv_fu_221_output_V_d0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_ap_start;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_ap_done;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_ap_idle;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_ap_ready;
    sc_signal< sc_lv<10> > grp_dut_perform_conv_1_fu_246_input_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_input_V_ce0;
    sc_signal< sc_lv<10> > grp_dut_perform_conv_1_fu_246_input_V_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_input_V_ce1;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_246_output_0_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_output_0_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_output_0_V_we0;
    sc_signal< sc_lv<32> > grp_dut_perform_conv_1_fu_246_output_0_V_d0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_246_output_1_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_output_1_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_output_1_V_we0;
    sc_signal< sc_lv<32> > grp_dut_perform_conv_1_fu_246_output_1_V_d0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_246_output_2_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_output_2_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_output_2_V_we0;
    sc_signal< sc_lv<32> > grp_dut_perform_conv_1_fu_246_output_2_V_d0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_246_output_3_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_output_3_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_246_output_3_V_we0;
    sc_signal< sc_lv<32> > grp_dut_perform_conv_1_fu_246_output_3_V_d0;
    sc_signal< sc_lv<6> > bvh_d_index_reg_198;
    sc_signal< sc_lv<1> > exitcond1_fu_266_p2;
    sc_signal< sc_lv<10> > i2_reg_209;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_244;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_254;
    sc_signal< sc_logic > ap_reg_grp_dut_perform_conv_fu_221_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_265;
    sc_signal< sc_logic > ap_reg_grp_dut_perform_conv_1_fu_246_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_366;
    sc_signal< sc_lv<64> > newIndex26_fu_315_p1;
    sc_signal< sc_lv<64> > newIndex3_fu_345_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_409_p1;
    sc_signal< sc_lv<2> > tmp_73_fu_301_p1;
    sc_signal< sc_lv<32> > tmp_4_cast_fu_293_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_433;
    sc_signal< sc_lv<32> > index_assign_cast2_fu_262_p1;
    sc_signal< sc_lv<1> > tmp_72_fu_278_p3;
    sc_signal< sc_lv<31> > tmp_s_fu_285_p3;
    sc_signal< sc_lv<4> > newIndex8_fu_305_p4;
    sc_signal< sc_lv<8> > newIndex_fu_335_p4;
    sc_signal< sc_lv<2> > tmp_fu_357_p5;
    sc_signal< sc_lv<32> > grp_fu_259_p1;
    sc_signal< sc_lv<32> > res_V_1_fu_377_p1;
    sc_signal< sc_lv<8> > exp_V_fu_381_p4;
    sc_signal< sc_lv<8> > exp_V_2_fu_391_p2;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_st1_fsm_0;
    static const sc_lv<14> ap_ST_st2_fsm_1;
    static const sc_lv<14> ap_ST_st3_fsm_2;
    static const sc_lv<14> ap_ST_st4_fsm_3;
    static const sc_lv<14> ap_ST_st5_fsm_4;
    static const sc_lv<14> ap_ST_st6_fsm_5;
    static const sc_lv<14> ap_ST_st7_fsm_6;
    static const sc_lv<14> ap_ST_st8_fsm_7;
    static const sc_lv<14> ap_ST_st9_fsm_8;
    static const sc_lv<14> ap_ST_st10_fsm_9;
    static const sc_lv<14> ap_ST_st11_fsm_10;
    static const sc_lv<14> ap_ST_st12_fsm_11;
    static const sc_lv<14> ap_ST_st13_fsm_12;
    static const sc_lv<14> ap_ST_st14_fsm_13;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<10> ap_const_lv10_240;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_E2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_244();
    void thread_ap_sig_254();
    void thread_ap_sig_265();
    void thread_ap_sig_31();
    void thread_ap_sig_366();
    void thread_ap_sig_433();
    void thread_ap_sig_56();
    void thread_ap_sig_65();
    void thread_ap_sig_86();
    void thread_ap_sig_97();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_exitcond1_fu_266_p2();
    void thread_exitcond_fu_323_p2();
    void thread_exp_V_2_fu_391_p2();
    void thread_exp_V_fu_381_p4();
    void thread_grp_dut_perform_conv_1_fu_246_ap_start();
    void thread_grp_dut_perform_conv_fu_221_ap_start();
    void thread_i_2_fu_329_p2();
    void thread_i_fu_272_p2();
    void thread_index_assign_cast2_fu_262_p1();
    void thread_mem_conv1_0_V_address0();
    void thread_mem_conv1_0_V_ce0();
    void thread_mem_conv1_0_V_ce1();
    void thread_mem_conv1_0_V_d0();
    void thread_mem_conv1_0_V_we0();
    void thread_mem_conv1_1_V_address0();
    void thread_mem_conv1_1_V_ce0();
    void thread_mem_conv1_1_V_ce1();
    void thread_mem_conv1_1_V_d0();
    void thread_mem_conv1_1_V_we0();
    void thread_mem_conv1_2_V_address0();
    void thread_mem_conv1_2_V_ce0();
    void thread_mem_conv1_2_V_ce1();
    void thread_mem_conv1_2_V_d0();
    void thread_mem_conv1_2_V_we0();
    void thread_mem_conv1_3_V_address0();
    void thread_mem_conv1_3_V_ce0();
    void thread_mem_conv1_3_V_ce1();
    void thread_mem_conv1_3_V_d0();
    void thread_mem_conv1_3_V_we0();
    void thread_mem_conv2_V_address0();
    void thread_mem_conv2_V_ce0();
    void thread_mem_conv2_V_ce1();
    void thread_newIndex26_fu_315_p1();
    void thread_newIndex3_fu_345_p1();
    void thread_newIndex8_fu_305_p4();
    void thread_newIndex_fu_335_p4();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_p_Result_s_fu_397_p5();
    void thread_res_V_1_fu_377_p1();
    void thread_tmp_4_cast_fu_293_p1();
    void thread_tmp_5_fu_409_p1();
    void thread_tmp_6_fu_371_p2();
    void thread_tmp_72_fu_278_p3();
    void thread_tmp_73_fu_301_p1();
    void thread_tmp_fu_357_p5();
    void thread_tmp_s_fu_285_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
