{
  "Top": "HLS_sort",
  "RtlTop": "HLS_sort",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "HLS_sort",
    "Version": "1.0",
    "DisplayName": "Hls_sort",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/..\/hls_src\/radix\/radix.cpp",
      "..\/..\/hls_src\/main.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/count_occ_v2.vhd",
      "impl\/vhdl\/HLS_sort_array2.vhd",
      "impl\/vhdl\/HLS_sort_count_1.vhd",
      "impl\/vhdl\/sort_occ_v2.vhd",
      "impl\/vhdl\/HLS_sort.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/count_occ_v2.v",
      "impl\/verilog\/HLS_sort_array2.v",
      "impl\/verilog\/HLS_sort_count_1.v",
      "impl\/verilog\/sort_occ_v2.v",
      "impl\/verilog\/HLS_sort.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "M_AXIS": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "M_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "S_AXIS": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "S_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "S_AXIS M_AXIS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "S_AXIS_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "S_AXIS_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "S_AXIS_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "S_AXIS_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "M_AXIS_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "M_AXIS_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "M_AXIS_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "S_AXIS_V_data_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_dest_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_keep_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_strb_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_user_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_last_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_id_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "M_AXIS_V_data_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "M_AXIS_V_dest_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "M_AXIS_V_keep_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "M_AXIS_V_strb_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "M_AXIS_V_user_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "M_AXIS_V_last_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "M_AXIS_V_id_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "19"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "HLS_sort",
      "Instances": [
        {
          "ModuleName": "count_occ_v2",
          "InstanceName": "grp_count_occ_v2_fu_366"
        },
        {
          "ModuleName": "sort_occ_v2",
          "InstanceName": "grp_sort_occ_v2_fu_375"
        }
      ]
    },
    "Metrics": {
      "count_occ_v2": {
        "Latency": {
          "LatencyBest": "213438",
          "LatencyAvg": "213438",
          "LatencyWorst": "213438",
          "PipelineII": "213438",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.508"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "16384",
            "Latency": "212992",
            "PipelineII": "",
            "PipelineDepth": "13"
          },
          {
            "Name": "Loop 2",
            "TripCount": "63",
            "Latency": "444",
            "PipelineII": "",
            "PipelineDepth": "7"
          }
        ],
        "Area": {
          "FF": "992",
          "LUT": "1616",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "sort_occ_v2": {
        "Latency": {
          "LatencyBest": "327681",
          "LatencyAvg": "327681",
          "LatencyWorst": "327681",
          "PipelineII": "327681",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.674"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "65536",
            "Latency": "327680",
            "PipelineII": "",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "126",
          "LUT": "244",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "HLS_sort": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.674"
        },
        "Loops": [
          {
            "Name": "memset_tab",
            "TripCount": "65536",
            "Latency": "65535",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1852879",
            "Loops": [
              {
                "Name": "Loop 2.1",
                "TripCount": "65536",
                "Latency": "131072",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "memset_count_1",
                "TripCount": "256",
                "Latency": "255",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "memset_count_2",
                "TripCount": "256",
                "Latency": "255",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "memset_count_3",
                "TripCount": "256",
                "Latency": "255",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "memset_count_4",
                "TripCount": "256",
                "Latency": "255",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "Loop 2.6",
                "TripCount": "65536",
                "Latency": "196608",
                "PipelineII": "",
                "PipelineDepth": "3"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "264",
          "FF": "1497",
          "LUT": "3388",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-01-21 11:03:26 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
