<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 171103.01 autogenerated file 
       Input: NVDLA_RBK.rdl
       Parms: opendla.parms
       Date: Tue Feb 04 11:11:34 CET 2020
 -->

<map version="171103.01">
  <id>addrmap_NVDLA</id>
  <baseaddr>0</baseaddr>
  <shorttext>addrmap_NVDLA registers</shorttext>
  <regset>
    <id>NVDLA_RBK</id>
    <shorttext>NVDLA_RBK registers</shorttext>
    <baseaddr>0x11000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x11000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Rubik Engine Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x11004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x11008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_MISC_CFG</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_MISC_CFG</shorttext>
      <baseaddr>0x1100c</baseaddr>
      <width>32</width>
      <field>
        <id>RUBIK_MODE</id>
        <shorttext>RUBIK_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_RUBIK_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CONTRACT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>SPLIT</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MERGE</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>IN_PRECISION</id>
        <shorttext>IN_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_IN_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_RAM_TYPE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_RAM_TYPE</shorttext>
      <baseaddr>0x11010</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_RAM_TYPE</id>
        <shorttext>DATAIN_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////indicate the source ram (CV or MC)
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CVIF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MCIF</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_SIZE_0</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DATAIN_SIZE_0</shorttext>
      <baseaddr>0x11014</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_WIDTH</id>
        <shorttext>DATAIN_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube width - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>DATAIN_HEIGHT</id>
        <shorttext>DATAIN_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube height - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_SIZE_1</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DATAIN_SIZE_1</shorttext>
      <baseaddr>0x11018</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_CHANNEL</id>
        <shorttext>DATAIN_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube channel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_ADDR_HIGH</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_ADDR_HIGH</shorttext>
      <baseaddr>0x1101c</baseaddr>
      <width>32</width>
      <field>
        <id>DAIN_ADDR_HIGH</id>
        <shorttext>DAIN_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////Input data address, high 8 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_ADDR_LOW</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_ADDR_LOW</shorttext>
      <baseaddr>0x11020</baseaddr>
      <width>32</width>
      <field>
        <id>DAIN_ADDR_LOW</id>
        <shorttext>DAIN_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Input data address, low 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_LINE_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_LINE_STRIDE</shorttext>
      <baseaddr>0x11024</baseaddr>
      <width>32</width>
      <field>
        <id>DAIN_LINE_STRIDE</id>
        <shorttext>DAIN_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Input data line stride, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_SURF_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_SURF_STRIDE</shorttext>
      <baseaddr>0x11028</baseaddr>
      <width>32</width>
      <field>
        <id>DAIN_SURF_STRIDE</id>
        <shorttext>DAIN_SURF_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Input data surface stride, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_PLANAR_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_PLANAR_STRIDE</shorttext>
      <baseaddr>0x1102c</baseaddr>
      <width>32</width>
      <field>
        <id>DAIN_PLANAR_STRIDE</id>
        <shorttext>DAIN_PLANAR_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Input data planar stride, for merge mode only, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_RAM_TYPE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_RAM_TYPE</shorttext>
      <baseaddr>0x11030</baseaddr>
      <width>32</width>
      <field>
        <id>DATAOUT_RAM_TYPE</id>
        <shorttext>DATAOUT_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////indicate the source ram (CV or MC)
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CVIF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MCIF</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAOUT_SIZE_1</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DATAOUT_SIZE_1</shorttext>
      <baseaddr>0x11034</baseaddr>
      <width>32</width>
      <field>
        <id>DATAOUT_CHANNEL</id>
        <shorttext>DATAOUT_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Output data cube channel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_ADDR_HIGH</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_ADDR_HIGH</shorttext>
      <baseaddr>0x11038</baseaddr>
      <width>32</width>
      <field>
        <id>DAOUT_ADDR_HIGH</id>
        <shorttext>DAOUT_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////Output data address, high 8 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_ADDR_LOW</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_ADDR_LOW</shorttext>
      <baseaddr>0x1103c</baseaddr>
      <width>32</width>
      <field>
        <id>DAOUT_ADDR_LOW</id>
        <shorttext>DAOUT_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Output data address, low 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_LINE_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_LINE_STRIDE</shorttext>
      <baseaddr>0x11040</baseaddr>
      <width>32</width>
      <field>
        <id>DAOUT_LINE_STRIDE</id>
        <shorttext>DAOUT_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Output data line stride, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CONTRACT_STRIDE_0</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_CONTRACT_STRIDE_0</shorttext>
      <baseaddr>0x11044</baseaddr>
      <width>32</width>
      <field>
        <id>CONTRACT_STRIDE_0</id>
        <shorttext>CONTRACT_STRIDE_0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////(DATAOUT_CHANNEL+1) * BPE / 32 * DAIN_SURF_STRIDE 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CONTRACT_STRIDE_1</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_CONTRACT_STRIDE_1</shorttext>
      <baseaddr>0x11048</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////BPE = (IN_PRECISION == INT8) ? 1 : 2;
]]></longtext>
      <field>
        <id>CONTRACT_STRIDE_1</id>
        <shorttext>CONTRACT_STRIDE_1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////(DECONV_Y_STRIDE+1) * DAOUT_LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_SURF_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_SURF_STRIDE</shorttext>
      <baseaddr>0x1104c</baseaddr>
      <width>32</width>
      <field>
        <id>DAOUT_SURF_STRIDE</id>
        <shorttext>DAOUT_SURF_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Output data surface stride, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_PLANAR_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_PLANAR_STRIDE</shorttext>
      <baseaddr>0x11050</baseaddr>
      <width>32</width>
      <field>
        <id>DAOUT_PLANAR_STRIDE</id>
        <shorttext>DAOUT_PLANAR_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Output data planar stride, for split mode only, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DECONV_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DECONV_STRIDE</shorttext>
      <baseaddr>0x11054</baseaddr>
      <width>32</width>
      <field>
        <id>DECONV_X_STRIDE</id>
        <shorttext>DECONV_X_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////deconvolution x stride - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>DECONV_Y_STRIDE</id>
        <shorttext>DECONV_Y_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////deconvolution y stride - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0x11058</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////performance register
]]></longtext>
      <field>
        <id>PERF_EN</id>
        <shorttext>PERF_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Control register to enable/disable perf Counter 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_READ_STALL</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_PERF_READ_STALL</shorttext>
      <baseaddr>0x1105c</baseaddr>
      <width>32</width>
      <field>
        <id>RD_STALL_CNT</id>
        <shorttext>RD_STALL_CNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////RD_STALL Count stall cycles of read DMA for one layer 
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_WRITE_STALL</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_PERF_WRITE_STALL</shorttext>
      <baseaddr>0x11060</baseaddr>
      <width>32</width>
      <field>
        <id>WR_STALL_CNT</id>
        <shorttext>WR_STALL_CNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////WR_STALL Count stall cycles of wirte DMA for one layer 
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0x11063</highaddr>
  </regset>
</map>
