// Seed: 69786060
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri id_7,
    input supply0 id_8,
    output uwire id_9,
    input supply1 id_10,
    output tri0 id_11
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    output tri0 id_7
);
  assign id_7 = id_4 || id_4;
  module_0(
      id_2, id_5, id_5, id_0, id_7, id_4, id_7, id_6, id_3, id_7, id_0, id_7
  );
endmodule
