--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/kkk/Apps/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14867625 paths analyzed, 4976 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.649ns.
--------------------------------------------------------------------------------
Slack:                  1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.586ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A1       net (fanout=1)        1.181   alu/adder/n0030[14]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.586ns (6.937ns logic, 11.649ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  1.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.530ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M10       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A2       net (fanout=1)        1.125   alu/adder/n0030[10]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.530ns (6.937ns logic, 11.593ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  1.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.521ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.183 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A1       net (fanout=1)        1.181   alu/adder/n0030[14]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y24.AX       net (fanout=15)       1.764   M_alu_result[0]
    SLICE_X7Y24.CLK      Tdick                 0.114   M_m_p1l2[3]
                                                       m/M_rl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.521ns (6.937ns logic, 11.584ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.465ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.183 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M10       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A2       net (fanout=1)        1.125   alu/adder/n0030[10]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y24.AX       net (fanout=15)       1.764   M_alu_result[0]
    SLICE_X7Y24.CLK      Tdick                 0.114   M_m_p1l2[3]
                                                       m/M_rl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.465ns (6.937ns logic, 11.528ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.400ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M2        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X6Y36.A3       net (fanout=1)        1.326   alu/adder/n0030[2]
    SLICE_X6Y36.A        Tilo                  0.235   alu/adder/z7
                                                       alu/adder/z8
    SLICE_X7Y36.A4       net (fanout=1)        0.416   alu/adder/z7
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.400ns (6.913ns logic, 11.487ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  1.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.343ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X6Y36.A6       net (fanout=1)        1.269   alu/adder/n0030[5]
    SLICE_X6Y36.A        Tilo                  0.235   alu/adder/z7
                                                       alu/adder/z8
    SLICE_X7Y36.A4       net (fanout=1)        0.416   alu/adder/z7
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.343ns (6.913ns logic, 11.430ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  1.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.335ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.183 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M2        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X6Y36.A3       net (fanout=1)        1.326   alu/adder/n0030[2]
    SLICE_X6Y36.A        Tilo                  0.235   alu/adder/z7
                                                       alu/adder/z8
    SLICE_X7Y36.A4       net (fanout=1)        0.416   alu/adder/z7
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y24.AX       net (fanout=15)       1.764   M_alu_result[0]
    SLICE_X7Y24.CLK      Tdick                 0.114   M_m_p1l2[3]
                                                       m/M_rl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.335ns (6.913ns logic, 11.422ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  1.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rtimer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.325ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rtimer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A1       net (fanout=1)        1.181   alu/adder/n0030[14]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X6Y32.AX       net (fanout=15)       1.568   M_alu_result[0]
    SLICE_X6Y32.CLK      Tdick                 0.114   M_m_timer[1]
                                                       m/M_rtimer_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.325ns (6.937ns logic, 11.388ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.324ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y36.C1       net (fanout=1)        1.100   alu/adder/n0030[7]
    SLICE_X7Y36.C        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z7
    SLICE_X7Y36.A2       net (fanout=1)        0.542   alu/adder/z6
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.324ns (6.937ns logic, 11.387ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.281ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y35.B3       net (fanout=2)        1.071   alu/adder/n0030[15]
    SLICE_X8Y35.B        Tilo                  0.254   N2
                                                       alu/adder/Mmux_temp71
    SLICE_X7Y36.B1       net (fanout=1)        0.935   alu/M_adder_n
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.281ns (6.673ns logic, 11.608ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.278ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.183 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X6Y36.A6       net (fanout=1)        1.269   alu/adder/n0030[5]
    SLICE_X6Y36.A        Tilo                  0.235   alu/adder/z7
                                                       alu/adder/z8
    SLICE_X7Y36.A4       net (fanout=1)        0.416   alu/adder/z7
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y24.AX       net (fanout=15)       1.764   M_alu_result[0]
    SLICE_X7Y24.CLK      Tdick                 0.114   M_m_p1l2[3]
                                                       m/M_rl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.278ns (6.913ns logic, 11.365ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  1.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rs1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.273ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.322 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rs1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A1       net (fanout=1)        1.181   alu/adder/n0030[14]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X10Y29.AX      net (fanout=15)       1.516   M_alu_result[0]
    SLICE_X10Y29.CLK     Tdick                 0.114   M_m_s1[3]
                                                       m/M_rs1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.273ns (6.937ns logic, 11.336ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rtimer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.269ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rtimer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M10       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A2       net (fanout=1)        1.125   alu/adder/n0030[10]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X6Y32.AX       net (fanout=15)       1.568   M_alu_result[0]
    SLICE_X6Y32.CLK      Tdick                 0.114   M_m_timer[1]
                                                       m/M_rtimer_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.269ns (6.937ns logic, 11.332ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  1.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.266ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A5       net (fanout=1)        0.861   alu/adder/n0030[0]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.266ns (6.937ns logic, 11.329ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.259ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.183 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y36.C1       net (fanout=1)        1.100   alu/adder/n0030[7]
    SLICE_X7Y36.C        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z7
    SLICE_X7Y36.A2       net (fanout=1)        0.542   alu/adder/z6
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y24.AX       net (fanout=15)       1.764   M_alu_result[0]
    SLICE_X7Y24.CLK      Tdick                 0.114   M_m_p1l2[3]
                                                       m/M_rl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.259ns (6.937ns logic, 11.322ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rs1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.217ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.322 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rs1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M10       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A2       net (fanout=1)        1.125   alu/adder/n0030[10]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X10Y29.AX      net (fanout=15)       1.516   M_alu_result[0]
    SLICE_X10Y29.CLK     Tdick                 0.114   M_m_s1[3]
                                                       m/M_rs1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.217ns (6.937ns logic, 11.280ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.216ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.183 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X8Y35.B3       net (fanout=2)        1.071   alu/adder/n0030[15]
    SLICE_X8Y35.B        Tilo                  0.254   N2
                                                       alu/adder/Mmux_temp71
    SLICE_X7Y36.B1       net (fanout=1)        0.935   alu/M_adder_n
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y24.AX       net (fanout=15)       1.764   M_alu_result[0]
    SLICE_X7Y24.CLK      Tdick                 0.114   M_m_p1l2[3]
                                                       m/M_rl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.216ns (6.673ns logic, 11.543ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.201ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.183 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A5       net (fanout=1)        0.861   alu/adder/n0030[0]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y24.AX       net (fanout=15)       1.764   M_alu_result[0]
    SLICE_X7Y24.CLK      Tdick                 0.114   M_m_p1l2[3]
                                                       m/M_rl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.201ns (6.937ns logic, 11.264ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.163ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.B5       net (fanout=20)       1.069   M_m_ra[3]
    SLICE_X8Y37.B        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout88
    SLICE_X8Y37.C6       net (fanout=1)        0.269   m/Mmux_aout87
    SLICE_X8Y37.CMUX     Tilo                  0.430   m/Mmux_aout87
                                                       m/Mmux_aout812_G
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A1       net (fanout=1)        1.181   alu/adder/n0030[14]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.163ns (6.911ns logic, 11.252ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  1.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.160ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M11       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A3       net (fanout=1)        0.755   alu/adder/n0030[11]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.160ns (6.937ns logic, 11.223ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  1.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.137ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (0.719 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A1       net (fanout=1)        1.181   alu/adder/n0030[14]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X9Y32.CX       net (fanout=15)       1.380   M_alu_result[0]
    SLICE_X9Y32.CLK      Tdick                 0.114   M_m_p2l3[3]
                                                       m/M_rl3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.137ns (6.937ns logic, 11.200ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  1.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rtimer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.139ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rtimer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M2        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X6Y36.A3       net (fanout=1)        1.326   alu/adder/n0030[2]
    SLICE_X6Y36.A        Tilo                  0.235   alu/adder/z7
                                                       alu/adder/z8
    SLICE_X7Y36.A4       net (fanout=1)        0.416   alu/adder/z7
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X6Y32.AX       net (fanout=15)       1.568   M_alu_result[0]
    SLICE_X6Y32.CLK      Tdick                 0.114   M_m_timer[1]
                                                       m/M_rtimer_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.139ns (6.913ns logic, 11.226ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.107ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.B5       net (fanout=20)       1.069   M_m_ra[3]
    SLICE_X8Y37.B        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout88
    SLICE_X8Y37.C6       net (fanout=1)        0.269   m/Mmux_aout87
    SLICE_X8Y37.CMUX     Tilo                  0.430   m/Mmux_aout87
                                                       m/Mmux_aout812_G
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M10       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A2       net (fanout=1)        1.125   alu/adder/n0030[10]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.107ns (6.911ns logic, 11.196ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  1.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rdef1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.099ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rdef1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M12       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A4       net (fanout=1)        0.694   alu/adder/n0030[12]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y32.AX       net (fanout=15)       1.829   M_alu_result[0]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_rdef1_q_2
                                                       m/M_rdef1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.099ns (6.937ns logic, 11.162ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.098ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.183 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.B5       net (fanout=20)       1.069   M_m_ra[3]
    SLICE_X8Y37.B        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout88
    SLICE_X8Y37.C6       net (fanout=1)        0.269   m/Mmux_aout87
    SLICE_X8Y37.CMUX     Tilo                  0.430   m/Mmux_aout87
                                                       m/Mmux_aout812_G
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A1       net (fanout=1)        1.181   alu/adder/n0030[14]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y24.AX       net (fanout=15)       1.764   M_alu_result[0]
    SLICE_X7Y24.CLK      Tdick                 0.114   M_m_p1l2[3]
                                                       m/M_rl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.098ns (6.911ns logic, 11.187ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  1.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.095ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.183 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M11       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A3       net (fanout=1)        0.755   alu/adder/n0030[11]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X7Y24.AX       net (fanout=15)       1.764   M_alu_result[0]
    SLICE_X7Y24.CLK      Tdick                 0.114   M_m_p1l2[3]
                                                       m/M_rl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.095ns (6.937ns logic, 11.158ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  1.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rl3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.081ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (0.719 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rl3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M10       Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y37.A2       net (fanout=1)        1.125   alu/adder/n0030[10]
    SLICE_X7Y37.A        Tilo                  0.259   alu/adder/z8
                                                       alu/adder/z9
    SLICE_X7Y36.A1       net (fanout=1)        0.723   alu/adder/z8
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X9Y32.CX       net (fanout=15)       1.380   M_alu_result[0]
    SLICE_X9Y32.CLK      Tdick                 0.114   M_m_p2l3[3]
                                                       m/M_rl3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.081ns (6.937ns logic, 11.144ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  1.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rs1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.087ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.322 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rs1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M2        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X6Y36.A3       net (fanout=1)        1.326   alu/adder/n0030[2]
    SLICE_X6Y36.A        Tilo                  0.235   alu/adder/z7
                                                       alu/adder/z8
    SLICE_X7Y36.A4       net (fanout=1)        0.416   alu/adder/z7
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X10Y29.AX      net (fanout=15)       1.516   M_alu_result[0]
    SLICE_X10Y29.CLK     Tdick                 0.114   M_m_s1[3]
                                                       m/M_rs1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.087ns (6.913ns logic, 11.174ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  1.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rtimer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.082ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rtimer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X6Y36.A6       net (fanout=1)        1.269   alu/adder/n0030[5]
    SLICE_X6Y36.A        Tilo                  0.235   alu/adder/z7
                                                       alu/adder/z8
    SLICE_X7Y36.A4       net (fanout=1)        0.416   alu/adder/z7
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X6Y32.AX       net (fanout=15)       1.568   M_alu_result[0]
    SLICE_X6Y32.CLK      Tdick                 0.114   M_m_timer[1]
                                                       m/M_rtimer_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.082ns (6.913ns logic, 11.169ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  1.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          m/M_rtimer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.063ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.727 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to m/M_rtimer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D3      net (fanout=14)       1.754   M_state_q_FSM_FFd6_1
    SLICE_X10Y33.D       Tilo                  0.235   M_state_q_FSM_FFd2_3
                                                       _n03231_SW3_SW3
    SLICE_X5Y31.D2       net (fanout=1)        1.453   N192
    SLICE_X5Y31.D        Tilo                  0.259   N177
                                                       _n03231_SW3
    SLICE_X5Y31.C4       net (fanout=1)        0.525   N177
    SLICE_X5Y31.C        Tilo                  0.259   N177
                                                       Mmux_M_m_ra44
    SLICE_X8Y37.A2       net (fanout=20)       1.370   M_m_ra[3]
    SLICE_X8Y37.A        Tilo                  0.254   m/Mmux_aout87
                                                       m/Mmux_aout89
    SLICE_X8Y37.D5       net (fanout=1)        0.365   m/Mmux_aout88
    SLICE_X8Y37.CMUX     Topdc                 0.456   m/Mmux_aout87
                                                       m/Mmux_aout812_F
                                                       m/Mmux_aout812
    SLICE_X9Y34.C3       net (fanout=1)        1.664   m/Mmux_aout811
    SLICE_X9Y34.C        Tilo                  0.259   m/N124
                                                       m/Mmux_aout813
    DSP48_X0Y9.B1        net (fanout=11)       0.642   M_m_aout[1]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   alu/adder/Mmult_n0030
                                                       alu/adder/Mmult_n0030
    SLICE_X7Y36.C1       net (fanout=1)        1.100   alu/adder/n0030[7]
    SLICE_X7Y36.C        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z7
    SLICE_X7Y36.A2       net (fanout=1)        0.542   alu/adder/z6
    SLICE_X7Y36.A        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/adder/z10
    SLICE_X7Y36.B6       net (fanout=1)        0.143   alu/M_adder_z
    SLICE_X7Y36.B        Tilo                  0.259   m/M_rt_s2_q_0
                                                       alu/fn<5>
    SLICE_X6Y32.AX       net (fanout=15)       1.568   M_alu_result[0]
    SLICE_X6Y32.CLK      Tdick                 0.114   M_m_timer[1]
                                                       m/M_rtimer_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.063ns (6.937ns logic, 11.126ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_p1l3am_out/CLK0
  Logical resource: p1l3am/ledmanager/M_pwm_status_q/CK0
  Location pin: OLOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_p1l2am_out/CLK0
  Logical resource: p1l2am/ledmanager/M_pwm_status_q/CK0
  Location pin: OLOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_p1l1am_out/CLK0
  Logical resource: p1l1am/ledmanager/M_pwm_status_q/CK0
  Location pin: OLOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_p2l3am_out/CLK0
  Logical resource: p2l3am/ledmanager/M_pwm_status_q/CK0
  Location pin: OLOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_p2l2am_out/CLK0
  Logical resource: p2l2am/ledmanager/M_pwm_status_q/CK0
  Location pin: OLOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_p2l1am_out/CLK0
  Logical resource: p2l1am/ledmanager/M_pwm_status_q/CK0
  Location pin: OLOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X0Y2.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l1am/M_timeanimed_q[27]/CLK
  Logical resource: p2l1am/M_timeanimed_q_24/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l1am/M_timeanimed_q[27]/CLK
  Logical resource: p2l1am/M_timeanimed_q_25/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l1am/M_timeanimed_q[27]/CLK
  Logical resource: p2l1am/M_timeanimed_q_26/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l1am/M_timeanimed_q[27]/CLK
  Logical resource: p2l1am/M_timeanimed_q_27/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l1am/M_timeanimed_q[79]/CLK
  Logical resource: p2l1am/M_timeanimed_q_76/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l1am/M_timeanimed_q[79]/CLK
  Logical resource: p2l1am/M_timeanimed_q_77/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l1am/M_timeanimed_q[79]/CLK
  Logical resource: p2l1am/M_timeanimed_q_78/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l1am/M_timeanimed_q[79]/CLK
  Logical resource: p2l1am/M_timeanimed_q_79/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l2am/M_timeanimed_q[7]/CLK
  Logical resource: p2l2am/M_timeanimed_q_4/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l2am/M_timeanimed_q[7]/CLK
  Logical resource: p2l2am/M_timeanimed_q_5/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l2am/M_timeanimed_q[7]/CLK
  Logical resource: p2l2am/M_timeanimed_q_6/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l2am/M_timeanimed_q[7]/CLK
  Logical resource: p2l2am/M_timeanimed_q_7/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l2am/M_timeanimed_q[15]/CLK
  Logical resource: p2l2am/M_timeanimed_q_12/CK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l2am/M_timeanimed_q[15]/CLK
  Logical resource: p2l2am/M_timeanimed_q_13/CK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l2am/M_timeanimed_q[15]/CLK
  Logical resource: p2l2am/M_timeanimed_q_14/CK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l2am/M_timeanimed_q[15]/CLK
  Logical resource: p2l2am/M_timeanimed_q_15/CK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l2am/M_timeanimed_q[19]/CLK
  Logical resource: p2l2am/M_timeanimed_q_16/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2l2am/M_timeanimed_q[19]/CLK
  Logical resource: p2l2am/M_timeanimed_q_17/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.649|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14867625 paths, 0 nets, and 9557 connections

Design statistics:
   Minimum period:  18.649ns{1}   (Maximum frequency:  53.622MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  3 22:01:45 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 425 MB



