{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"example"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"example.B0.runOnce"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"example.B1.start"
          , "children":
          [
            {
              "type":"inst"
              , "id":7
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/example/example.cpp"
                    , "line":10
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"14"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"example.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"22"
              , "II":"3"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 3. See Loops Analysis for more information."
              , "Loops To":"5"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"example.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":9
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/example/example.cpp"
                    , "line":34
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"stream"
      , "id":8
      , "name":"call.example"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/example/example.cpp"
            , "line":10
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1 bit"
          , "Depth":"0"
          , "Bits per symbol":"1 bit"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":10
      , "name":"return.example"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/example/example.cpp"
            , "line":10
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"0"
          , "Bits per symbol":"32 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":8
      , "to":7
    }
    , {
      "from":9
      , "to":10
    }
    , {
      "from":14
      , "to":11
    }
    , {
      "from":3
      , "to":11
    }
    , {
      "from":7
      , "to":12
    }
    , {
      "from":5
      , "to":5
    }
    , {
      "from":12
      , "to":5
    }
    , {
      "from":5
      , "to":13
    }
    , {
      "from":9
      , "to":14
    }
    , {
      "from":11
      , "to":7
    }
    , {
      "from":13
      , "to":9
    }
  ]
}
