Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/7/agilex_soc_devkit_ghrd/qsys_top.qsys --block-symbol-file --output-directory=/home/wisig321/Videos/7/agilex_soc_devkit_ghrd/qsys_top --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading agilex_soc_devkit_ghrd/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module pio_0
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/7/agilex_soc_devkit_ghrd/qsys_top.qsys --synthesis=VERILOG --output-directory=/home/wisig321/Videos/7/agilex_soc_devkit_ghrd/qsys_top --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading agilex_soc_devkit_ghrd/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module pio_0
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top: "Transforming system: qsys_top"
Info: Interconnect is inserted between master agilex_hps.h2f_axi_master and slave pio_0.s1 because the master is of type axi4 and the slave is of type avalon.
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: agilex_hps"
Info: qsys_top: "Generating: clk_100"
Info: qsys_top: "Generating: emif_calbus_0"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: qsys_top_pio_0"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_hrnoa5y"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_h2s2kuq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_pov5cdi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_dxqle7a"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_nc4v4va"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_mo5nwri"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_or3nb5y"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_pt7hqga"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_o6ymenq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_b5xd2ga"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_rks27gy"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: qsys_top: Done "qsys_top" with 26 modules, 37 files
Info: Finished: Create HDL design files for synthesis
