// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _backsub_HH_
#define _backsub_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "backsub_EM_ALGO.h"
#include "backsub_data_array.h"
#include "backsub_matchsum.h"
#include "backsub_back_gauss.h"
#include "backsub_out_frame.h"
#include "backsub_AXILiteS_s_axi.h"
#include "backsub_CRTL_BUS_s_axi.h"
#include "backsub_gmem_m_axi.h"
#include "backsub_gmem_offset_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_OFFSET_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_OFFSET_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32,
         unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct backsub : public sc_module {
    // Port declarations 127
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_out< sc_logic > m_axi_gmem_offset_AWVALID;
    sc_in< sc_logic > m_axi_gmem_offset_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ADDR_WIDTH> > m_axi_gmem_offset_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_offset_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_offset_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_offset_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_offset_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_offset_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_offset_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_offset_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_offset_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH> > m_axi_gmem_offset_AWUSER;
    sc_out< sc_logic > m_axi_gmem_offset_WVALID;
    sc_in< sc_logic > m_axi_gmem_offset_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_DATA_WIDTH> > m_axi_gmem_offset_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_DATA_WIDTH/8> > m_axi_gmem_offset_WSTRB;
    sc_out< sc_logic > m_axi_gmem_offset_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_WUSER_WIDTH> > m_axi_gmem_offset_WUSER;
    sc_out< sc_logic > m_axi_gmem_offset_ARVALID;
    sc_in< sc_logic > m_axi_gmem_offset_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ADDR_WIDTH> > m_axi_gmem_offset_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_offset_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_offset_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_offset_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_offset_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_offset_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_offset_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_offset_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_offset_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH> > m_axi_gmem_offset_ARUSER;
    sc_in< sc_logic > m_axi_gmem_offset_RVALID;
    sc_out< sc_logic > m_axi_gmem_offset_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_DATA_WIDTH> > m_axi_gmem_offset_RDATA;
    sc_in< sc_logic > m_axi_gmem_offset_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_RUSER_WIDTH> > m_axi_gmem_offset_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_offset_RRESP;
    sc_in< sc_logic > m_axi_gmem_offset_BVALID;
    sc_out< sc_logic > m_axi_gmem_offset_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_offset_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_BUSER_WIDTH> > m_axi_gmem_offset_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;


    // Module declarations
    backsub(sc_module_name name);
    SC_HAS_PROCESS(backsub);

    ~backsub();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    backsub_data_array* data_array_U;
    backsub_matchsum* matchsum_U;
    backsub_back_gauss* back_gauss_U;
    backsub_out_frame* out_frame_U;
    backsub_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* backsub_AXILiteS_s_axi_U;
    backsub_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* backsub_CRTL_BUS_s_axi_U;
    backsub_gmem_m_axi<8,32,5,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* backsub_gmem_m_axi_U;
    backsub_gmem_offset_m_axi<32,32,5,C_M_AXI_GMEM_OFFSET_ID_WIDTH,C_M_AXI_GMEM_OFFSET_ADDR_WIDTH,C_M_AXI_GMEM_OFFSET_DATA_WIDTH,C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH,C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH,C_M_AXI_GMEM_OFFSET_WUSER_WIDTH,C_M_AXI_GMEM_OFFSET_RUSER_WIDTH,C_M_AXI_GMEM_OFFSET_BUSER_WIDTH,C_M_AXI_GMEM_OFFSET_USER_VALUE,C_M_AXI_GMEM_OFFSET_PROT_VALUE,C_M_AXI_GMEM_OFFSET_CACHE_VALUE>* backsub_gmem_offset_m_axi_U;
    backsub_EM_ALGO* grp_backsub_EM_ALGO_fu_430;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<39> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_57;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > frame_in;
    sc_signal< sc_lv<32> > frame_out;
    sc_signal< sc_logic > init;
    sc_signal< sc_lv<32> > para;
    sc_signal< sc_lv<10> > data_array_address0;
    sc_signal< sc_logic > data_array_ce0;
    sc_signal< sc_logic > data_array_we0;
    sc_signal< sc_lv<8> > data_array_d0;
    sc_signal< sc_lv<8> > data_array_q0;
    sc_signal< sc_lv<18> > matchsum_address0;
    sc_signal< sc_logic > matchsum_ce0;
    sc_signal< sc_logic > matchsum_we0;
    sc_signal< sc_lv<8> > matchsum_d0;
    sc_signal< sc_lv<8> > matchsum_q0;
    sc_signal< sc_lv<18> > matchsum_address1;
    sc_signal< sc_logic > matchsum_ce1;
    sc_signal< sc_logic > matchsum_we1;
    sc_signal< sc_lv<8> > matchsum_d1;
    sc_signal< sc_lv<18> > back_gauss_address0;
    sc_signal< sc_logic > back_gauss_ce0;
    sc_signal< sc_logic > back_gauss_we0;
    sc_signal< sc_lv<1> > back_gauss_d0;
    sc_signal< sc_lv<1> > back_gauss_q0;
    sc_signal< sc_lv<18> > back_gauss_address1;
    sc_signal< sc_logic > back_gauss_ce1;
    sc_signal< sc_logic > back_gauss_we1;
    sc_signal< sc_lv<1> > back_gauss_d1;
    sc_signal< sc_lv<10> > out_frame_address0;
    sc_signal< sc_logic > out_frame_ce0;
    sc_signal< sc_logic > out_frame_we0;
    sc_signal< sc_lv<1> > out_frame_d0;
    sc_signal< sc_lv<1> > out_frame_q0;
    sc_signal< sc_lv<32> > ap_return;
    sc_signal< sc_logic > backsub_AXILiteS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > backsub_CRTL_BUS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_lv<32> > gmem_AWADDR;
    sc_signal< sc_lv<1> > gmem_AWID;
    sc_signal< sc_lv<32> > gmem_AWLEN;
    sc_signal< sc_lv<3> > gmem_AWSIZE;
    sc_signal< sc_lv<2> > gmem_AWBURST;
    sc_signal< sc_lv<2> > gmem_AWLOCK;
    sc_signal< sc_lv<4> > gmem_AWCACHE;
    sc_signal< sc_lv<3> > gmem_AWPROT;
    sc_signal< sc_lv<4> > gmem_AWQOS;
    sc_signal< sc_lv<4> > gmem_AWREGION;
    sc_signal< sc_lv<1> > gmem_AWUSER;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_lv<8> > gmem_WDATA;
    sc_signal< sc_lv<1> > gmem_WSTRB;
    sc_signal< sc_logic > gmem_WLAST;
    sc_signal< sc_lv<1> > gmem_WID;
    sc_signal< sc_lv<1> > gmem_WUSER;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_lv<1> > gmem_ARID;
    sc_signal< sc_lv<32> > gmem_ARLEN;
    sc_signal< sc_lv<3> > gmem_ARSIZE;
    sc_signal< sc_lv<2> > gmem_ARBURST;
    sc_signal< sc_lv<2> > gmem_ARLOCK;
    sc_signal< sc_lv<4> > gmem_ARCACHE;
    sc_signal< sc_lv<3> > gmem_ARPROT;
    sc_signal< sc_lv<4> > gmem_ARQOS;
    sc_signal< sc_lv<4> > gmem_ARREGION;
    sc_signal< sc_lv<1> > gmem_ARUSER;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<8> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_logic > backsub_gmem_m_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > gmem_offset_AWVALID;
    sc_signal< sc_logic > gmem_offset_AWREADY;
    sc_signal< sc_lv<32> > gmem_offset_AWADDR;
    sc_signal< sc_lv<1> > gmem_offset_AWID;
    sc_signal< sc_lv<32> > gmem_offset_AWLEN;
    sc_signal< sc_lv<3> > gmem_offset_AWSIZE;
    sc_signal< sc_lv<2> > gmem_offset_AWBURST;
    sc_signal< sc_lv<2> > gmem_offset_AWLOCK;
    sc_signal< sc_lv<4> > gmem_offset_AWCACHE;
    sc_signal< sc_lv<3> > gmem_offset_AWPROT;
    sc_signal< sc_lv<4> > gmem_offset_AWQOS;
    sc_signal< sc_lv<4> > gmem_offset_AWREGION;
    sc_signal< sc_lv<1> > gmem_offset_AWUSER;
    sc_signal< sc_logic > gmem_offset_WVALID;
    sc_signal< sc_logic > gmem_offset_WREADY;
    sc_signal< sc_lv<32> > gmem_offset_WDATA;
    sc_signal< sc_lv<4> > gmem_offset_WSTRB;
    sc_signal< sc_logic > gmem_offset_WLAST;
    sc_signal< sc_lv<1> > gmem_offset_WID;
    sc_signal< sc_lv<1> > gmem_offset_WUSER;
    sc_signal< sc_logic > gmem_offset_ARVALID;
    sc_signal< sc_logic > gmem_offset_ARREADY;
    sc_signal< sc_lv<32> > gmem_offset_ARADDR;
    sc_signal< sc_lv<1> > gmem_offset_ARID;
    sc_signal< sc_lv<32> > gmem_offset_ARLEN;
    sc_signal< sc_lv<3> > gmem_offset_ARSIZE;
    sc_signal< sc_lv<2> > gmem_offset_ARBURST;
    sc_signal< sc_lv<2> > gmem_offset_ARLOCK;
    sc_signal< sc_lv<4> > gmem_offset_ARCACHE;
    sc_signal< sc_lv<3> > gmem_offset_ARPROT;
    sc_signal< sc_lv<4> > gmem_offset_ARQOS;
    sc_signal< sc_lv<4> > gmem_offset_ARREGION;
    sc_signal< sc_lv<1> > gmem_offset_ARUSER;
    sc_signal< sc_logic > gmem_offset_RVALID;
    sc_signal< sc_logic > gmem_offset_RREADY;
    sc_signal< sc_lv<32> > gmem_offset_RDATA;
    sc_signal< sc_logic > gmem_offset_RLAST;
    sc_signal< sc_lv<1> > gmem_offset_RID;
    sc_signal< sc_lv<1> > gmem_offset_RUSER;
    sc_signal< sc_lv<2> > gmem_offset_RRESP;
    sc_signal< sc_logic > gmem_offset_BVALID;
    sc_signal< sc_logic > gmem_offset_BREADY;
    sc_signal< sc_lv<2> > gmem_offset_BRESP;
    sc_signal< sc_lv<1> > gmem_offset_BID;
    sc_signal< sc_lv<1> > gmem_offset_BUSER;
    sc_signal< sc_logic > backsub_gmem_offset_m_axi_U_ap_dummy_ce;
    sc_signal< sc_lv<10> > indvar_reg_383;
    sc_signal< sc_lv<10> > ap_reg_ppstg_indvar_reg_383_pp0_it1;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_9;
    sc_signal< bool > ap_sig_bdd_437;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_lv<1> > exitcond9_reg_998;
    sc_signal< bool > ap_sig_bdd_446;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<10> > indvar1_reg_419;
    sc_signal< sc_lv<8> > reg_507;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_12;
    sc_signal< bool > ap_sig_bdd_462;
    sc_signal< sc_logic > ap_sig_cseq_ST_st29_fsm_26;
    sc_signal< bool > ap_sig_bdd_469;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_offset_WREADY;
    sc_signal< sc_lv<1> > init_read_read_fu_192_p2;
    sc_signal< sc_lv<1> > init_read_reg_931;
    sc_signal< sc_lv<30> > para5_fu_512_p4;
    sc_signal< sc_lv<30> > para5_reg_935;
    sc_signal< sc_lv<33> > tmp_12_cast_fu_522_p1;
    sc_signal< sc_lv<33> > tmp_12_cast_reg_940;
    sc_signal< sc_lv<33> > tmp_15_cast_fu_526_p1;
    sc_signal< sc_lv<33> > tmp_15_cast_reg_950;
    sc_signal< sc_lv<33> > tmp_32_cast_fu_530_p1;
    sc_signal< sc_lv<33> > tmp_32_cast_reg_955;
    sc_signal< sc_lv<17> > next_mul1_fu_534_p2;
    sc_signal< sc_lv<17> > next_mul1_reg_960;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_496;
    sc_signal< sc_lv<19> > next_mul_fu_540_p2;
    sc_signal< sc_lv<19> > next_mul_reg_965;
    sc_signal< sc_lv<8> > x_1_fu_552_p2;
    sc_signal< sc_lv<8> > x_1_reg_973;
    sc_signal< sc_lv<33> > tmp_3_fu_558_p1;
    sc_signal< sc_lv<33> > tmp_3_reg_978;
    sc_signal< sc_lv<1> > exitcond2_fu_546_p2;
    sc_signal< sc_lv<33> > tmp_4_fu_562_p2;
    sc_signal< sc_lv<33> > tmp_4_reg_983;
    sc_signal< sc_lv<64> > tmp_6_fu_567_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_988;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_516;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_ARREADY;
    sc_signal< sc_lv<32> > grp_fu_458_p2;
    sc_signal< sc_lv<1> > exitcond9_fu_571_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond9_reg_998_pp0_it1;
    sc_signal< sc_lv<10> > indvar_next_fu_577_p2;
    sc_signal< sc_lv<10> > indvar_next_reg_1002;
    sc_signal< sc_lv<8> > gmem_addr_1_read_reg_1007;
    sc_signal< sc_lv<20> > tmp_6_cast9_fu_588_p1;
    sc_signal< sc_lv<20> > tmp_6_cast9_reg_1012;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_10;
    sc_signal< bool > ap_sig_bdd_541;
    sc_signal< sc_lv<21> > tmp_7_cast_fu_598_p1;
    sc_signal< sc_lv<21> > tmp_7_cast_reg_1017;
    sc_signal< sc_lv<21> > tmp_8_cast_fu_608_p1;
    sc_signal< sc_lv<21> > tmp_8_cast_reg_1022;
    sc_signal< sc_lv<21> > tmp_9_cast_fu_618_p1;
    sc_signal< sc_lv<21> > tmp_9_cast_reg_1027;
    sc_signal< sc_lv<21> > tmp_10_cast_fu_628_p1;
    sc_signal< sc_lv<21> > tmp_10_cast_reg_1032;
    sc_signal< sc_lv<10> > j_1_fu_638_p2;
    sc_signal< sc_lv<10> > j_1_reg_1040;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_11;
    sc_signal< bool > ap_sig_bdd_561;
    sc_signal< sc_lv<64> > tmp_13_fu_644_p1;
    sc_signal< sc_lv<64> > tmp_13_reg_1045;
    sc_signal< sc_lv<1> > exitcond_fu_632_p2;
    sc_signal< sc_lv<10> > i_1_fu_655_p2;
    sc_signal< sc_lv<10> > i_1_reg_1058;
    sc_signal< sc_lv<32> > tmp_17_cast_fu_744_p1;
    sc_signal< sc_lv<32> > tmp_17_cast_reg_1063;
    sc_signal< sc_lv<1> > exitcond1_fu_649_p2;
    sc_signal< sc_lv<33> > para6_sum_fu_752_p2;
    sc_signal< sc_lv<33> > para6_sum_reg_1068;
    sc_signal< sc_lv<21> > tmp_21_fu_757_p2;
    sc_signal< sc_lv<21> > tmp_21_reg_1073;
    sc_signal< sc_lv<21> > tmp_23_fu_762_p2;
    sc_signal< sc_lv<21> > tmp_23_reg_1078;
    sc_signal< sc_lv<21> > tmp_25_fu_767_p2;
    sc_signal< sc_lv<21> > tmp_25_reg_1083;
    sc_signal< sc_lv<21> > tmp_26_fu_772_p2;
    sc_signal< sc_lv<21> > tmp_26_reg_1088;
    sc_signal< sc_lv<33> > tmp_10_fu_777_p2;
    sc_signal< sc_lv<33> > tmp_10_reg_1093;
    sc_signal< sc_lv<64> > para6_sum_cast_fu_781_p1;
    sc_signal< sc_lv<64> > para6_sum_cast_reg_1098;
    sc_signal< sc_logic > ap_sig_cseq_ST_st18_fsm_15;
    sc_signal< bool > ap_sig_bdd_606;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_offset_AWREADY;
    sc_signal< sc_logic > ap_sig_cseq_ST_st19_fsm_16;
    sc_signal< bool > ap_sig_bdd_619;
    sc_signal< sc_lv<33> > para6_sum7_fu_799_p2;
    sc_signal< sc_lv<33> > para6_sum7_reg_1109;
    sc_signal< sc_lv<64> > para6_sum7_cast_fu_804_p1;
    sc_signal< sc_lv<64> > para6_sum7_cast_reg_1114;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_17;
    sc_signal< bool > ap_sig_bdd_631;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_18;
    sc_signal< bool > ap_sig_bdd_641;
    sc_signal< sc_lv<33> > para6_sum8_fu_820_p2;
    sc_signal< sc_lv<33> > para6_sum8_reg_1125;
    sc_signal< sc_lv<64> > para6_sum8_cast_fu_825_p1;
    sc_signal< sc_lv<64> > para6_sum8_cast_reg_1130;
    sc_signal< sc_logic > ap_sig_cseq_ST_st22_fsm_19;
    sc_signal< bool > ap_sig_bdd_653;
    sc_signal< sc_logic > ap_sig_cseq_ST_st23_fsm_20;
    sc_signal< bool > ap_sig_bdd_663;
    sc_signal< sc_lv<33> > para6_sum9_fu_841_p2;
    sc_signal< sc_lv<33> > para6_sum9_reg_1141;
    sc_signal< sc_lv<33> > para6_sum1_fu_853_p2;
    sc_signal< sc_lv<33> > para6_sum1_reg_1146;
    sc_signal< sc_lv<33> > para6_sum2_fu_865_p2;
    sc_signal< sc_lv<33> > para6_sum2_reg_1151;
    sc_signal< sc_lv<64> > para6_sum9_cast_fu_870_p1;
    sc_signal< sc_lv<64> > para6_sum9_cast_reg_1156;
    sc_signal< sc_logic > ap_sig_cseq_ST_st24_fsm_21;
    sc_signal< bool > ap_sig_bdd_679;
    sc_signal< sc_logic > ap_sig_cseq_ST_st25_fsm_22;
    sc_signal< bool > ap_sig_bdd_692;
    sc_signal< sc_lv<64> > para6_sum1_cast_fu_879_p1;
    sc_signal< sc_lv<64> > para6_sum1_cast_reg_1167;
    sc_signal< sc_logic > ap_sig_cseq_ST_st26_fsm_23;
    sc_signal< bool > ap_sig_bdd_702;
    sc_signal< sc_logic > ap_sig_cseq_ST_st27_fsm_24;
    sc_signal< bool > ap_sig_bdd_712;
    sc_signal< sc_lv<64> > para6_sum2_cast_fu_888_p1;
    sc_signal< sc_lv<64> > para6_sum2_cast_reg_1178;
    sc_signal< sc_logic > ap_sig_cseq_ST_st28_fsm_25;
    sc_signal< bool > ap_sig_bdd_722;
    sc_signal< sc_lv<64> > tmp_27_fu_892_p1;
    sc_signal< sc_lv<64> > tmp_27_reg_1184;
    sc_signal< sc_lv<64> > tmp_11_fu_902_p1;
    sc_signal< sc_lv<64> > tmp_11_reg_1199;
    sc_signal< sc_logic > ap_sig_cseq_ST_st35_fsm_32;
    sc_signal< bool > ap_sig_bdd_738;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_AWREADY;
    sc_signal< sc_lv<1> > exitcond3_fu_906_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_1204;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp1_stg0_fsm_33;
    sc_signal< bool > ap_sig_bdd_751;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_1204_pp1_it1;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_WREADY;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it2;
    sc_signal< sc_lv<10> > indvar_next1_fu_912_p2;
    sc_signal< sc_lv<8> > extLd_fu_923_p3;
    sc_signal< sc_lv<8> > extLd_reg_1218;
    sc_signal< sc_lv<32> > grp_fu_501_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st39_fsm_34;
    sc_signal< bool > ap_sig_bdd_787;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_bdd_794;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_ap_start;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_ap_done;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_ap_idle;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_ap_ready;
    sc_signal< sc_lv<8> > grp_backsub_EM_ALGO_fu_430_pixel;
    sc_signal< sc_lv<10> > grp_backsub_EM_ALGO_fu_430_pos_r;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWVALID;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWREADY;
    sc_signal< sc_lv<32> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWADDR;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWID;
    sc_signal< sc_lv<32> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWLEN;
    sc_signal< sc_lv<3> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWSIZE;
    sc_signal< sc_lv<2> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWBURST;
    sc_signal< sc_lv<2> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWLOCK;
    sc_signal< sc_lv<4> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWCACHE;
    sc_signal< sc_lv<3> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWPROT;
    sc_signal< sc_lv<4> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWQOS;
    sc_signal< sc_lv<4> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWREGION;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWUSER;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_WVALID;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_WREADY;
    sc_signal< sc_lv<32> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_WDATA;
    sc_signal< sc_lv<4> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_WSTRB;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_WLAST;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_WID;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_WUSER;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARVALID;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARREADY;
    sc_signal< sc_lv<32> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARADDR;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARID;
    sc_signal< sc_lv<32> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARLEN;
    sc_signal< sc_lv<3> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARSIZE;
    sc_signal< sc_lv<2> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARBURST;
    sc_signal< sc_lv<2> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARLOCK;
    sc_signal< sc_lv<4> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARCACHE;
    sc_signal< sc_lv<3> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARPROT;
    sc_signal< sc_lv<4> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARQOS;
    sc_signal< sc_lv<4> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARREGION;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARUSER;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RVALID;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RREADY;
    sc_signal< sc_lv<32> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RDATA;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RLAST;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RID;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RUSER;
    sc_signal< sc_lv<2> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RRESP;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_BVALID;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_BREADY;
    sc_signal< sc_lv<2> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_BRESP;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_BID;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_m_axi_parameters_BUSER;
    sc_signal< sc_lv<30> > grp_backsub_EM_ALGO_fu_430_para5;
    sc_signal< sc_lv<19> > grp_backsub_EM_ALGO_fu_430_tmp_25;
    sc_signal< sc_lv<8> > grp_backsub_EM_ALGO_fu_430_x;
    sc_signal< sc_lv<18> > grp_backsub_EM_ALGO_fu_430_back_gauss_address0;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_back_gauss_ce0;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_back_gauss_we0;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_back_gauss_d0;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_back_gauss_q0;
    sc_signal< sc_lv<18> > grp_backsub_EM_ALGO_fu_430_back_gauss_address1;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_back_gauss_ce1;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_back_gauss_we1;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_back_gauss_d1;
    sc_signal< sc_lv<18> > grp_backsub_EM_ALGO_fu_430_matchsum_address0;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_matchsum_ce0;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_matchsum_we0;
    sc_signal< sc_lv<8> > grp_backsub_EM_ALGO_fu_430_matchsum_d0;
    sc_signal< sc_lv<8> > grp_backsub_EM_ALGO_fu_430_matchsum_q0;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_430_ap_return;
    sc_signal< sc_lv<8> > x_reg_347;
    sc_signal< sc_logic > ap_sig_cseq_ST_st43_fsm_38;
    sc_signal< bool > ap_sig_bdd_883;
    sc_signal< sc_lv<19> > phi_mul_reg_359;
    sc_signal< sc_lv<17> > phi_mul1_reg_371;
    sc_signal< sc_lv<10> > indvar_phi_fu_387_p4;
    sc_signal< sc_lv<10> > j_reg_395;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_14;
    sc_signal< bool > ap_sig_bdd_907;
    sc_signal< sc_lv<10> > i_reg_407;
    sc_signal< sc_logic > ap_sig_cseq_ST_st34_fsm_31;
    sc_signal< bool > ap_sig_bdd_920;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_430_ap_start_ap_start_reg;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_13;
    sc_signal< bool > ap_sig_bdd_933;
    sc_signal< sc_logic > ap_sig_cseq_ST_st30_fsm_27;
    sc_signal< bool > ap_sig_bdd_940;
    sc_signal< sc_logic > ap_sig_cseq_ST_st31_fsm_28;
    sc_signal< bool > ap_sig_bdd_949;
    sc_signal< sc_lv<64> > tmp_5_fu_583_p1;
    sc_signal< sc_lv<64> > tmp_20_fu_679_p1;
    sc_signal< sc_lv<64> > tmp_24_fu_691_p3;
    sc_signal< sc_lv<64> > tmp_29_fu_918_p1;
    sc_signal< sc_lv<32> > grp_fu_465_p2;
    sc_signal< sc_lv<32> > grp_fu_471_p2;
    sc_signal< sc_lv<32> > grp_fu_477_p2;
    sc_signal< sc_lv<32> > grp_fu_483_p2;
    sc_signal< sc_lv<32> > grp_fu_489_p2;
    sc_signal< sc_lv<32> > grp_fu_495_p2;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_offset_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_offset_WREADY;
    sc_signal< sc_logic > ap_sig_cseq_ST_st32_fsm_29;
    sc_signal< bool > ap_sig_bdd_1111;
    sc_signal< sc_lv<19> > tmp_7_fu_592_p2;
    sc_signal< sc_lv<19> > tmp_8_fu_602_p2;
    sc_signal< sc_lv<19> > tmp_9_fu_612_p2;
    sc_signal< sc_lv<19> > tmp_s_fu_622_p2;
    sc_signal< sc_lv<17> > i_cast7_fu_661_p1;
    sc_signal< sc_lv<17> > tmp_14_fu_665_p2;
    sc_signal< sc_lv<18> > tmp_18_fu_671_p3;
    sc_signal< sc_lv<18> > tmp_22_fu_685_p2;
    sc_signal< sc_lv<13> > p_shl_fu_701_p3;
    sc_signal< sc_lv<11> > p_shl1_fu_713_p3;
    sc_signal< sc_lv<14> > p_shl_cast_fu_709_p1;
    sc_signal< sc_lv<14> > p_shl1_cast_fu_721_p1;
    sc_signal< sc_lv<14> > tmp_16_fu_725_p2;
    sc_signal< sc_lv<20> > tmp_16_cast_fu_735_p1;
    sc_signal< sc_lv<20> > tmp_17_fu_739_p2;
    sc_signal< sc_lv<33> > tmp_18_cast_fu_748_p1;
    sc_signal< sc_lv<21> > tmp_16_cast4_fu_731_p1;
    sc_signal< sc_lv<32> > tmp_19_fu_790_p2;
    sc_signal< sc_lv<33> > tmp_20_cast_fu_795_p1;
    sc_signal< sc_lv<32> > tmp_21_cast_fu_813_p1;
    sc_signal< sc_lv<33> > tmp_22_cast_fu_816_p1;
    sc_signal< sc_lv<32> > tmp_23_cast_fu_834_p1;
    sc_signal< sc_lv<33> > tmp_24_cast_fu_837_p1;
    sc_signal< sc_lv<32> > tmp_25_cast_fu_846_p1;
    sc_signal< sc_lv<33> > tmp_26_cast_fu_849_p1;
    sc_signal< sc_lv<32> > tmp_27_cast_fu_858_p1;
    sc_signal< sc_lv<33> > tmp_28_cast_fu_861_p1;
    sc_signal< sc_lv<39> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_1020;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<39> ap_ST_st1_fsm_0;
    static const sc_lv<39> ap_ST_st2_fsm_1;
    static const sc_lv<39> ap_ST_st3_fsm_2;
    static const sc_lv<39> ap_ST_st4_fsm_3;
    static const sc_lv<39> ap_ST_st5_fsm_4;
    static const sc_lv<39> ap_ST_st6_fsm_5;
    static const sc_lv<39> ap_ST_st7_fsm_6;
    static const sc_lv<39> ap_ST_st8_fsm_7;
    static const sc_lv<39> ap_ST_st9_fsm_8;
    static const sc_lv<39> ap_ST_pp0_stg0_fsm_9;
    static const sc_lv<39> ap_ST_st13_fsm_10;
    static const sc_lv<39> ap_ST_st14_fsm_11;
    static const sc_lv<39> ap_ST_st15_fsm_12;
    static const sc_lv<39> ap_ST_st16_fsm_13;
    static const sc_lv<39> ap_ST_st17_fsm_14;
    static const sc_lv<39> ap_ST_st18_fsm_15;
    static const sc_lv<39> ap_ST_st19_fsm_16;
    static const sc_lv<39> ap_ST_st20_fsm_17;
    static const sc_lv<39> ap_ST_st21_fsm_18;
    static const sc_lv<39> ap_ST_st22_fsm_19;
    static const sc_lv<39> ap_ST_st23_fsm_20;
    static const sc_lv<39> ap_ST_st24_fsm_21;
    static const sc_lv<39> ap_ST_st25_fsm_22;
    static const sc_lv<39> ap_ST_st26_fsm_23;
    static const sc_lv<39> ap_ST_st27_fsm_24;
    static const sc_lv<39> ap_ST_st28_fsm_25;
    static const sc_lv<39> ap_ST_st29_fsm_26;
    static const sc_lv<39> ap_ST_st30_fsm_27;
    static const sc_lv<39> ap_ST_st31_fsm_28;
    static const sc_lv<39> ap_ST_st32_fsm_29;
    static const sc_lv<39> ap_ST_st33_fsm_30;
    static const sc_lv<39> ap_ST_st34_fsm_31;
    static const sc_lv<39> ap_ST_st35_fsm_32;
    static const sc_lv<39> ap_ST_pp1_stg0_fsm_33;
    static const sc_lv<39> ap_ST_st39_fsm_34;
    static const sc_lv<39> ap_ST_st40_fsm_35;
    static const sc_lv<39> ap_ST_st41_fsm_36;
    static const sc_lv<39> ap_ST_st42_fsm_37;
    static const sc_lv<39> ap_ST_st43_fsm_38;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_GMEM_OFFSET_USER_VALUE;
    static const int C_M_AXI_GMEM_OFFSET_PROT_VALUE;
    static const int C_M_AXI_GMEM_OFFSET_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_258;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_45992000;
    static const sc_lv<32> ap_const_lv32_3DB851EC;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<17> ap_const_lv17_258;
    static const sc_lv<19> ap_const_lv19_E10;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<10> ap_const_lv10_258;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<19> ap_const_lv19_2;
    static const sc_lv<19> ap_const_lv19_3;
    static const sc_lv<19> ap_const_lv19_4;
    static const sc_lv<19> ap_const_lv19_5;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<46> ap_const_lv46_0;
    static const sc_lv<8> ap_const_lv8_FF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_bdd_1020();
    void thread_ap_sig_bdd_1111();
    void thread_ap_sig_bdd_437();
    void thread_ap_sig_bdd_446();
    void thread_ap_sig_bdd_462();
    void thread_ap_sig_bdd_469();
    void thread_ap_sig_bdd_496();
    void thread_ap_sig_bdd_516();
    void thread_ap_sig_bdd_541();
    void thread_ap_sig_bdd_561();
    void thread_ap_sig_bdd_57();
    void thread_ap_sig_bdd_606();
    void thread_ap_sig_bdd_619();
    void thread_ap_sig_bdd_631();
    void thread_ap_sig_bdd_641();
    void thread_ap_sig_bdd_653();
    void thread_ap_sig_bdd_663();
    void thread_ap_sig_bdd_679();
    void thread_ap_sig_bdd_692();
    void thread_ap_sig_bdd_702();
    void thread_ap_sig_bdd_712();
    void thread_ap_sig_bdd_722();
    void thread_ap_sig_bdd_738();
    void thread_ap_sig_bdd_751();
    void thread_ap_sig_bdd_787();
    void thread_ap_sig_bdd_794();
    void thread_ap_sig_bdd_883();
    void thread_ap_sig_bdd_907();
    void thread_ap_sig_bdd_920();
    void thread_ap_sig_bdd_933();
    void thread_ap_sig_bdd_940();
    void thread_ap_sig_bdd_949();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_9();
    void thread_ap_sig_cseq_ST_pp1_stg0_fsm_33();
    void thread_ap_sig_cseq_ST_st13_fsm_10();
    void thread_ap_sig_cseq_ST_st14_fsm_11();
    void thread_ap_sig_cseq_ST_st15_fsm_12();
    void thread_ap_sig_cseq_ST_st16_fsm_13();
    void thread_ap_sig_cseq_ST_st17_fsm_14();
    void thread_ap_sig_cseq_ST_st18_fsm_15();
    void thread_ap_sig_cseq_ST_st19_fsm_16();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_17();
    void thread_ap_sig_cseq_ST_st21_fsm_18();
    void thread_ap_sig_cseq_ST_st22_fsm_19();
    void thread_ap_sig_cseq_ST_st23_fsm_20();
    void thread_ap_sig_cseq_ST_st24_fsm_21();
    void thread_ap_sig_cseq_ST_st25_fsm_22();
    void thread_ap_sig_cseq_ST_st26_fsm_23();
    void thread_ap_sig_cseq_ST_st27_fsm_24();
    void thread_ap_sig_cseq_ST_st28_fsm_25();
    void thread_ap_sig_cseq_ST_st29_fsm_26();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st30_fsm_27();
    void thread_ap_sig_cseq_ST_st31_fsm_28();
    void thread_ap_sig_cseq_ST_st32_fsm_29();
    void thread_ap_sig_cseq_ST_st34_fsm_31();
    void thread_ap_sig_cseq_ST_st35_fsm_32();
    void thread_ap_sig_cseq_ST_st39_fsm_34();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st43_fsm_38();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_ap_sig_ioackin_gmem_ARREADY();
    void thread_ap_sig_ioackin_gmem_AWREADY();
    void thread_ap_sig_ioackin_gmem_WREADY();
    void thread_ap_sig_ioackin_gmem_offset_AWREADY();
    void thread_ap_sig_ioackin_gmem_offset_WREADY();
    void thread_back_gauss_address0();
    void thread_back_gauss_address1();
    void thread_back_gauss_ce0();
    void thread_back_gauss_ce1();
    void thread_back_gauss_d0();
    void thread_back_gauss_d1();
    void thread_back_gauss_we0();
    void thread_back_gauss_we1();
    void thread_backsub_AXILiteS_s_axi_U_ap_dummy_ce();
    void thread_backsub_CRTL_BUS_s_axi_U_ap_dummy_ce();
    void thread_backsub_gmem_m_axi_U_ap_dummy_ce();
    void thread_backsub_gmem_offset_m_axi_U_ap_dummy_ce();
    void thread_data_array_address0();
    void thread_data_array_ce0();
    void thread_data_array_d0();
    void thread_data_array_we0();
    void thread_exitcond1_fu_649_p2();
    void thread_exitcond2_fu_546_p2();
    void thread_exitcond3_fu_906_p2();
    void thread_exitcond9_fu_571_p2();
    void thread_exitcond_fu_632_p2();
    void thread_extLd_fu_923_p3();
    void thread_gmem_ARADDR();
    void thread_gmem_ARBURST();
    void thread_gmem_ARCACHE();
    void thread_gmem_ARID();
    void thread_gmem_ARLEN();
    void thread_gmem_ARLOCK();
    void thread_gmem_ARPROT();
    void thread_gmem_ARQOS();
    void thread_gmem_ARREGION();
    void thread_gmem_ARSIZE();
    void thread_gmem_ARUSER();
    void thread_gmem_ARVALID();
    void thread_gmem_AWADDR();
    void thread_gmem_AWBURST();
    void thread_gmem_AWCACHE();
    void thread_gmem_AWID();
    void thread_gmem_AWLEN();
    void thread_gmem_AWLOCK();
    void thread_gmem_AWPROT();
    void thread_gmem_AWQOS();
    void thread_gmem_AWREGION();
    void thread_gmem_AWSIZE();
    void thread_gmem_AWUSER();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WDATA();
    void thread_gmem_WID();
    void thread_gmem_WLAST();
    void thread_gmem_WSTRB();
    void thread_gmem_WUSER();
    void thread_gmem_WVALID();
    void thread_gmem_offset_ARADDR();
    void thread_gmem_offset_ARBURST();
    void thread_gmem_offset_ARCACHE();
    void thread_gmem_offset_ARID();
    void thread_gmem_offset_ARLEN();
    void thread_gmem_offset_ARLOCK();
    void thread_gmem_offset_ARPROT();
    void thread_gmem_offset_ARQOS();
    void thread_gmem_offset_ARREGION();
    void thread_gmem_offset_ARSIZE();
    void thread_gmem_offset_ARUSER();
    void thread_gmem_offset_ARVALID();
    void thread_gmem_offset_AWADDR();
    void thread_gmem_offset_AWBURST();
    void thread_gmem_offset_AWCACHE();
    void thread_gmem_offset_AWID();
    void thread_gmem_offset_AWLEN();
    void thread_gmem_offset_AWLOCK();
    void thread_gmem_offset_AWPROT();
    void thread_gmem_offset_AWQOS();
    void thread_gmem_offset_AWREGION();
    void thread_gmem_offset_AWSIZE();
    void thread_gmem_offset_AWUSER();
    void thread_gmem_offset_AWVALID();
    void thread_gmem_offset_BREADY();
    void thread_gmem_offset_RREADY();
    void thread_gmem_offset_WDATA();
    void thread_gmem_offset_WID();
    void thread_gmem_offset_WLAST();
    void thread_gmem_offset_WSTRB();
    void thread_gmem_offset_WUSER();
    void thread_gmem_offset_WVALID();
    void thread_grp_backsub_EM_ALGO_fu_430_ap_start();
    void thread_grp_backsub_EM_ALGO_fu_430_back_gauss_q0();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_ARREADY();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_AWREADY();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_BID();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_BRESP();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_BUSER();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_BVALID();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RDATA();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RID();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RLAST();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RRESP();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RUSER();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_RVALID();
    void thread_grp_backsub_EM_ALGO_fu_430_m_axi_parameters_WREADY();
    void thread_grp_backsub_EM_ALGO_fu_430_matchsum_q0();
    void thread_grp_backsub_EM_ALGO_fu_430_para5();
    void thread_grp_backsub_EM_ALGO_fu_430_pixel();
    void thread_grp_backsub_EM_ALGO_fu_430_pos_r();
    void thread_grp_backsub_EM_ALGO_fu_430_tmp_25();
    void thread_grp_backsub_EM_ALGO_fu_430_x();
    void thread_grp_fu_458_p2();
    void thread_grp_fu_465_p2();
    void thread_grp_fu_471_p2();
    void thread_grp_fu_477_p2();
    void thread_grp_fu_483_p2();
    void thread_grp_fu_489_p2();
    void thread_grp_fu_495_p2();
    void thread_grp_fu_501_p2();
    void thread_i_1_fu_655_p2();
    void thread_i_cast7_fu_661_p1();
    void thread_indvar_next1_fu_912_p2();
    void thread_indvar_next_fu_577_p2();
    void thread_indvar_phi_fu_387_p4();
    void thread_init_read_read_fu_192_p2();
    void thread_j_1_fu_638_p2();
    void thread_matchsum_address0();
    void thread_matchsum_address1();
    void thread_matchsum_ce0();
    void thread_matchsum_ce1();
    void thread_matchsum_d0();
    void thread_matchsum_d1();
    void thread_matchsum_we0();
    void thread_matchsum_we1();
    void thread_next_mul1_fu_534_p2();
    void thread_next_mul_fu_540_p2();
    void thread_out_frame_address0();
    void thread_out_frame_ce0();
    void thread_out_frame_d0();
    void thread_out_frame_we0();
    void thread_p_shl1_cast_fu_721_p1();
    void thread_p_shl1_fu_713_p3();
    void thread_p_shl_cast_fu_709_p1();
    void thread_p_shl_fu_701_p3();
    void thread_para5_fu_512_p4();
    void thread_para6_sum1_cast_fu_879_p1();
    void thread_para6_sum1_fu_853_p2();
    void thread_para6_sum2_cast_fu_888_p1();
    void thread_para6_sum2_fu_865_p2();
    void thread_para6_sum7_cast_fu_804_p1();
    void thread_para6_sum7_fu_799_p2();
    void thread_para6_sum8_cast_fu_825_p1();
    void thread_para6_sum8_fu_820_p2();
    void thread_para6_sum9_cast_fu_870_p1();
    void thread_para6_sum9_fu_841_p2();
    void thread_para6_sum_cast_fu_781_p1();
    void thread_para6_sum_fu_752_p2();
    void thread_tmp_10_cast_fu_628_p1();
    void thread_tmp_10_fu_777_p2();
    void thread_tmp_11_fu_902_p1();
    void thread_tmp_12_cast_fu_522_p1();
    void thread_tmp_13_fu_644_p1();
    void thread_tmp_14_fu_665_p2();
    void thread_tmp_15_cast_fu_526_p1();
    void thread_tmp_16_cast4_fu_731_p1();
    void thread_tmp_16_cast_fu_735_p1();
    void thread_tmp_16_fu_725_p2();
    void thread_tmp_17_cast_fu_744_p1();
    void thread_tmp_17_fu_739_p2();
    void thread_tmp_18_cast_fu_748_p1();
    void thread_tmp_18_fu_671_p3();
    void thread_tmp_19_fu_790_p2();
    void thread_tmp_20_cast_fu_795_p1();
    void thread_tmp_20_fu_679_p1();
    void thread_tmp_21_cast_fu_813_p1();
    void thread_tmp_21_fu_757_p2();
    void thread_tmp_22_cast_fu_816_p1();
    void thread_tmp_22_fu_685_p2();
    void thread_tmp_23_cast_fu_834_p1();
    void thread_tmp_23_fu_762_p2();
    void thread_tmp_24_cast_fu_837_p1();
    void thread_tmp_24_fu_691_p3();
    void thread_tmp_25_cast_fu_846_p1();
    void thread_tmp_25_fu_767_p2();
    void thread_tmp_26_cast_fu_849_p1();
    void thread_tmp_26_fu_772_p2();
    void thread_tmp_27_cast_fu_858_p1();
    void thread_tmp_27_fu_892_p1();
    void thread_tmp_28_cast_fu_861_p1();
    void thread_tmp_29_fu_918_p1();
    void thread_tmp_32_cast_fu_530_p1();
    void thread_tmp_3_fu_558_p1();
    void thread_tmp_4_fu_562_p2();
    void thread_tmp_5_fu_583_p1();
    void thread_tmp_6_cast9_fu_588_p1();
    void thread_tmp_6_fu_567_p1();
    void thread_tmp_7_cast_fu_598_p1();
    void thread_tmp_7_fu_592_p2();
    void thread_tmp_8_cast_fu_608_p1();
    void thread_tmp_8_fu_602_p2();
    void thread_tmp_9_cast_fu_618_p1();
    void thread_tmp_9_fu_612_p2();
    void thread_tmp_s_fu_622_p2();
    void thread_x_1_fu_552_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
