Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 19 02:23:43 2023
| Host         : EugeneZen5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file movingblocks_control_sets_placed.rpt
| Design       : movingblocks
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             202 |           35 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             104 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------+---------------------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+----------------------------------+---------------------------------+------------------+----------------+
| ~oledClk_BUFG    |                                  |                                 |                1 |              2 |
|  CLOCK_IBUF_BUFG |                                  | clock/counter_625mhz[4]_i_1_n_0 |                1 |             10 |
|  CLOCK_IBUF_BUFG |                                  |                                 |                6 |             12 |
|  clock/CLK       |                                  | blks/clear                      |                3 |             18 |
| ~oledClk_BUFG    |                                  | reset_IBUF                      |                5 |             34 |
| ~oledClk_BUFG    | od0/delay[0]_i_1_n_0             | reset_IBUF                      |                5 |             40 |
|  CLOCK_IBUF_BUFG |                                  | clock/clk_1hz                   |                7 |             50 |
| ~oledClk_BUFG    | od0/FSM_onehot_state[31]_i_1_n_0 | reset_IBUF                      |               11 |             64 |
| ~oledClk_BUFG    |                                  | od0/spi_word[39]_i_1_n_0        |               19 |             90 |
+------------------+----------------------------------+---------------------------------+------------------+----------------+


