// Seed: 1541037729
module module_0 (
    output wor   id_0,
    output uwire id_1
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input supply0 id_2
);
  supply1 id_4 = 1 ? 1 : 1;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2[(1) : 1];
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_4,
      id_3
  );
  final $display(1);
  wire id_7;
  wire id_8 = id_8, id_9;
endmodule
