
---------- Begin Simulation Statistics ----------
final_tick                               2542192222500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   227272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.46                       # Real time elapsed on the host
host_tick_rate                              659808287                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196227                       # Number of instructions simulated
sim_ops                                       4196227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012182                       # Number of seconds simulated
sim_ticks                                 12182377500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.947552                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371043                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               758042                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2677                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115918                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            951081                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30965                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          223358                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           192393                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1157927                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72115                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30153                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196227                       # Number of instructions committed
system.cpu.committedOps                       4196227                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.803107                       # CPI: cycles per instruction
system.cpu.discardedOps                        316492                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618835                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1479714                       # DTB hits
system.cpu.dtb.data_misses                       8486                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417208                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875507                       # DTB read hits
system.cpu.dtb.read_misses                       7619                       # DTB read misses
system.cpu.dtb.write_accesses                  201627                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604207                       # DTB write hits
system.cpu.dtb.write_misses                       867                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18272                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3697173                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1168087                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688137                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17103266                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172321                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  990978                       # ITB accesses
system.cpu.itb.fetch_acv                          486                       # ITB acv
system.cpu.itb.fetch_hits                      985193                       # ITB hits
system.cpu.itb.fetch_misses                      5785                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11224407000     92.10%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9034500      0.07%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19907000      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               933431500      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12186780000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8208896500     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3977883500     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24351155                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541641     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839359     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592557     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196227                       # Class of committed instruction
system.cpu.quiesceCycles                        13600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7247889                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318443                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22970453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22970453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22970453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22970453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117797.194872                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117797.194872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117797.194872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117797.194872                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13210484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13210484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13210484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13210484                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67746.071795                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67746.071795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67746.071795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67746.071795                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22620956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22620956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117817.479167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117817.479167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     13010987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     13010987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67765.557292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67765.557292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.298722                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539679503000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.298722                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206170                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206170                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130976                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34899                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88939                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34560                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28968                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28968                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89529                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41341                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722169                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18151353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160253                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002696                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051851                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159821     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     432      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160253                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837127534                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378284500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474797500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5725824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10225280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5725824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5725824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470008748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369341370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839350119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470008748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470008748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183341552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183341552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183341552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470008748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369341370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022691671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000197944250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414585                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114231                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159770                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123624                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159770                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2005                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5803                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042357750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4843532750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13670.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32420.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105653                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82013                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159770                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123624                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.143840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.973360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.695796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35405     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24780     29.74%     72.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10041     12.05%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4754      5.71%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2502      3.00%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1466      1.76%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          940      1.13%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          563      0.68%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2864      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83315                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.964052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.385573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.655762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1351     18.05%     18.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5651     75.52%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           301      4.02%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.08%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            29      0.39%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            28      0.37%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           22      0.29%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6668     89.11%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.20%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              471      6.29%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.50%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9561344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7782208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10225280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7911936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12182372500                       # Total gap between requests
system.mem_ctrls.avgGap                      42987.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5093760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7782208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418125279.732958555222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366725132.265848815441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638808639.774953603745                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2585428500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258104250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299155149250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28898.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32119.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419879.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319857720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169985640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569600640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315152280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5343450180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        178285440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7857628860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.999620                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    410948500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11364789000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275097060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146194785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497086800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319584060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5259246930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249193440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7707700035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.692595                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    595541000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11180196500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1008453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12175177500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1711518                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1711518                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1711518                       # number of overall hits
system.cpu.icache.overall_hits::total         1711518                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89530                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89530                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89530                       # number of overall misses
system.cpu.icache.overall_misses::total         89530                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5514770500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5514770500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5514770500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5514770500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1801048                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1801048                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1801048                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1801048                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049710                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049710                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049710                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049710                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61596.900480                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61596.900480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61596.900480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61596.900480                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88939                       # number of writebacks
system.cpu.icache.writebacks::total             88939                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89530                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89530                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89530                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89530                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5425241500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5425241500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5425241500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5425241500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049710                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049710                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049710                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049710                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60596.911650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60596.911650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60596.911650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60596.911650                       # average overall mshr miss latency
system.cpu.icache.replacements                  88939                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1711518                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1711518                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89530                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89530                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5514770500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5514770500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1801048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1801048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049710                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049710                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61596.900480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61596.900480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89530                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89530                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5425241500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5425241500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60596.911650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60596.911650                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.833752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1765329                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89017                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.831369                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.833752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3691625                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3691625                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336657                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336657                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336657                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336657                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106063                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106063                       # number of overall misses
system.cpu.dcache.overall_misses::total        106063                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6792808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6792808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6792808500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6792808500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073516                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073516                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073516                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073516                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64045.034555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64045.034555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64045.034555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64045.034555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34723                       # number of writebacks
system.cpu.dcache.writebacks::total             34723                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36621                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36621                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69442                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69442                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4419452000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4419452000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4419452000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4419452000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048133                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63642.349011                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63642.349011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63642.349011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63642.349011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69280                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3327944500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3327944500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67065.908266                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67065.908266                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704702500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704702500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66847.149107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66847.149107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3464864000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3464864000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61389.132014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61389.132014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1714749500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1714749500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59168.058383                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59168.058383                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10310                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10310                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64136500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64136500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078559                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078559                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72965.301479                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72965.301479                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63257500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63257500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078559                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078559                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71965.301479                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71965.301479                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542192222500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.363521                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398124                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69280                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.180774                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.363521                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000366                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000366                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741939966500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 309410                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   309410                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   288.96                       # Real time elapsed on the host
host_tick_rate                              683257646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89407034                       # Number of instructions simulated
sim_ops                                      89407034                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197434                       # Number of seconds simulated
sim_ticks                                197434050000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.449669                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6164063                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8875583                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3917                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            406769                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9354031                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             322291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1862545                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1540254                       # Number of indirect misses.
system.cpu.branchPred.lookups                10571983                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  483096                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        88628                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84471693                       # Number of instructions committed
system.cpu.committedOps                      84471693                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.668099                       # CPI: cycles per instruction
system.cpu.discardedOps                       1245015                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17052799                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32167399                       # DTB hits
system.cpu.dtb.data_misses                      37035                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3635404                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8743806                       # DTB read hits
system.cpu.dtb.read_misses                      10717                       # DTB read misses
system.cpu.dtb.write_accesses                13417395                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23423593                       # DTB write hits
system.cpu.dtb.write_misses                     26318                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4374                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49365186                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9678401                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24035783                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288713094                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214220                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12053890                       # ITB accesses
system.cpu.itb.fetch_acv                          526                       # ITB acv
system.cpu.itb.fetch_hits                    12052750                       # ITB hits
system.cpu.itb.fetch_misses                      1140                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54486     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1046      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8043     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63831                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88785                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29532     46.98%     46.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      0.32%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32997     52.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62856                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28239     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28239     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56805                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180719738500     91.53%     91.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               236713000      0.12%     91.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               237260500      0.12%     91.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16242938000      8.23%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197436650000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956217                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855805                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903732                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6507                      
system.cpu.kern.mode_good::user                  6507                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8172                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6507                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796256                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886573                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118764414500     60.15%     60.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78672235500     39.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        394322235                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026418      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44677342     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61197      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709119     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428787     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564178      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84471693                       # Class of committed instruction
system.cpu.quiesceCycles                       545865                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105609141                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          811                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2891004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5781337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20974791930                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20974791930                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20974791930                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20974791930                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117981.729835                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117981.729835                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117981.729835                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117981.729835                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1262                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   38                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.210526                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12075777973                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12075777973                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12075777973                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12075777973                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67925.402031                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67925.402031                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67925.402031                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67925.402031                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43925381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43925381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118078.981183                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118078.981183                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25325381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25325381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68078.981183                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68078.981183                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20930866549                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20930866549                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117981.525912                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117981.525912                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12050452592                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12050452592                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67925.079996                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67925.079996                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1031671                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1894028                       # Transaction distribution
system.membus.trans_dist::WritebackClean       424492                       # Transaction distribution
system.membus.trans_dist::CleanEvict           571806                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               28                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682763                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682763                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         424493                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        605666                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1273478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1273478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6864174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6871966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8501012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54335040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54335040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256298112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256306793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321996457                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2894251                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016696                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2893444     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     807      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2894251                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7342000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15566029409                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982381                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12092813000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2237692750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27167552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146434432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173602496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27167552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27167552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121217792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121217792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          424493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2288038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2712539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1894028                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1894028                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137603174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         741687829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             879293597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137603174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137603174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      613965990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            613965990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      613965990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137603174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        741687829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1493259587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2315335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    339436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2280964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000170878500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143290                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7281936                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2178600                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2712539                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2318339                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2712539                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2318339                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3004                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            170010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            168160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           184341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           165186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           146727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151251                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25775356000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13102040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74908006000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9836.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28586.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       653                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2281599                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2007052                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2712539                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2318339                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2568702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 145076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       647097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.161744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.971031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.348381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       161201     24.91%     24.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118191     18.26%     43.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59921      9.26%     52.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38523      5.95%     58.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21785      3.37%     61.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17765      2.75%     64.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15415      2.38%     66.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12929      2.00%     68.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201367     31.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       647097                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.287557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.356078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.014555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129596     90.44%     90.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11201      7.82%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1251      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          639      0.45%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          527      0.37%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           43      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           15      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143290                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.158484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.146256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.722735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136235     95.08%     95.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          6074      4.24%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           871      0.61%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            61      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            25      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143289                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167706112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5896384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148181760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173602496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148373696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       849.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       750.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    879.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197434050000                       # Total gap between requests
system.mem_ctrls.avgGap                      39244.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21723904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145981696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148181760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110031192.694471895695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 739394729.531202912331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2593.271018854144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 750538015.099219202995                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       424493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2288038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2318339                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11633947250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63273032250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1026500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4901008166250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27406.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27653.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    128312.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2114017.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2337000540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1242114885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9336242580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5950335420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15585426480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77804937300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10296869280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122552926485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.728423                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25589335250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6592820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 165257470500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2283643320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1213766235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9373984620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6136042140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15585426480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78205914630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9959177760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122757955185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.766890                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24637653250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6592820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166209083250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1156000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5408000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926550930                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5482000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              549000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199462144000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24971752                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24971752                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24971752                       # number of overall hits
system.cpu.icache.overall_hits::total        24971752                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       424493                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         424493                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       424493                       # number of overall misses
system.cpu.icache.overall_misses::total        424493                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25156087500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25156087500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25156087500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25156087500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25396245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25396245                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25396245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25396245                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016715                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016715                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016715                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016715                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59261.489589                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59261.489589                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59261.489589                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59261.489589                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       424492                       # number of writebacks
system.cpu.icache.writebacks::total            424492                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       424493                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       424493                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       424493                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       424493                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24731594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24731594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24731594500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24731594500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016715                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016715                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016715                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016715                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58261.489589                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58261.489589                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58261.489589                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58261.489589                       # average overall mshr miss latency
system.cpu.icache.replacements                 424492                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24971752                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24971752                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       424493                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        424493                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25156087500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25156087500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25396245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25396245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016715                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016715                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59261.489589                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59261.489589                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       424493                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       424493                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24731594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24731594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58261.489589                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58261.489589                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25232699                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            424492                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.442107                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51216983                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51216983                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27679508                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27679508                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27679508                       # number of overall hits
system.cpu.dcache.overall_hits::total        27679508                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4148819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4148819                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4148819                       # number of overall misses
system.cpu.dcache.overall_misses::total       4148819                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254902410500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254902410500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254902410500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254902410500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31828327                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31828327                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31828327                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31828327                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130350                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130350                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61439.752011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61439.752011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61439.752011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61439.752011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716620                       # number of writebacks
system.cpu.dcache.writebacks::total           1716620                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865897                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865897                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2282922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2282922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2282922                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2282922                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134944384500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134944384500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134944384500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134944384500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254838000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254838000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071726                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071726                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071726                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071726                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59110.378935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59110.378935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59110.378935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59110.378935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65460.570254                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65460.570254                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2288054                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7744913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7744913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       801906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        801906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48858274000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48858274000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8546819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8546819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60927.682297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60927.682297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       600159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       600159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35845418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35845418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254838000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254838000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59726.535801                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59726.535801                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168209.900990                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168209.900990                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206044136500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206044136500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61562.441719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61562.441719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682763                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682763                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99098966500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99098966500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58890.626012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58890.626012                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103334                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103334                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5175                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5175                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    395606500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    395606500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047692                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047692                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76445.700483                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76445.700483                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5163                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5163                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    389902000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    389902000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047581                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047581                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75518.496998                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75518.496998                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108410                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108410                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108410                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108410                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199747744000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29785319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2288054                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.017752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          716                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66378546                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66378546                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3151397717000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 513359                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   513359                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1486.99                       # Real time elapsed on the host
host_tick_rate                              275360140                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   763359770                       # Number of instructions simulated
sim_ops                                     763359770                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.409458                       # Number of seconds simulated
sim_ticks                                409457750500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.996023                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                30387068                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             34929261                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23668                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12862495                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38803200                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             132789                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1113192                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           980403                       # Number of indirect misses.
system.cpu.branchPred.lookups                48635840                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6954862                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        94015                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   673952736                       # Number of instructions committed
system.cpu.committedOps                     673952736                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.215093                       # CPI: cycles per instruction
system.cpu.discardedOps                      13458433                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                118989892                       # DTB accesses
system.cpu.dtb.data_acv                             6                       # DTB access violations
system.cpu.dtb.data_hits                    122042394                       # DTB hits
system.cpu.dtb.data_misses                      39124                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 93856213                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     94934241                       # DTB read hits
system.cpu.dtb.read_misses                      33069                       # DTB read misses
system.cpu.dtb.write_accesses                25133679                       # DTB write accesses
system.cpu.dtb.write_acv                            6                       # DTB write access violations
system.cpu.dtb.write_hits                    27108153                       # DTB write hits
system.cpu.dtb.write_misses                      6055                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              191349                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          578243095                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         104169031                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         31581809                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       204107445                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.822982                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               139828262                       # ITB accesses
system.cpu.itb.fetch_acv                         3474                       # ITB acv
system.cpu.itb.fetch_hits                   139818115                       # ITB hits
system.cpu.itb.fetch_misses                     10147                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   882      1.75%      1.75% # number of callpals executed
system.cpu.kern.callpal::tbi                        3      0.01%      1.75% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19498     38.59%     40.34% # number of callpals executed
system.cpu.kern.callpal::rdps                    1191      2.36%     42.69% # number of callpals executed
system.cpu.kern.callpal::rti                     2907      5.75%     48.45% # number of callpals executed
system.cpu.kern.callpal::callsys                 1180      2.34%     50.78% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     50.79% # number of callpals executed
system.cpu.kern.callpal::rdunique               24868     49.21%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50532                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      78860                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8931     39.13%     39.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     420      1.84%     40.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13474     59.03%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22825                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8931     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      420      2.30%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8931     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18282                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             398527332000     97.33%     97.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               639651000      0.16%     97.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10277000500      2.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         409443983500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.662832                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.800964                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2881                      
system.cpu.kern.mode_good::user                  2881                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3789                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2881                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.760359                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.863868                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32067297000      7.83%      7.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         377376686500     92.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      882                       # number of times the context was actually changed
system.cpu.numCycles                        818915501                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23417550      3.47%      3.47% # Class of committed instruction
system.cpu.op_class_0::IntAlu               530715828     78.75%     82.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  85698      0.01%     82.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 82396      0.01%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22437      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7479      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::MemRead               92383686     13.71%     95.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite              26741675      3.97%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             40026      0.01%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            39517      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::IprAccess               416444      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                673952736                       # Class of committed instruction
system.cpu.tickCycles                       614808056                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1801331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3602662                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1375056                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       744032                       # Transaction distribution
system.membus.trans_dist::WritebackClean       575285                       # Transaction distribution
system.membus.trans_dist::CleanEvict           482014                       # Transaction distribution
system.membus.trans_dist::ReadExReq            426275                       # Transaction distribution
system.membus.trans_dist::ReadExResp           426275                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         575285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        799771                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1725855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1725855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3678138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3678978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5404833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73636480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73636480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    126084992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    126088352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               199724832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1801751                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000039                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006277                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1801680    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      71      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1801751                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1050000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9269031000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6543347000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3046312500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36818240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       78466944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115285184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36818240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36818240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47618048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47618048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          575285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1226046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1801331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       744032                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             744032                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          89919509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         191636241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             281555750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     89919509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89919509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116295388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116295388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116295388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         89919509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        191636241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            397851138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1303852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    506209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1192093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000582416750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        78285                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        78284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4729605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1226625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1801331                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1319279                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1801331                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1319279                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103029                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15427                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             80435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            122244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            129243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            100039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             79196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            140436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             84371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           101304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           143255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            87309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            75781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             63947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            116189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             97434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             68555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             95154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             99942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            63693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           109513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            63534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            53391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            94258                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22139877000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8491510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             53983039500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13036.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31786.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1237621                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  984968                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1801331                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1319279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1598053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   96887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  79253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  79841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  79067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  79050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  79344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  78821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  78748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  78583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  78313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  78289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       779587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.463545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.522387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.617447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       291811     37.43%     37.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       220046     28.23%     65.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        98626     12.65%     78.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49999      6.41%     84.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38824      4.98%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18376      2.36%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17520      2.25%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8724      1.12%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35661      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       779587                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        78284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.694024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.745937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.251135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             179      0.23%      0.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          10148     12.96%     13.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         53640     68.52%     81.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          6902      8.82%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2594      3.31%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1335      1.71%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           840      1.07%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           704      0.90%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           533      0.68%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           392      0.50%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           285      0.36%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           203      0.26%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          172      0.22%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          126      0.16%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           72      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           47      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           44      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           41      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         78284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        78285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.655400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.626692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53532     68.38%     68.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              987      1.26%     69.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21628     27.63%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1585      2.02%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              472      0.60%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               69      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         78285                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              108691328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6593856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83447104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115285184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84433856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       265.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    281.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  409457096000                       # Total gap between requests
system.mem_ctrls.avgGap                     131210.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     32397376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     76293952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     83447104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 79122634.656295269728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 186329241.312041074038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203799058.384168982506                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       575285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1226046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1319279                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16347999500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  37635040000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9781550539500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28417.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30696.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7414315.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2897204940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1539927510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5999299320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3251130840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32322073680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     136843845540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41994853440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       224848335270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.136840                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 107910384750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13672620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 287874745750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2668967700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1418608950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6126576960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3555054900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32322073680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     136691636160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42123029760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       224905948110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.277545                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 108248442500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13672620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 287536688000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 420                       # Transaction distribution
system.iobus.trans_dist::WriteResp                420                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1050000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              420000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    409457750500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    141344246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        141344246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    141344246                       # number of overall hits
system.cpu.icache.overall_hits::total       141344246                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       575284                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         575284                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       575284                       # number of overall misses
system.cpu.icache.overall_misses::total        575284                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35123659500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35123659500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35123659500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35123659500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    141919530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    141919530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    141919530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    141919530                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61054.469618                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61054.469618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61054.469618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61054.469618                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       575285                       # number of writebacks
system.cpu.icache.writebacks::total            575285                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       575284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       575284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       575284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       575284                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  34548374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34548374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  34548374500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34548374500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60054.467880                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60054.467880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60054.467880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60054.467880                       # average overall mshr miss latency
system.cpu.icache.replacements                 575285                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    141344246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       141344246                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       575284                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        575284                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35123659500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35123659500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    141919530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    141919530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61054.469618                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61054.469618                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       575284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       575284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  34548374500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34548374500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60054.467880                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60054.467880                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           142139142                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            575797                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            246.856343                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         284414345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        284414345                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    118883825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        118883825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    118883825                       # number of overall hits
system.cpu.dcache.overall_hits::total       118883825                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1730585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1730585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1730585                       # number of overall misses
system.cpu.dcache.overall_misses::total       1730585                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 108459134500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 108459134500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 108459134500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 108459134500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    120614410                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    120614410                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    120614410                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    120614410                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014348                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014348                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014348                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014348                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62671.948792                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62671.948792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62671.948792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62671.948792                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       744032                       # number of writebacks
system.cpu.dcache.writebacks::total            744032                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       509451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       509451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       509451                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       509451                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1221134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1221134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1221134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1221134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  75778260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75778260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  75778260000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75778260000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010124                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62055.646637                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62055.646637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62055.646637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62055.646637                       # average overall mshr miss latency
system.cpu.dcache.replacements                1226046                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     93031965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        93031965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       894620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        894620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  57938284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57938284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93926585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93926585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64763.009993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64763.009993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99755                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99755                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       794865                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       794865                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  50925816500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50925816500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64068.510376                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64068.510376                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25851860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25851860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       835965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       835965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  50520850500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50520850500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26687825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26687825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60434.169493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60434.169493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       409696                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       409696                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       426269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       426269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24852443500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24852443500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58302.253976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58302.253976                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        77739                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        77739                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4912                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4912                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    360152000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    360152000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        82651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        82651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059431                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059431                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73320.846906                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73320.846906                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4912                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4912                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    355240000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    355240000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059431                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059431                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72320.846906                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72320.846906                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        82481                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        82481                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        82481                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        82481                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 409457750500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           120695836                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1227070                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.361003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          682                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         242785130                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        242785130                       # Number of data accesses

---------- End Simulation Statistics   ----------
