# Copyright 2022 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51

package:
  name: rpc_dram_controller
  authors:
    - Thomas Benz <tbenz@iis.ee.ethz.ch> # Current maintainer
    - Vaibhav Krishna <vakrishna@student.ethz.ch>
    - Rui Zhou <ruzhou@student.ethz.ch>
    - Chen Jinfan <jinfchen@student.ethz.ch>
    - Chen Wang <chewang@student.ethz.ch>
    - Jiawei Zhang <jiawzhang@student.ethz.ch>
    - Suyang Song <susong@student.ethz.ch>
    - Bowen Wang <bowwang@student.ethz.ch>


dependencies:
  common_cells: { git: "https://github.com/pulp-platform/common_cells.git", version: 1.21.0 }
  axi: { git: "https://github.com/pulp-platform/axi.git", version: 0.35.0 }
  tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.9 }
  register_interface: { git: "https://github.com/pulp-platform/register_interface.git", version: 0.3.1 }

sources:
  # Source files grouped in levels. Files in level 0 have no dependencies on files in this
  # package. Files in level 1 only depend on files in level 0, files in level 2 on files in
  # levels 1 and 0, etc. Files within a level are ordered alphabetically.
  # Level 0
  - src/rpc_cmd_pkg.sv
  - src/rpc_config_path_pkg.sv
  - src/rpc_ctrl_pkg.sv

  - target: rtl
    files:
    - src/buffer_wrapper.sv
    - src/cmd_splitter.sv
    - src/read_mask_generator.sv
    - src/write_mask_generator.sv
    - src/buffer_req.sv
    - src/buffer_resp.sv
    - src/sram_wrapper.sv
    - src/rpc_interface.sv
    - src/rpc_interface_synth_wrap.sv
    - src/axi_parallelizer.sv
    - src/tristate_shim.sv
    - src/rpc_cmd_decoder.sv
    - src/rpc_timing_fsm.sv
    - src/rpc_phy.sv
    - src/rpc_phy_controller.sv
    - src/rpc_cmd_fsm.sv
    - src/zqc_timer.sv
    - src/ref_timer.sv
    - src/timer_starter.sv
    - src/config_reg.sv
    - src/rpc_config_manager.sv
    - src/rpc_controller.sv
    - src/rpc.sv

  - target: all(fpga,xilinx)
    files:

       - src/iobuf_rpc_fpga.sv
       - src/rpc_fpga_top.sv
       - src/rpc_xilinx.v

  - target: synthesis
    files:
       - src/rpc_controller_synth_wrap.sv
       - src/rpc_interface_synth_wrap.sv
       - src/rpc_synth_wrap.sv
