{
  "module_name": "intel_gt_mcr.h",
  "hash_id": "d8207d2d2196ff5e456015bcab9890b899ab138809c0a03f6984f5dd438d62c2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/gt/intel_gt_mcr.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_GT_MCR__\n#define __INTEL_GT_MCR__\n\n#include \"intel_gt_types.h\"\n\nvoid intel_gt_mcr_init(struct intel_gt *gt);\nvoid intel_gt_mcr_lock(struct intel_gt *gt, unsigned long *flags);\nvoid intel_gt_mcr_unlock(struct intel_gt *gt, unsigned long flags);\n\nu32 intel_gt_mcr_read(struct intel_gt *gt,\n\t\t      i915_mcr_reg_t reg,\n\t\t      int group, int instance);\nu32 intel_gt_mcr_read_any_fw(struct intel_gt *gt, i915_mcr_reg_t reg);\nu32 intel_gt_mcr_read_any(struct intel_gt *gt, i915_mcr_reg_t reg);\n\nvoid intel_gt_mcr_unicast_write(struct intel_gt *gt,\n\t\t\t\ti915_mcr_reg_t reg, u32 value,\n\t\t\t\tint group, int instance);\nvoid intel_gt_mcr_multicast_write(struct intel_gt *gt,\n\t\t\t\t  i915_mcr_reg_t reg, u32 value);\nvoid intel_gt_mcr_multicast_write_fw(struct intel_gt *gt,\n\t\t\t\t     i915_mcr_reg_t reg, u32 value);\n\nu32 intel_gt_mcr_multicast_rmw(struct intel_gt *gt, i915_mcr_reg_t reg,\n\t\t\t       u32 clear, u32 set);\n\nvoid intel_gt_mcr_get_nonterminated_steering(struct intel_gt *gt,\n\t\t\t\t\t     i915_mcr_reg_t reg,\n\t\t\t\t\t     u8 *group, u8 *instance);\n\nvoid intel_gt_mcr_report_steering(struct drm_printer *p, struct intel_gt *gt,\n\t\t\t\t  bool dump_table);\n\nvoid intel_gt_mcr_get_ss_steering(struct intel_gt *gt, unsigned int dss,\n\t\t\t\t  unsigned int *group, unsigned int *instance);\n\nint intel_gt_mcr_wait_for_reg(struct intel_gt *gt,\n\t\t\t      i915_mcr_reg_t reg,\n\t\t\t      u32 mask,\n\t\t\t      u32 value,\n\t\t\t      unsigned int fast_timeout_us,\n\t\t\t      unsigned int slow_timeout_ms);\n\n \n#define _HAS_SS(ss_, gt_, group_, instance_) ( \\\n\tGRAPHICS_VER_FULL(gt_->i915) >= IP_VER(12, 50) ? \\\n\t\tintel_sseu_has_subslice(&(gt_)->info.sseu, 0, ss_) : \\\n\t\tintel_sseu_has_subslice(&(gt_)->info.sseu, group_, instance_))\n\n \n#define for_each_ss_steering(ss_, gt_, group_, instance_) \\\n\tfor (ss_ = 0, intel_gt_mcr_get_ss_steering(gt_, 0, &group_, &instance_); \\\n\t     ss_ < I915_MAX_SS_FUSE_BITS; \\\n\t     ss_++, intel_gt_mcr_get_ss_steering(gt_, ss_, &group_, &instance_)) \\\n\t\tfor_each_if(_HAS_SS(ss_, gt_, group_, instance_))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}